================================================================================
RTL BENCHMARK TEST RESULTS
================================================================================
Test Date: 2025-06-26 00:02:29
RTL Directory: /home/sid/projects/llm_verilog/RTLLM/gpt-4o/t2
Total Modules Tested: 50

SUMMARY STATISTICS
----------------------------------------
Passed: 31
Failed: 10
Compile Errors: 8
Simulation Errors: 0
Timeouts: 1
Success Rate: 62.0%

DETAILED RESULTS
----------------------------------------

TEST PASSED (31 modules):
------------------------------
  adder_8bit
  sub_64bit
  ROM
  counter_12
  fsm
  freq_div
  pe
  JC_counter
  edge_detect
  width_8to16
  comparator_4bit
  accu
  square_wave
  multi_8bit
  RAM
  multi_16bit
  multi_booth_8bit
  signal_generator
  float_multi
  multi_pipe_8bit
  right_shifter
  fixed_point_substractor
  calendar
  adder_32bit
  up_down_counter
  instr_reg
  adder_16bit
  fixed_point_adder
  comparator_3bit
  adder_bcd
  synchronizer

TEST FAILED (10 modules):
------------------------------
  div_16bit
    Simulation Output: ===========Test completed with         100 /100 failures===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Arithmetic/Divider/div_16bit/testbench.v:31: $finish called at 1000000 (1ps)
  barrel_shifter
    Simulation Output: =========== Test completed with           1 failures ===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/Shifter/barrel_shifter/testbench.v:31: $finish called at 80 (1s)
  freq_divbyfrac
    Simulation Output: Failed at          0: clk=1, clk_div=0 (expected           1)
Failed at          1: clk=0, clk_div=0 (expected           1)
Failed at          2: clk=1, clk_div=0 (expected           1)
Failed at          5: clk=0, clk_div=1 (expected           0)
Failed at          6: clk=1, clk_div=1 (expected           0)
Failed at         10: clk=1, clk_div=1 (expected           0)
Failed at         11: clk=0, clk_div=1 (expected           0)
Failed at         14: clk=1, clk_div=0 (expected           1)
Failed at         15: clk=0, clk_div=0 (expected           1)
Failed at         16: clk=1, clk_div=0 (expected           1)
Failed at         19: clk=0, clk_div=1 (expected           0)
=========== Test completed with          11/20 failures ===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/Frequency divider/freq_divbyfrac/testbench.v:27: $finish called at 130000 (1ps)
  parallel2serial
    Simulation Output: ===========Test completed with          97 /100 failures===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/Others/parallel2serial/testbench.v:63: $finish called at 10005 (1ns)
  LIFObuffer
    Simulation Output: =========== Test completed with           1/20 failures ===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/LIFO/LIFObuffer/testbench.v:70: $finish called at 265000 (1ps)
  freq_divbyodd
    Simulation Output: Failed at          1: clk=1, clk_div=0 (expected           1)
Failed at          2: clk=0, clk_div=0 (expected           1)
Failed at          3: clk=1, clk_div=0 (expected           1)
Failed at          4: clk=0, clk_div=0 (expected           1)
Failed at          5: clk=1, clk_div=0 (expected           1)
Failed at          9: clk=1, clk_div=1 (expected           0)
Failed at         10: clk=0, clk_div=1 (expected           0)
Failed at         16: clk=0, clk_div=1 (expected           0)
Failed at         17: clk=1, clk_div=1 (expected           0)
Failed at         18: clk=0, clk_div=1 (expected           0)
Failed at         19: clk=1, clk_div=1 (expected           0)
=========== Test completed with          11/20 failures ===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/Frequency divider/freq_divbyodd/testbench.v:27: $finish called at 130000 (1ps)
  pulse_detect
    Simulation Output: ===========Error===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/Others/pulse_detect/testbench.v:43: $finish called at 148 (1ns)
  traffic_light
    Simulation Output: At time                   40, clock =   9, red = 1, yellow = 0, green = 0
At time                  140, clock =   4, red = 1, yellow = 0, green = 0
At time                  740, clock =  52, red = 1, yellow = 0, green = 0
At time                  890, clock =  45, red = 1, yellow = 0, green = 0
At time                  920, clock =  43, red = 1, yellow = 0, green = 0
At time                  930, clock =  43, red = 1, yellow = 0, green = 0
===========Failed===========          3
/home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/Others/traffic_light/testbench.v:78: $finish called at 930 (1ns)
  alu
    Simulation Output: WARNING: /home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/RISC-V/alu/testbench.v:43: $readmemh(reference.dat): Not enough words in the file for the requested range [0:31].
===========Error===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/RISC-V/alu/testbench.v:86: $finish called at 175000 (1ps)
  clkgenerator
    Simulation Output: =========== Test completed with          20 failures ===========
/home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/RISC-V/clkgenerator/testbench.v:29: $finish called at 100 (1s)

COMPILE ERROR (8 modules):
------------------------------
  asyn_fifo
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/FIFO/asyn_fifo/testbench.v:102: sorry: break statements not supported.
  multi_pipe_4bit
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Arithmetic/Multiplier/multi_pipe_4bit/testbench.v:11: error: parameter `size` not found in `multi_pipe_tb.dut`.
2 error(s) during elaboration.
  radix2_div
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Arithmetic/Divider/radix2_div/testbench.v:14: error: port ``res_ready'' is not a port of uut.
1 error(s) during elaboration.
  sequence_detector
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Control/Finite State Machine/sequence_detector/testbench.v:8: error: port ``rst_n'' is not a port of dut.
1 error(s) during elaboration.
  ring_counter
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Control/Counter/ring_counter/testbench.v:20: sorry: Assignment to an entire array or to an array slice is not yet supported.
Elaboration failed
  LFSR
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/Shifter/LFSR/testbench.v:6: warning: Port 1 (clk) of LFSR expects 1 bits, got 4.
/home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/Shifter/LFSR/testbench.v:6:        : Pruning 3 high bits of the expression.
/home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/Shifter/LFSR/testbench.v:6: warning: Port 3 (out) of LFSR expects 4 bits, got 1.
/home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/Shifter/LFSR/testbench.v:6:        : Padding 3 high bits of the port.
/home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/Shifter/LFSR/testbench.v:11: error: rst_tb Unable to assign to unresolved wires.
/home/sid/projects/llm_verilog/RTLLM/benchmark/Memory/Shifter/LFSR/testbench.v:14: error: rst_tb Unable to assign to unresolved wires.
2 error(s) during elaboration.
  freq_divbyeven
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Miscellaneous/Frequency divider/freq_divbyeven/testbench.v:10: error: Unknown module type: freq_divbyeven
2 error(s) during elaboration.
*** These modules were missing:
        freq_divbyeven referenced 1 times.
***
  adder_pipe_64bit
    Compile Error: /home/sid/projects/llm_verilog/RTLLM/benchmark/Arithmetic/Adder/adder_pipe_64bit/testbench.v:66: error: parameter `DATA_WIDTH` not found in `tb_adder64.u_pip_add64`.
/home/sid/projects/llm_verilog/RTLLM/benchmark/Arithmetic/Adder/adder_pipe_64bit/testbench.v:67: error: parameter `STG_WIDTH` not found in `tb_adder64.u_pip_add64`.
3 error(s) during elaboration.

TIMEOUT (1 modules):
------------------------------
  serial2parallel
    Simulation Error: Simulation timed out after 1 seconds

================================================================================
END OF TEST RESULTS
================================================================================
