[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:1:1: No timescale set for "aes_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: No timescale set for "mix_columns".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: No timescale set for "cipher_core".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ConstPort/dut.sv:1:1: Compile package "aes_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: Compile module "work@cipher_core".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: Compile module "work@mix_columns".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            4
Constant                                               5
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
Identifier                                             5
ImportTypespec                                         1
LogicTypespec                                          1
Module                                                 3
ModuleTypespec                                         2
Net                                                    2
Package                                                1
Port                                                   3
RefModule                                              1
RefObj                                                 1
RefTypespec                                           11
SourceFile                                             1
StringTypespec                                         1
TypedefTypespec                                        1
------------------------------------------------------------
Total:                                                47
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ConstPort/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (aes_pkg), line:1:9, endln:1:16
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiName:aes_pkg
  |vpiTypespec:
  \_EnumTypespec: , line:2:9, endln:5:12
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiBaseTypespec:
    \_RefTypespec: (aes_pkg), line:2:14, endln:2:19
      |vpiParent:
      \_EnumTypespec: , line:2:9, endln:5:12
      |vpiFullName:aes_pkg
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:19
    |vpiEnumConst:
    \_EnumConst: (CIPH_FWD), line:3:3, endln:3:18
      |vpiParent:
      \_EnumTypespec: , line:2:9, endln:5:12
      |vpiName:CIPH_FWD
      |BIN:0
      |vpiDecompile:1'b0
      |vpiSize:1
    |vpiEnumConst:
    \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
      |vpiParent:
      \_EnumTypespec: , line:2:9, endln:5:12
      |vpiName:CIPH_INV
      |BIN:1
      |vpiDecompile:1'b1
      |vpiSize:1
  |vpiTypespec:
  \_LogicTypespec: , line:2:14, endln:2:19
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiTypespec:
  \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiName:
    \_Identifier: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
      |vpiParent:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
      |vpiName:aes_pkg::ciph_op_e
    |vpiTypedefAlias:
    \_RefTypespec: (aes_pkg::ciph_op_e), line:2:9, endln:5:2
      |vpiParent:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
      |vpiFullName:aes_pkg::ciph_op_e
      |vpiActual:
      \_EnumTypespec: , line:2:9, endln:5:12
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:9, endln:5:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:14, endln:2:19
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
  |vpiDefName:aes_pkg
|vpiAllModules:
\_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@cipher_core), line:13:8, endln:13:19
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:work@cipher_core
  |vpiTypespec:
  \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:
    \_Identifier: (aes_pkg), line:16:10, endln:16:17
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
      |vpiName:aes_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:16:10, endln:16:20
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiTypespec:
      \_RefTypespec: (work@cipher_core.aes_pkg), line:16:10, endln:16:20
        |vpiParent:
        \_Constant: , line:16:10, endln:16:20
        |vpiFullName:work@cipher_core.aes_pkg
        |vpiActual:
        \_StringTypespec: 
      |vpiConstType:8
  |vpiTypespec:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
  |vpiTypespec:
  \_ModuleTypespec: (work@mix_columns)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@mix_columns
    |vpiModule:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
  |vpiImportTypespec:
  \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_Net: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@cipher_core.op_i.aes_pkg::ciph_op_e), line:14:10, endln:14:28
      |vpiParent:
      \_Net: (work@cipher_core.op_i), line:14:32, endln:14:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@cipher_core.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
    |vpiName:op_i
    |vpiFullName:work@cipher_core.op_i
  |vpiDefName:work@cipher_core
  |vpiNet:
  \_Net: (work@cipher_core.op_i), line:14:32, endln:14:36
  |vpiPort:
  \_Port: (op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@cipher_core.op_i.aes_pkg::ciph_op_e), line:14:10, endln:14:28
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@cipher_core.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
  |vpiRefModule:
  \_RefModule: work@mix_columns (key_mix_columns), line:17:3, endln:17:14
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:key_mix_columns
    |vpiDefName:work@mix_columns
    |vpiActual:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiPort:
    \_Port: (op_i), line:18:6, endln:18:10
      |vpiParent:
      \_RefModule: work@mix_columns (key_mix_columns), line:17:3, endln:17:14
      |vpiName:op_i
      |vpiHighConn:
      \_RefObj: (work@cipher_core.key_mix_columns.op_i.CIPH_INV), line:18:15, endln:18:23
        |vpiParent:
        \_Port: (op_i), line:18:6, endln:18:10
        |vpiName:CIPH_INV
        |vpiFullName:work@cipher_core.key_mix_columns.op_i.CIPH_INV
        |vpiActual:
        \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
|vpiAllModules:
\_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mix_columns), line:8:8, endln:8:19
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiName:work@mix_columns
  |vpiImportTypespec:
  \_Net: (work@mix_columns.op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@mix_columns.op_i.aes_pkg::ciph_op_e), line:9:10, endln:9:28
      |vpiParent:
      \_Net: (work@mix_columns.op_i), line:9:32, endln:9:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@mix_columns.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
    |vpiName:op_i
    |vpiFullName:work@mix_columns.op_i
  |vpiDefName:work@mix_columns
  |vpiNet:
  \_Net: (work@mix_columns.op_i), line:9:32, endln:9:36
  |vpiPort:
  \_Port: (op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@mix_columns.op_i.aes_pkg::ciph_op_e), line:9:10, endln:9:28
      |vpiParent:
      \_Port: (op_i), line:9:32, endln:9:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@mix_columns.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
|vpiTypespec:
\_ModuleTypespec: (work@cipher_core)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@cipher_core
  |vpiModule:
  \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
|vpiTypespec:
\_ModuleTypespec: (work@mix_columns)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
