# hades.models.Design file
#  
[name] MULTICICLO
[components]
hades.models.Design ALU 46200 14400 @N 1001 C:/Users/Joice/Desktop/Multiciclo/ULA/ULA.hds
hades.models.rtlib.io.ExpanderVertical i22 37200 1800 @N 1001 2 1.0E-8
hades.models.Design LogRam -2400 17400 @N 1001 C:/Users/Joice/Desktop/Multiciclo/LogicRam.hds
hades.models.rtlib.muxes.Mux41 i21 46800 1800 @N 1001 32 00000000000000000000000000000001_B 1.0E-8
hades.models.gates.And2 i20 5400 -4800 @N 1001 1.0E-8
hades.models.io.Ipin Ligar 0 600 @N 1001 null 0
hades.models.Design Instruc.Regs 19800 14400 @N 1001 C:/Users/Joice/Desktop/Multiciclo/Instru.Regs.hds
hades.models.io.Ipin CLEAR 0 1800 @N 1001 null 0
hades.models.Design ControleULA 37200 15600 @N 1001 C:/Users/Joice/Desktop/Multiciclo/ULA/ControleULA.hds
hades.models.Design 16p32 37200 18000 @N 1001 C:/Users/Joice/Desktop/Multiciclo/ULA/16-32.hds
hades.models.gates.Or2 i19 10200 -4800 @N 1001 1.0E-8
hades.models.rtlib.io.SmallConstant i18 41400 10200 @N 1001 32 00000000000000000000000000000001_B 1.0E-8
hades.models.io.PulseSwitch i7 0 -3600 @N 1001 0.1 
hades.models.rtlib.io.ExpanderVertical i17 35400 13800 @N 1001 2 1.0E-8
hades.models.gates.InvSmall i6 32400 22200 @N 1001 5.0E-9
hades.models.rtlib.register.RegR B 15000 25200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i5 24000 21600 @N 1001 5 00000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i16 43800 6600 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.register.RegR A 7800 25200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.Design 25-0_-_31-30 40200 -2400 @N 1001 C:/Users/Joice/Desktop/Multiciclo/\u005b25-0\u005d\u0020\u005b31-28\u005d.hds
hades.models.rtlib.memory.GenericMemory i4 37800 10800 @N 1001 16 16 
hades.models.rtlib.memory.RAM i3 10800 15000 @N 1001 1024 32 C:/Users/Joice/Desktop/Multiciclo/ROMs/Rom.rom
hades.models.io.ClockGen i2 -2400 -8400 @N 1001 1.0 0.5 0.0 null
hades.models.rtlib.muxes.Mux41 i13 39000 12000 @N 1001 32 00000000000000000000000000000001_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i1 9600 4200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.register.RegR Memory_Reg -2400 21000 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.memory.RegBank i0 35400 20400 @N 1001 32 32 C:/Users/Joice/Desktop/Multiciclo/ROMs/REGs.rom
hades.models.gates.And2 i10 7800 -1200 @N 1001 1.0E-8
hades.models.rtlib.register.RegRE PC 15000 -2400 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.Subset \u005b9-0\u005d 9600 12000 @N 1001 32 9 0 0000000000_B 1.0E-8
hades.models.rtlib.register.RegR ALUOut 55800 13200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i24 24000 27000 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.Design Princ.Control 23400 -2400 @N 1001 C:/Users/Joice/Desktop/Multiciclo/Controle/Principal.hds
[end components]
[signals]
hades.signals.SignalStdLogicVector n23_0 32 2 i0 DY B D 9 2 16800 25200 16800 24000 2 16800 24000 21000 24000 2 21000 24000 21000 24600 2 37800 26400 37800 27600 2 37800 26400 37800 27600 2 37800 27600 29400 27600 2 29400 27600 29400 25800 2 29400 25800 21000 25800 2 21000 25800 21000 24600 2 37800 26400 37800 27600 
hades.signals.SignalStdLogic1164 n39 2 Princ.Control ALUScrA i16 S 4 2 43800 7800 36600 7800 2 36600 7800 30000 7800 2 28200 4200 30000 4200 2 30000 4200 30000 7800 0 
hades.signals.SignalStdLogicVector n38 32 4 ALUOut Q i24 A0 i21 A1 i1 A1 17 2 26400 27000 26400 26400 2 26400 26400 28800 26400 2 28800 26400 28800 30600 2 57600 15600 57600 16200 2 57600 16200 60600 16200 2 60600 16200 60600 600 2 60600 600 49800 600 2 49800 600 49800 1800 2 57600 15600 57600 30600 2 57600 30600 52200 30600 2 10800 4200 10800 3600 2 10800 3600 6000 3600 2 6000 3600 6000 30600 2 6000 30600 22200 30600 2 25800 30600 22200 30600 2 52200 30600 28800 30600 2 25800 30600 28800 30600 2 28800 30600 57600 15600 
hades.signals.SignalStdLogicVector n37 32 2 i16 Y ALU A 2 2 45600 8400 45600 15600 2 45600 15600 46200 15600 0 
hades.signals.SignalStdLogicVector n36 32 2 i18 Y i13 A1 1 2 42000 11400 42000 12000 0 
hades.signals.SignalStdLogicVector n35 32 2 i13 Y ALU B1 2 2 41400 13800 41400 15000 2 41400 15000 46200 15000 0 
hades.signals.SignalStdLogic1164 n34 2 i17 Y1 i13 S1 3 2 36600 14400 37800 14400 2 37800 14400 37800 12600 2 37800 12600 39000 12600 0 
hades.signals.SignalStdLogic1164 n33 2 i19 Y PC ENA 3 2 15000 -1800 14400 -1800 2 13800 -3600 14400 -3600 2 14400 -3600 14400 -1800 0 
hades.signals.SignalStdLogic1164 n32 2 Princ.Control RegWrite i6 A 7 2 32400 22800 31800 22800 2 31800 22800 31800 21600 2 31800 21600 34200 21600 2 34200 21000 34200 12000 2 28200 0 34200 0 2 34200 0 34200 12000 2 34200 21000 34200 21600 0 
hades.signals.SignalStdLogic1164 n31 2 i17 Y0 i13 S0 3 2 39000 13200 38400 13200 2 38400 13200 38400 15000 2 38400 15000 36600 15000 0 
hades.signals.SignalStdLogicVector n30 2 2 Princ.Control ALUOp ControleULA ALUOp 4 2 37200 16800 28800 16800 2 28800 16800 28800 6600 2 28200 5400 28800 5400 2 28800 5400 28800 6600 0 
hades.signals.SignalStdLogic1164 n29 2 Princ.Control RegDst i5 S 7 2 24000 22800 23400 22800 2 23400 22800 23400 20400 2 23400 20400 24600 20400 2 24600 20400 34800 20400 2 34800 20400 34800 12600 2 28200 -600 34800 -600 2 34800 -600 34800 12600 0 
hades.signals.SignalStdLogicVector n28 32 3 16p32 Saida i13 A3 i13 A2 7 2 39600 12000 39600 11400 2 39600 11400 40800 11400 2 42000 18600 45000 18600 2 45000 18600 45000 9600 2 45000 9600 40800 9600 2 40800 9600 40800 11400 2 40800 12000 40800 11400 1 40800 11400 
hades.signals.SignalStdLogicVector n27 6 2 Instruc.Regs [31-26]s Princ.Control OP 6 2 24600 15000 28200 15000 2 28200 15000 28200 6600 2 28200 6600 25200 6600 2 23400 -1800 22800 -1800 2 22800 -1800 22800 6600 2 22800 6600 25200 6600 0 
hades.signals.SignalStdLogic1164 n26 2 i6 Y i0 nWE 1 2 35400 22800 34200 22800 0 
hades.signals.SignalStdLogicVector n25 32 3 i3 DOUT Instruc.Regs Entrada Memory_Reg D 6 2 19800 15000 18000 15000 2 18000 15000 18000 20400 2 18000 20400 14400 20400 2 14400 19800 14400 20400 2 14400 20400 -600 20400 2 -600 20400 -600 21000 1 14400 20400 
hades.signals.SignalStdLogicVector n24 5 2 i5 Y i0 AZ 4 2 35400 24600 27000 24600 2 27000 24600 27000 24000 2 25800 23400 25800 24000 2 25800 24000 27000 24000 0 
hades.signals.SignalStdLogicVector n23 4 2 ControleULA Resultado ALU Funçao 1 2 42000 16200 46200 16200 0 
hades.signals.SignalStdLogic1164 n22 2 i22 Y0 i21 S0 1 2 38400 3000 46800 3000 0 
hades.signals.SignalStdLogicVector n21 6 2 Instruc.Regs [5-0]s ControleULA Entrada 1 2 24600 16200 37200 16200 0 
hades.signals.SignalStdLogicVector n20 32 3 PC Q i16 A0 i1 A0 7 2 16800 0 16800 3600 2 46200 6600 46200 -3000 2 46200 -3000 19800 -3000 2 19800 -3000 19800 3600 2 19800 3600 16800 3600 2 12000 4200 12000 3600 2 12000 3600 16800 3600 1 16800 3600 
hades.signals.SignalStdLogicVector n51 32 2 Memory_Reg Q i24 A1 7 2 -600 23400 -600 25200 2 25200 27000 25200 24600 2 25200 24600 22200 24600 2 22200 24600 22200 22800 2 22200 22800 4800 22800 2 4800 22800 4800 25200 2 4800 25200 -600 25200 0 
hades.signals.SignalStdLogicVector n9 16 2 Instruc.Regs [15-0]s 16p32 Entrada 1 2 24600 18600 37200 18600 0 
hades.signals.SignalStdLogic1164 n8 2 ALU Zero i20 B 6 2 5400 -3000 4200 -3000 2 4200 -3000 4200 -6000 2 4200 -6000 51000 -6000 2 51000 -6000 51600 -6000 2 51600 -6000 51600 15000 2 51600 15000 51000 15000 0 
hades.signals.SignalStdLogic1164 n7 2 Princ.Control MemRead LogRam MenRead 6 2 -2400 19200 -4200 19200 2 -4200 19200 -4200 10200 2 -4200 10200 7200 10200 2 7200 10200 32400 10200 2 28200 1800 32400 1800 2 32400 1800 32400 10200 0 
hades.signals.SignalStdLogic1164 n6 2 LogRam MenNCS i3 nCS 4 2 2400 18600 4200 18600 2 4200 18600 7800 18600 2 7800 18600 7800 16800 2 7800 16800 10800 16800 0 
hades.signals.SignalStdLogicVector n5 32 2 i1 Y [9-0] A 3 2 11400 6000 11400 10800 2 11400 10800 9600 10800 2 9600 10800 9600 12000 0 
hades.signals.SignalStdLogicVector n4 4 2 Instruc.Regs [31-28] 25-0_-_31-30 [31-28] 5 2 40200 -1200 39000 -1200 2 39000 -1200 39000 7200 2 39000 7200 27000 7200 2 27000 7200 27000 19200 2 27000 19200 24600 19200 0 
hades.signals.SignalStdLogicVector n3 32 2 A Q i16 A1 7 2 9600 27600 9600 31200 2 9600 31200 52800 31200 2 52800 31200 53400 31200 2 53400 31200 53400 27600 2 53400 27600 53400 6000 2 53400 6000 45000 6000 2 45000 6000 45000 6600 0 
hades.signals.SignalStdLogic1164 n2 2 Princ.Control PCWriteCond i20 A 5 2 5400 -4200 4800 -4200 2 4800 -4200 4800 -5400 2 4800 -5400 31200 -5400 2 31200 -5400 31200 3000 2 28200 3000 31200 3000 0 
hades.signals.SignalStdLogic1164 n1 2 Princ.Control PCWrite i19 A 6 2 10200 -4200 9600 -4200 2 9600 -4200 9600 -4800 2 9600 -4800 10200 -4800 2 10200 -4800 31800 -4800 2 31800 -4800 31800 2400 2 28200 2400 31800 2400 0 
hades.signals.SignalStdLogic1164 n0 2 i20 Y i19 B 3 2 9000 -3600 9600 -3600 2 9600 -3600 9600 -3000 2 9600 -3000 10200 -3000 0 
hades.signals.SignalStdLogicVector n19 32 3 25-0_-_31-30 Saida i21 A3 i21 A2 6 2 47400 1800 47400 1200 2 47400 1200 48600 1200 2 45000 -1800 48000 -1800 2 48000 -1800 48600 -1800 2 48600 -1800 48600 1200 2 48600 1800 48600 1200 1 48600 1200 
hades.signals.SignalStdLogicVector n18 5 2 Instruc.Regs [25-21]s i0 AX 4 2 35400 23400 28200 23400 2 28200 16800 27000 16800 2 24600 16800 27000 16800 2 28200 16800 28200 23400 0 
hades.signals.SignalStdLogic1164 n17 2 Princ.Control IRWrite Instruc.Regs IRWrite 6 2 19200 15000 19200 11400 2 19200 11400 33600 11400 2 28200 600 33600 600 2 33600 600 33600 11400 2 19800 16200 19200 16200 2 19200 16200 19200 15000 0 
hades.signals.SignalStdLogicVector n16 32 2 i24 Y i0 DZ 6 2 40200 20400 40200 19800 2 40200 19800 36600 19800 2 25800 28800 25800 29400 2 25800 29400 31200 29400 2 31200 29400 31200 19800 2 31200 19800 36600 19800 0 
hades.signals.SignalStdLogicVector n48 26 2 Instruc.Regs [25-0]s 25-0_-_31-30 [25-0] 6 2 40200 -1800 39600 -1800 2 39600 -1800 39600 9000 2 39600 9000 30000 9000 2 30000 9000 30000 18000 2 30000 18000 25800 18000 2 24600 18000 25800 18000 0 
hades.signals.SignalStdLogic1164 n47 8 CLEAR Y Memory_Reg NR Princ.Control clear B NR A NR PC NR Instruc.Regs Clear ALUOut NR 30 2 -2400 22800 -3000 22800 2 -3000 24000 5400 24000 2 23400 -600 21000 -600 2 21000 -600 21000 1800 2 15000 27000 13200 27000 2 13200 27000 13200 28200 2 13200 28200 5400 28200 2 5400 28200 5400 27000 2 7800 27000 5400 27000 2 15000 -600 14400 -600 2 14400 -600 14400 1800 2 19800 16800 18600 16800 2 18600 16800 18600 21600 2 18600 21600 7200 21600 2 7200 21600 7200 1800 2 21000 1800 14400 1800 2 7200 1800 14400 1800 2 0 1800 5400 1800 2 7200 1800 5400 1800 2 0 1800 21000 1800 2 21000 1800 21000 -8400 2 21000 -8400 40200 -8400 2 40200 -8400 62400 -8400 2 62400 -8400 62400 16800 2 62400 16800 55200 16800 2 55200 16800 55200 15000 2 55200 15000 55800 15000 2 5400 27000 5400 24000 2 5400 1800 5400 24000 2 -3000 24000 -3000 22800 7 5400 27000 5400 1800 0 1800 5400 24000 7200 1800 14400 1800 21000 1800 
hades.signals.SignalStdLogicVector n15 32 2 i21 Y PC D 5 2 16800 -2400 16800 -6600 2 49200 3600 49200 4200 2 49200 4200 52200 4200 2 52200 4200 52200 -6600 2 52200 -6600 16800 -6600 0 
hades.signals.SignalStdLogic1164 n46 2 Princ.Control MentoRG i24 S 9 2 24000 28200 22800 28200 2 22800 28200 22800 19800 2 22800 19800 30600 19800 2 30600 19800 30600 19200 2 30600 19200 32400 19200 2 32400 19200 33000 19200 2 33000 19200 33000 10800 2 28200 1200 33000 1200 2 33000 1200 33000 10800 0 
hades.signals.SignalStdLogicVector n14 2 2 Princ.Control ALUScrB i17 A 4 2 36000 13800 36000 1800 2 36000 1800 36000 -1800 2 36000 -1800 28800 -1800 2 28800 -1800 28200 -1800 0 
hades.signals.SignalStdLogicVector n13 5 2 Instruc.Regs [15-11]s i5 A1 2 2 25200 21600 25200 17400 2 25200 17400 24600 17400 0 
hades.signals.SignalStdLogic1164 n45 2 LogRam MenWriteS i3 nWE 1 2 2400 18000 10800 18000 0 
hades.signals.SignalStdLogicVector n3_0 32 2 i0 DX A D 10 2 9600 25200 9600 23400 2 9600 23400 16800 23400 2 16800 23400 21600 23400 2 21600 23400 21600 24000 2 40200 26400 40200 27000 2 40200 26400 40200 27000 2 40200 27000 30000 27000 2 30000 27000 30000 25200 2 30000 25200 21600 25200 2 21600 25200 21600 24000 2 40200 27000 40200 26400 
hades.signals.SignalStdLogic1164 n44 2 Ligar Y i10 B 1 2 0 600 7800 600 0 
hades.signals.SignalStdLogic1164 n12 2 Princ.Control IorD i1 S 5 2 9600 5400 9000 5400 2 9000 5400 9000 8400 2 9000 8400 30600 8400 2 28200 3600 30600 3600 2 30600 3600 30600 8400 0 
hades.signals.SignalStdLogicVector n43 5 3 Instruc.Regs [20-16]s i0 AY i5 A0 6 2 35400 24000 29400 24000 2 29400 24000 29400 23400 2 29400 15600 26400 15600 2 26400 21600 26400 15600 2 26400 15600 24600 15600 2 29400 15600 29400 23400 1 26400 15600 
hades.signals.SignalStdLogic1164 n11 2 i22 Y1 i21 S1 1 2 38400 2400 46800 2400 0 
hades.signals.SignalStdLogicVector n10 10 2 [9-0] Y i3 A 2 2 10800 17400 9600 17400 2 9600 12600 9600 17400 0 
hades.signals.SignalStdLogic1164 n42 2 Princ.Control MenWrite LogRam MenWrite 7 2 -2400 18600 -3600 18600 2 -3600 18600 -3600 13200 2 -3600 13200 7800 13200 2 7800 13200 9600 13200 2 9600 13200 35400 13200 2 28200 -1200 35400 -1200 2 35400 -1200 35400 13200 0 
hades.signals.SignalStdLogic1164 n41 10 i10 Y Memory_Reg CLK PC CLK B CLK A CLK Instruc.Regs clock LogRam clock i0 CLK Princ.Control clock ALUOut CLK 41 2 -2400 22200 -3000 22200 2 -3000 22200 -3000 21600 2 -3000 21600 -3000 18000 2 15000 -1200 12600 -1200 2 15000 26400 13200 26400 2 13200 26400 13200 24600 2 13200 24600 6600 24600 2 7800 26400 6600 26400 2 19800 15600 18600 15600 2 18600 15600 18600 1200 2 -2400 18000 -3000 18000 2 -3000 18000 -3000 16800 2 -3000 16800 6600 16800 2 35400 22200 34800 22200 2 34800 22200 34800 30000 2 6600 1200 12600 1200 2 23400 -1200 20400 -1200 2 20400 -1200 20400 1200 2 13200 1200 12600 1200 2 12600 1200 12600 0 2 11400 0 12600 0 2 12600 0 12600 -600 2 20400 1200 18600 1200 2 13200 1200 18600 1200 2 6600 30000 6600 26400 2 34800 30000 14400 30000 2 6600 30000 14400 30000 2 6600 1200 6600 16800 2 6600 26400 6600 24600 2 6600 16800 6600 24600 2 12600 -600 12600 -1200 2 11400 0 12600 0 2 12600 0 12600 1200 2 12600 1200 20400 1200 2 20400 1200 20400 -7800 2 20400 -7800 38400 -7800 2 38400 -7800 61800 -7800 2 61800 -7800 61800 11400 2 61800 11400 55200 11400 2 55200 11400 55200 14400 2 55200 14400 55800 14400 9 20400 1200 6600 24600 11400 0 6600 16800 -3000 18000 12600 0 18600 1200 6600 26400 12600 1200 
hades.signals.SignalStdLogicVector n40 2 2 Princ.Control PCSouce i22 A 5 2 37800 1800 37800 1200 2 37800 1200 36600 1200 2 36600 1200 36600 4800 2 36600 4800 29400 4800 2 28200 4800 29400 4800 0 
hades.signals.SignalStdLogicVector n38_0 32 3 B Q i3 DIN i13 A0 15 2 16800 31800 16800 29400 2 16800 27600 16800 29400 2 16800 29400 3600 29400 2 14400 15000 14400 13800 2 14400 13800 3600 13800 2 3600 13800 3600 14400 2 3600 29400 3600 14400 2 16800 27600 16800 31800 2 16800 31800 52800 31800 2 52800 31800 52800 27000 2 52800 27000 52800 11400 2 52800 11400 43200 11400 2 43200 11400 43200 12000 2 16800 27600 16800 28800 2 16800 29400 16800 28800 3 16800 27600 16800 31800 16800 29400 
hades.signals.SignalStdLogic1164 n19_1 2 i2 clk i10 A 5 2 0 -7200 3600 -7200 2 0 -7200 3600 -7200 2 3600 -7200 3600 -3600 2 3600 -600 7800 -600 2 3600 -600 3600 -3600 2 0 -7200 3600 -7200 
hades.signals.SignalStdLogicVector n23_1_0 32 3 ALU Resultado ALUOut D i21 A0 8 2 57600 13200 57600 12600 2 57600 12600 54000 12600 2 51000 1800 51000 1200 2 54000 15600 52200 15600 2 51000 15600 52200 15600 2 54000 1200 51000 1200 2 54000 1200 54000 12600 2 54000 15600 54000 12600 1 54000 12600 
[end signals]
[end]
