<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1644' type='llvm::SDValue llvm::peekThroughOneUseBitcasts(llvm::SDValue V)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1642'>/// Return the non-bitcasted and one-use source operand of \p V if it exists.
/// If \p V is not a bitcasted one-use value, it is returned as-is.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19471' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitCONCAT_VECTORSEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20760' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19visitVECTOR_SHUFFLEEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9111' ll='9115' type='llvm::SDValue llvm::peekThroughOneUseBitcasts(llvm::SDValue V)'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6352' u='c' c='_ZL5IsNOTN4llvm7SDValueERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7575' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='11580' u='c' c='_ZL21lowerShuffleWithVPMOVRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_5APIntERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36375' u='c' c='_ZL29combineX86ShufflesRecursivelyN4llvm8ArrayRefINS_7SDValueEEEiS1_NS0_IiEENS0_IPKNS_6SDNodeEEEjjbbRNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36854' u='c' c='_ZL22combineCommutableSHUFPN4llvm7SDValueENS_3MVTERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36855' u='c' c='_ZL22combineCommutableSHUFPN4llvm7SDValueENS_3MVTERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37270' u='c' c='_ZL20combineTargetShuffleN4llvm7SDValueERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37553' u='c' c='_ZL20combineTargetShuffleN4llvm7SDValueERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38066' u='c' c='_ZNK4llvm17X86TargetLowering42SimplifyDemandedVectorEltsForTargetShuffleENS_7SDValueERKNS_5APIntEjRNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45507' u='c' c='_ZL12combineStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='49937' u='c' c='_ZL21combineScalarToVectorPN4llvm6SDNodeERNS_12SelectionDAGE'/>
