
*** Running vivado
    with args -log design_1_atal_AES_LUT_41clks_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_atal_AES_LUT_41clks_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_atal_AES_LUT_41clks_1_0.tcl -notrace
Command: synth_design -top design_1_atal_AES_LUT_41clks_1_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 341.609 ; gain = 80.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_atal_AES_LUT_41clks_1_0' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_atal_AES_LUT_41clks_1_0/synth/design_1_atal_AES_LUT_41clks_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'atal_AES_LUT_41clks_v2_0' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'atal_AES_LUT_41clks_v2_0_S_AXI' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0_S_AXI.v:237]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0_S_AXI.v:378]
INFO: [Synth 8-638] synthesizing module 'aes256' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:23]
INFO: [Synth 8-638] synthesizing module 'keyAddrCounter' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyAddrCounter.v:23]
	Parameter NDATA1 bound to: 63 - type: integer 
	Parameter NDATA2 bound to: 121 - type: integer 
WARNING: [Synth 8-5788] Register keyAddrCount_reg in module keyAddrCounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyAddrCounter.v:30]
INFO: [Synth 8-256] done synthesizing module 'keyAddrCounter' (1#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyAddrCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'keyBuffer' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[62] was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[61] was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[60] was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[59] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[58] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[57] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[56] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[55] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[54] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[53] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[52] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[51] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[50] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[49] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[48] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[47] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[46] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[45] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[44] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[43] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[42] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[41] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[40] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[39] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[38] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[37] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[36] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[35] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[34] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[33] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[32] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[31] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[30] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[29] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[28] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[27] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[26] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[25] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[24] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[23] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[22] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[21] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[20] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[19] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[18] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[17] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[16] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module keyBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:39]
INFO: [Synth 8-256] done synthesizing module 'keyBuffer' (2#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:23]
INFO: [Synth 8-638] synthesizing module 'dataAddrCounter' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataAddrCounter.v:21]
	Parameter NDATA bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataAddrCounter' (3#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataAddrCounter.v:21]
INFO: [Synth 8-638] synthesizing module 'dataBuffer' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:23]
WARNING: [Synth 8-6014] Unused sequential element RAM_reg[16] was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[0] in module dataBuffer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:39]
INFO: [Synth 8-256] done synthesizing module 'dataBuffer' (4#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataBuffer.v:23]
INFO: [Synth 8-638] synthesizing module 'rounds' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'subbytes' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/subbytes.v:30]
INFO: [Synth 8-638] synthesizing module 'sbox' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'sbox' (5#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/sbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'subbytes' (6#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/subbytes.v:30]
INFO: [Synth 8-638] synthesizing module 'mixcolumn' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'mixcolumn' (7#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/mixcolumn.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounds' (8#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/rounds.v:3]
INFO: [Synth 8-638] synthesizing module 'rounndlast' [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/rounndlast.v:3]
INFO: [Synth 8-256] done synthesizing module 'rounndlast' (9#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/rounndlast.v:3]
WARNING: [Synth 8-5788] Register data32_reg in module aes256 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:127]
INFO: [Synth 8-256] done synthesizing module 'aes256' (10#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0_S_AXI.v:230]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0_S_AXI.v:227]
INFO: [Synth 8-256] done synthesizing module 'atal_AES_LUT_41clks_v2_0_S_AXI' (11#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'atal_AES_LUT_41clks_v2_0' (12#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/hdl/atal_AES_LUT_41clks_v2_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_atal_AES_LUT_41clks_1_0' (13#1) [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_atal_AES_LUT_41clks_1_0/synth/design_1_atal_AES_LUT_41clks_1_0.v:57]
WARNING: [Synth 8-3331] design subbytes has unconnected port clk
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[8]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[7]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[6]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[5]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[4]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[3]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[2]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[1]
WARNING: [Synth 8-3331] design aes256 has unconnected port lengthIn[0]
WARNING: [Synth 8-3331] design atal_AES_LUT_41clks_v2_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design atal_AES_LUT_41clks_v2_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design atal_AES_LUT_41clks_v2_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design atal_AES_LUT_41clks_v2_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design atal_AES_LUT_41clks_v2_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design atal_AES_LUT_41clks_v2_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 394.711 ; gain = 133.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 394.711 ; gain = 133.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.912 . Memory (MB): peak = 757.754 ; gain = 16.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 757.754 ; gain = 496.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 757.754 ; gain = 496.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 757.754 ; gain = 496.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "keyAddrCount" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dataAddrCount_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataAddrCounter.v:29]
INFO: [Synth 8-5546] ROM "dataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'data32Count_reg' in module 'aes256'
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:113]
INFO: [Synth 8-5544] ROM "decrypt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element doneCount_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:112]
WARNING: [Synth 8-6014] Unused sequential element totalCount_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:114]
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:113]
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:113]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data32Count_reg' using encoding 'sequential' in module 'aes256'
WARNING: [Synth 8-6014] Unused sequential element data32Count_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 757.754 ; gain = 496.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |aes256__GB0                         |           1|     34853|
|2     |aes256__GB1                         |           1|     23485|
|3     |aes256__GB2                         |           1|     16449|
|4     |atal_AES_LUT_41clks_v2_0_S_AXI__GC0 |           1|       557|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register keyOut_reg [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:34]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 15    
	   2 Input      8 Bit         XORs := 910   
	   3 Input      8 Bit         XORs := 26    
	   8 Input      8 Bit         XORs := 117   
	   9 Input      8 Bit         XORs := 78    
	   7 Input      8 Bit         XORs := 13    
	   5 Input      8 Bit         XORs := 91    
	   4 Input      8 Bit         XORs := 104   
+---Registers : 
	             1920 Bit    Registers := 1     
	              128 Bit    Registers := 42    
	               32 Bit    Registers := 81    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 28    
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 226   
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 148   
	   3 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register keyOut_reg [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/keyBuffer.v:34]
Hierarchical RTL Component report 
Module sbox__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module keyBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	             1920 Bit    Registers := 1     
	               32 Bit    Registers := 60    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 122   
	   3 Input      1 Bit        Muxes := 62    
Module sbox__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module dataBuffer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
Module dataAddrCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sbox__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mixcolumn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 70    
	   3 Input      8 Bit         XORs := 2     
	   8 Input      8 Bit         XORs := 9     
	   9 Input      8 Bit         XORs := 6     
	   7 Input      8 Bit         XORs := 1     
	   5 Input      8 Bit         XORs := 7     
	   4 Input      8 Bit         XORs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounds 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 3     
Module sbox__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sbox__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module subbytes__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rounndlast 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
Module keyAddrCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module aes256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module atal_AES_LUT_41clks_v2_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataOut" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element DC0/dataAddrCount_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/dataAddrCounter.v:29]
WARNING: [Synth 8-6014] Unused sequential element doneCount_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:112]
WARNING: [Synth 8-6014] Unused sequential element totalCount_reg was removed.  [c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.srcs/sources_1/bd/design_1/ipshared/a2f7/src/aes256.v:114]
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port keyAddrOut[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_atal_AES_LUT_41clks_1_0 has port dataAddrOut[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_atal_AES_LUT_41clks_1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_atal_AES_LUT_41clks_1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_atal_AES_LUT_41clks_1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_atal_AES_LUT_41clks_1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_atal_AES_LUT_41clks_1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_atal_AES_LUT_41clks_1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'AES0i_2/weOut_reg[0]' (FDCE) to 'AES0i_2/weOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/weOut_reg[1]' (FDCE) to 'AES0i_2/weOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/weOut_reg[2]' (FDCE) to 'AES0i_2/weOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/doneOut_reg[0]' (FDCE) to 'AES0i_2/doneOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'AES0i_2/doneOut_reg[1]' (FDCE) to 'AES0i_2/doneOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'atal_AES_LUT_41clks_v2_0_S_AXI_insti_3/axi_rresp_reg[0]' (FDRE) to 'atal_AES_LUT_41clks_v2_0_S_AXI_insti_3/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (atal_AES_LUT_41clks_v2_0_S_AXI_insti_3/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'atal_AES_LUT_41clks_v2_0_S_AXI_insti_3/axi_bresp_reg[0]' (FDRE) to 'atal_AES_LUT_41clks_v2_0_S_AXI_insti_3/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (atal_AES_LUT_41clks_v2_0_S_AXI_insti_3/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:08 . Memory (MB): peak = 793.656 ; gain = 532.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|sbox        | inv_sbox        | 256x8         | LUT            | 
|sbox        | sbox            | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounds      | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q16/sbox     | 256x8         | LUT            | 
|rounds      | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q14/sbox     | 256x8         | LUT            | 
|rounds      | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q13/sbox     | 256x8         | LUT            | 
|rounds      | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q12/sbox     | 256x8         | LUT            | 
|rounds      | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q11/sbox     | 256x8         | LUT            | 
|rounds      | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounds      | t1/q10/sbox     | 256x8         | LUT            | 
|rounds      | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q9/sbox      | 256x8         | LUT            | 
|rounds      | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q8/sbox      | 256x8         | LUT            | 
|rounds      | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q7/sbox      | 256x8         | LUT            | 
|rounds      | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q6/sbox      | 256x8         | LUT            | 
|rounds      | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q5/sbox      | 256x8         | LUT            | 
|rounds      | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q4/sbox      | 256x8         | LUT            | 
|rounds      | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q3/sbox      | 256x8         | LUT            | 
|rounds      | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q2/sbox      | 256x8         | LUT            | 
|rounds      | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q1/sbox      | 256x8         | LUT            | 
|rounds      | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounds      | t1/q0/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q16/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q16/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q14/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q14/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q13/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q13/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q12/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q12/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q11/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q11/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q10/inv_sbox | 256x8         | LUT            | 
|rounndlast  | t1/q10/sbox     | 256x8         | LUT            | 
|rounndlast  | t1/q9/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q9/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q8/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q8/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q7/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q7/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q6/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q6/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q5/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q5/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q4/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q4/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q3/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q3/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q2/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q2/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q1/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q1/sbox      | 256x8         | LUT            | 
|rounndlast  | t1/q0/inv_sbox  | 256x8         | LUT            | 
|rounndlast  | t1/q0/sbox      | 256x8         | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |aes256__GB0                         |           1|     28964|
|2     |aes256__GB1                         |           1|     18528|
|3     |aes256__GB2                         |           1|     15313|
|4     |atal_AES_LUT_41clks_v2_0_S_AXI__GC0 |           1|       293|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 901.680 ; gain = 640.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 901.680 ; gain = 640.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |aes256__GB0                         |           1|     28964|
|2     |aes256__GB1                         |           1|     18528|
|3     |aes256__GB2                         |           1|     15313|
|4     |atal_AES_LUT_41clks_v2_0_S_AXI__GC0 |           1|       293|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:38 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:32 ; elapsed = 00:02:42 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:02:44 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:48 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:48 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     7|
|2     |LUT2  |  1261|
|3     |LUT3  |  1229|
|4     |LUT4  |   524|
|5     |LUT5  |  1394|
|6     |LUT6  | 20283|
|7     |MUXF7 |  7040|
|8     |MUXF8 |    64|
|9     |FDCE  |  2085|
|10    |FDPE  |     4|
|11    |FDRE  |  7849|
|12    |FDSE  |     1|
|13    |LDC   |     1|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               | 41742|
|2     |  inst                                  |atal_AES_LUT_41clks_v2_0       | 41742|
|3     |    atal_AES_LUT_41clks_v2_0_S_AXI_inst |atal_AES_LUT_41clks_v2_0_S_AXI | 41742|
|4     |      AES0                              |aes256                         | 41550|
|5     |        DB0                             |dataBuffer                     |   904|
|6     |        DC0                             |dataAddrCounter                |   177|
|7     |        KB0                             |keyBuffer                      |  3881|
|8     |        KC0                             |keyAddrCounter                 |   118|
|9     |        r1                              |rounds                         |  1621|
|10    |          t1                            |subbytes_231                   |   512|
|11    |            q0                          |sbox_232                       |    32|
|12    |            q1                          |sbox_233                       |    32|
|13    |            q10                         |sbox_234                       |    32|
|14    |            q11                         |sbox_235                       |    32|
|15    |            q12                         |sbox_236                       |    32|
|16    |            q13                         |sbox_237                       |    32|
|17    |            q14                         |sbox_238                       |    32|
|18    |            q16                         |sbox_239                       |    32|
|19    |            q2                          |sbox_240                       |    32|
|20    |            q3                          |sbox_241                       |    32|
|21    |            q4                          |sbox_242                       |    32|
|22    |            q5                          |sbox_243                       |    32|
|23    |            q6                          |sbox_244                       |    32|
|24    |            q7                          |sbox_245                       |    32|
|25    |            q8                          |sbox_246                       |    32|
|26    |            q9                          |sbox_247                       |    32|
|27    |        r10                             |rounds_0                       |  1621|
|28    |          t1                            |subbytes_214                   |   512|
|29    |            q0                          |sbox_215                       |    32|
|30    |            q1                          |sbox_216                       |    32|
|31    |            q10                         |sbox_217                       |    32|
|32    |            q11                         |sbox_218                       |    32|
|33    |            q12                         |sbox_219                       |    32|
|34    |            q13                         |sbox_220                       |    32|
|35    |            q14                         |sbox_221                       |    32|
|36    |            q16                         |sbox_222                       |    32|
|37    |            q2                          |sbox_223                       |    32|
|38    |            q3                          |sbox_224                       |    32|
|39    |            q4                          |sbox_225                       |    32|
|40    |            q5                          |sbox_226                       |    32|
|41    |            q6                          |sbox_227                       |    32|
|42    |            q7                          |sbox_228                       |    32|
|43    |            q8                          |sbox_229                       |    32|
|44    |            q9                          |sbox_230                       |    32|
|45    |        r11                             |rounds_1                       |  1621|
|46    |          t1                            |subbytes_197                   |   512|
|47    |            q0                          |sbox_198                       |    32|
|48    |            q1                          |sbox_199                       |    32|
|49    |            q10                         |sbox_200                       |    32|
|50    |            q11                         |sbox_201                       |    32|
|51    |            q12                         |sbox_202                       |    32|
|52    |            q13                         |sbox_203                       |    32|
|53    |            q14                         |sbox_204                       |    32|
|54    |            q16                         |sbox_205                       |    32|
|55    |            q2                          |sbox_206                       |    32|
|56    |            q3                          |sbox_207                       |    32|
|57    |            q4                          |sbox_208                       |    32|
|58    |            q5                          |sbox_209                       |    32|
|59    |            q6                          |sbox_210                       |    32|
|60    |            q7                          |sbox_211                       |    32|
|61    |            q8                          |sbox_212                       |    32|
|62    |            q9                          |sbox_213                       |    32|
|63    |        r12                             |rounds_2                       |  1621|
|64    |          t1                            |subbytes_180                   |   512|
|65    |            q0                          |sbox_181                       |    32|
|66    |            q1                          |sbox_182                       |    32|
|67    |            q10                         |sbox_183                       |    32|
|68    |            q11                         |sbox_184                       |    32|
|69    |            q12                         |sbox_185                       |    32|
|70    |            q13                         |sbox_186                       |    32|
|71    |            q14                         |sbox_187                       |    32|
|72    |            q16                         |sbox_188                       |    32|
|73    |            q2                          |sbox_189                       |    32|
|74    |            q3                          |sbox_190                       |    32|
|75    |            q4                          |sbox_191                       |    32|
|76    |            q5                          |sbox_192                       |    32|
|77    |            q6                          |sbox_193                       |    32|
|78    |            q7                          |sbox_194                       |    32|
|79    |            q8                          |sbox_195                       |    32|
|80    |            q9                          |sbox_196                       |    32|
|81    |        r13                             |rounds_3                       |  1621|
|82    |          t1                            |subbytes_163                   |   512|
|83    |            q0                          |sbox_164                       |    32|
|84    |            q1                          |sbox_165                       |    32|
|85    |            q10                         |sbox_166                       |    32|
|86    |            q11                         |sbox_167                       |    32|
|87    |            q12                         |sbox_168                       |    32|
|88    |            q13                         |sbox_169                       |    32|
|89    |            q14                         |sbox_170                       |    32|
|90    |            q16                         |sbox_171                       |    32|
|91    |            q2                          |sbox_172                       |    32|
|92    |            q3                          |sbox_173                       |    32|
|93    |            q4                          |sbox_174                       |    32|
|94    |            q5                          |sbox_175                       |    32|
|95    |            q6                          |sbox_176                       |    32|
|96    |            q7                          |sbox_177                       |    32|
|97    |            q8                          |sbox_178                       |    32|
|98    |            q9                          |sbox_179                       |    32|
|99    |        r14                             |rounndlast                     |   992|
|100   |          t1                            |subbytes_146                   |   576|
|101   |            q0                          |sbox_147                       |    40|
|102   |            q1                          |sbox_148                       |    24|
|103   |            q10                         |sbox_149                       |    40|
|104   |            q11                         |sbox_150                       |    24|
|105   |            q12                         |sbox_151                       |    40|
|106   |            q13                         |sbox_152                       |    24|
|107   |            q14                         |sbox_153                       |    40|
|108   |            q16                         |sbox_154                       |    24|
|109   |            q2                          |sbox_155                       |    40|
|110   |            q3                          |sbox_156                       |    24|
|111   |            q4                          |sbox_157                       |    40|
|112   |            q5                          |sbox_158                       |    24|
|113   |            q6                          |sbox_159                       |    40|
|114   |            q7                          |sbox_160                       |    24|
|115   |            q8                          |sbox_161                       |    40|
|116   |            q9                          |sbox_162                       |    24|
|117   |        r2                              |rounds_4                       |  1621|
|118   |          t1                            |subbytes_129                   |   512|
|119   |            q0                          |sbox_130                       |    32|
|120   |            q1                          |sbox_131                       |    32|
|121   |            q10                         |sbox_132                       |    32|
|122   |            q11                         |sbox_133                       |    32|
|123   |            q12                         |sbox_134                       |    32|
|124   |            q13                         |sbox_135                       |    32|
|125   |            q14                         |sbox_136                       |    32|
|126   |            q16                         |sbox_137                       |    32|
|127   |            q2                          |sbox_138                       |    32|
|128   |            q3                          |sbox_139                       |    32|
|129   |            q4                          |sbox_140                       |    32|
|130   |            q5                          |sbox_141                       |    32|
|131   |            q6                          |sbox_142                       |    32|
|132   |            q7                          |sbox_143                       |    32|
|133   |            q8                          |sbox_144                       |    32|
|134   |            q9                          |sbox_145                       |    32|
|135   |        r3                              |rounds_5                       |  1621|
|136   |          t1                            |subbytes_112                   |   512|
|137   |            q0                          |sbox_113                       |    32|
|138   |            q1                          |sbox_114                       |    32|
|139   |            q10                         |sbox_115                       |    32|
|140   |            q11                         |sbox_116                       |    32|
|141   |            q12                         |sbox_117                       |    32|
|142   |            q13                         |sbox_118                       |    32|
|143   |            q14                         |sbox_119                       |    32|
|144   |            q16                         |sbox_120                       |    32|
|145   |            q2                          |sbox_121                       |    32|
|146   |            q3                          |sbox_122                       |    32|
|147   |            q4                          |sbox_123                       |    32|
|148   |            q5                          |sbox_124                       |    32|
|149   |            q6                          |sbox_125                       |    32|
|150   |            q7                          |sbox_126                       |    32|
|151   |            q8                          |sbox_127                       |    32|
|152   |            q9                          |sbox_128                       |    32|
|153   |        r4                              |rounds_6                       |  1621|
|154   |          t1                            |subbytes_95                    |   512|
|155   |            q0                          |sbox_96                        |    32|
|156   |            q1                          |sbox_97                        |    32|
|157   |            q10                         |sbox_98                        |    32|
|158   |            q11                         |sbox_99                        |    32|
|159   |            q12                         |sbox_100                       |    32|
|160   |            q13                         |sbox_101                       |    32|
|161   |            q14                         |sbox_102                       |    32|
|162   |            q16                         |sbox_103                       |    32|
|163   |            q2                          |sbox_104                       |    32|
|164   |            q3                          |sbox_105                       |    32|
|165   |            q4                          |sbox_106                       |    32|
|166   |            q5                          |sbox_107                       |    32|
|167   |            q6                          |sbox_108                       |    32|
|168   |            q7                          |sbox_109                       |    32|
|169   |            q8                          |sbox_110                       |    32|
|170   |            q9                          |sbox_111                       |    32|
|171   |        r5                              |rounds_7                       |  1621|
|172   |          t1                            |subbytes_78                    |   512|
|173   |            q0                          |sbox_79                        |    32|
|174   |            q1                          |sbox_80                        |    32|
|175   |            q10                         |sbox_81                        |    32|
|176   |            q11                         |sbox_82                        |    32|
|177   |            q12                         |sbox_83                        |    32|
|178   |            q13                         |sbox_84                        |    32|
|179   |            q14                         |sbox_85                        |    32|
|180   |            q16                         |sbox_86                        |    32|
|181   |            q2                          |sbox_87                        |    32|
|182   |            q3                          |sbox_88                        |    32|
|183   |            q4                          |sbox_89                        |    32|
|184   |            q5                          |sbox_90                        |    32|
|185   |            q6                          |sbox_91                        |    32|
|186   |            q7                          |sbox_92                        |    32|
|187   |            q8                          |sbox_93                        |    32|
|188   |            q9                          |sbox_94                        |    32|
|189   |        r6                              |rounds_8                       |  1621|
|190   |          t1                            |subbytes_61                    |   512|
|191   |            q0                          |sbox_62                        |    32|
|192   |            q1                          |sbox_63                        |    32|
|193   |            q10                         |sbox_64                        |    32|
|194   |            q11                         |sbox_65                        |    32|
|195   |            q12                         |sbox_66                        |    32|
|196   |            q13                         |sbox_67                        |    32|
|197   |            q14                         |sbox_68                        |    32|
|198   |            q16                         |sbox_69                        |    32|
|199   |            q2                          |sbox_70                        |    32|
|200   |            q3                          |sbox_71                        |    32|
|201   |            q4                          |sbox_72                        |    32|
|202   |            q5                          |sbox_73                        |    32|
|203   |            q6                          |sbox_74                        |    32|
|204   |            q7                          |sbox_75                        |    32|
|205   |            q8                          |sbox_76                        |    32|
|206   |            q9                          |sbox_77                        |    32|
|207   |        r7                              |rounds_9                       |  1621|
|208   |          t1                            |subbytes_44                    |   512|
|209   |            q0                          |sbox_45                        |    32|
|210   |            q1                          |sbox_46                        |    32|
|211   |            q10                         |sbox_47                        |    32|
|212   |            q11                         |sbox_48                        |    32|
|213   |            q12                         |sbox_49                        |    32|
|214   |            q13                         |sbox_50                        |    32|
|215   |            q14                         |sbox_51                        |    32|
|216   |            q16                         |sbox_52                        |    32|
|217   |            q2                          |sbox_53                        |    32|
|218   |            q3                          |sbox_54                        |    32|
|219   |            q4                          |sbox_55                        |    32|
|220   |            q5                          |sbox_56                        |    32|
|221   |            q6                          |sbox_57                        |    32|
|222   |            q7                          |sbox_58                        |    32|
|223   |            q8                          |sbox_59                        |    32|
|224   |            q9                          |sbox_60                        |    32|
|225   |        r8                              |rounds_10                      |  1621|
|226   |          t1                            |subbytes_27                    |   512|
|227   |            q0                          |sbox_28                        |    32|
|228   |            q1                          |sbox_29                        |    32|
|229   |            q10                         |sbox_30                        |    32|
|230   |            q11                         |sbox_31                        |    32|
|231   |            q12                         |sbox_32                        |    32|
|232   |            q13                         |sbox_33                        |    32|
|233   |            q14                         |sbox_34                        |    32|
|234   |            q16                         |sbox_35                        |    32|
|235   |            q2                          |sbox_36                        |    32|
|236   |            q3                          |sbox_37                        |    32|
|237   |            q4                          |sbox_38                        |    32|
|238   |            q5                          |sbox_39                        |    32|
|239   |            q6                          |sbox_40                        |    32|
|240   |            q7                          |sbox_41                        |    32|
|241   |            q8                          |sbox_42                        |    32|
|242   |            q9                          |sbox_43                        |    32|
|243   |        r9                              |rounds_11                      |  1621|
|244   |          t1                            |subbytes                       |   512|
|245   |            q0                          |sbox                           |    32|
|246   |            q1                          |sbox_12                        |    32|
|247   |            q10                         |sbox_13                        |    32|
|248   |            q11                         |sbox_14                        |    32|
|249   |            q12                         |sbox_15                        |    32|
|250   |            q13                         |sbox_16                        |    32|
|251   |            q14                         |sbox_17                        |    32|
|252   |            q16                         |sbox_18                        |    32|
|253   |            q2                          |sbox_19                        |    32|
|254   |            q3                          |sbox_20                        |    32|
|255   |            q4                          |sbox_21                        |    32|
|256   |            q5                          |sbox_22                        |    32|
|257   |            q6                          |sbox_23                        |    32|
|258   |            q7                          |sbox_24                        |    32|
|259   |            q8                          |sbox_25                        |    32|
|260   |            q9                          |sbox_26                        |    32|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:49 . Memory (MB): peak = 950.398 ; gain = 688.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:37 . Memory (MB): peak = 950.398 ; gain = 325.824
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:02:49 . Memory (MB): peak = 950.398 ; gain = 688.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

207 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:00 . Memory (MB): peak = 950.398 ; gain = 694.504
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_CLIENT/PMOD_WIFI.runs/design_1_atal_AES_LUT_41clks_1_0_synth_1/design_1_atal_AES_LUT_41clks_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 950.398 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 950.398 ; gain = 0.000
