.//hdd/home/gkhadge/IC_CAD/cadence/proj2/chip_run1/testfixture.verilog
