C 650 -900 "TTL_TO_ECL_IN" 670 -923 0 1 47 0 L
X "VHDL_MODE" "OUT" 670 -967 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "TTL_TO_ECL_IN" 590 -923 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -975 "LVDS_TO_ECL_IN_P" 670 -998 0 1 47 0 L
X "VHDL_MODE" "OUT" 670 -1042 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "LVDS_TO_ECL_IN_P" 590 -998 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -1075 "LVDS_TO_ECL_IN_N" 670 -1098 0 1 47 0 L
X "VHDL_MODE" "OUT" 670 -1142 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "LVDS_TO_ECL_IN_N" 590 -1098 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -1175 "NIM_TO_ECL_IN" 670 -1198 0 1 47 0 L
X "VHDL_MODE" "OUT" 670 -1242 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "NIM_TO_ECL_IN" 590 -1198 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -1250 "ECL_TO_TTL_IN" 670 -1273 0 1 47 0 L
X "VHDL_MODE" "OUT" 670 -1317 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_TTL_IN" 590 -1273 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -1325 "ECL_TO_LVDS_IN" 670 -1348 0 1 47 0 L
X "VHDL_MODE" "OUT" 670 -1392 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_LVDS_IN" 590 -1348 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -1375 "ECL_TO_NIM_IN" 670 -1398 0 1 47 0 L
X "VHDL_MODE" "OUT" 670 -1442 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_NIM_IN" 590 -1398 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -200 "NIM_TO_ECL_OUT" 670 -223 0 1 47 0 L
X "VHDL_MODE" "IN" 670 -267 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "NIM_TO_ECL_OUT" 590 -223 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -275 "ECL_TO_TTL_OUT" 670 -298 0 1 47 0 L
X "VHDL_MODE" "IN" 670 -342 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_TTL_OUT" 590 -298 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -375 "ECL_TO_LVDS_OUT_P" 670 -398 0 1 47 0 L
X "VHDL_MODE" "IN" 670 -442 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_LVDS_OUT_P" 590 -398 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -500 "ECL_TO_LVDS_OUT_N" 670 -523 0 1 47 0 L
X "VHDL_MODE" "IN" 670 -567 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_LVDS_OUT_N" 590 -523 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 -600 "ECL_TO_NIM_OUT" 670 -623 0 1 47 0 L
X "VHDL_MODE" "IN" 670 -667 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "ECL_TO_NIM_OUT" 590 -623 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 175 "TTL_TO_ECL_OUT" 670 152 0 1 47 0 L
X "VHDL_MODE" "IN" 670 108 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "TTL_TO_ECL_OUT" 590 152 0.00 0.00 47 0 0 2 0 0 1 0 99
C 650 0 "LVDS_TO_ECL_OUT" 670 -23 0 1 47 0 L
X "VHDL_MODE" "IN" 670 -67 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "LVDS_TO_ECL_OUT" 590 -23 0.00 0.00 47 0 0 2 0 0 1 0 99
L 650 -600 600 -600 -1 16
L 600 -1500 600 1700 -1 16
L 650 -375 600 -375 -1 16
L 650 -275 600 -275 -1 16
L 650 -200 600 -200 -1 16
L 650 0 600 0 -1 16
L 650 175 600 175 -1 16
L 650 -1375 600 -1375 -1 16
L 650 -1325 600 -1325 -1 16
L 650 -1250 600 -1250 -1 16
L 650 -1175 600 -1175 -1 16
L 650 -975 600 -975 -1 16
L 650 -900 600 -900 -1 16
L -600 1700 -600 -1500 -1 16
L -600 1600 600 1600 -1 16
L -600 -1500 600 -1500 -1 16
L 600 1700 -600 1700 -1 16
A 625 -500 25 0.00 359.91 74
A 625 -1075 25 0.00 359.91 74
T 0 1640 0.00 0.00 47 0 0 1 0 11 0
FRONT_PORTS
P "BLOCK" "TRUE" 0 10 0.00 0.00 47 0 0 1 0 0 0 0 99
