ENOMEM	,	V_45
parent	,	V_69
of_clk_add_provider	,	F_50
clk_register	,	F_32
ti_clk_divider_populate	,	F_44
DIV_ROUND_UP	,	F_13
shift	,	V_17
ti_clk_get_reg_addr	,	F_45
hw	,	V_12
prate	,	V_28
_get_div_table_from_setup	,	F_35
dev	,	V_36
of_clk_src_simple_get	,	V_76
valid_div	,	V_53
pr_warn	,	F_28
CLK_COMPONENT_TYPE_DIVIDER	,	V_77
lock	,	V_31
_register_divider	,	F_27
clk_hw_get_parent	,	F_21
divspec	,	V_72
val	,	V_10
init	,	V_42
maxdiv	,	V_3
clk	,	V_34
_get_maxdiv	,	F_2
module	,	V_61
num_dividers	,	V_54
index	,	V_60
bestdiv	,	V_22
"%s: Zero divisor and CLK_DIVIDER_ALLOW_ZERO not set\n"	,	L_1
node	,	V_71
_get_divider_width	,	F_42
of_clk_get_parent_name	,	F_49
CLK_DIVIDER_HIWORD_MASK	,	V_32
CLK_DIVIDER_ONE_BASED	,	V_8
__func__	,	V_44
"no max-div for %s!\n"	,	L_8
pr_err	,	F_31
GFP_KERNEL	,	V_43
clk_hw_get_name	,	F_12
device	,	V_35
ti_clk_divider_ops	,	V_47
_is_valid_table_div	,	F_14
kfree	,	F_34
__be32	,	T_6
of_ti_divider_clk_setup	,	F_48
flags	,	V_7
of_get_property	,	F_40
min_div	,	V_74
device_node	,	V_70
of_property_read_u32	,	F_43
CLK_IS_BASIC	,	V_48
bit_shift	,	V_63
min	,	F_19
clk_divider_flags	,	V_40
is_power_of_2	,	F_16
MULT_ROUND_UP	,	F_22
table	,	V_2
clk_hw	,	V_11
CLKF_SET_RATE_PARENT	,	V_68
ti_clk_divider_bestdiv	,	F_17
_get_val	,	F_7
u8	,	T_1
max_div	,	V_56
i	,	V_21
fls	,	F_36
ti_clk_ll_ops	,	V_14
num_parents	,	V_50
EINVAL	,	V_30
clk_writel	,	V_33
CLK_SET_RATE_PARENT	,	V_26
"no valid dividers for %s table\n"	,	L_5
width	,	V_39
__init	,	T_5
of_property_read_bool	,	F_47
ti_clk_get_div_table	,	F_39
clk_readl	,	V_15
div_flags	,	V_66
ERR_PTR	,	F_29
parent_name	,	V_38
reg_setup	,	V_65
"ti,bit-shift"	,	L_9
_get_table_maxdiv	,	F_1
_get_table_div	,	F_4
data	,	V_67
__iomem	,	T_3
parent_rate_saved	,	V_25
CLK_DIVIDER_POWER_OF_TWO	,	V_9
"ti,min-div"	,	L_6
_is_valid_div	,	F_15
clk_hw_get_flags	,	F_18
clk_init_data	,	V_41
ti_clk_divider_set_rate	,	F_24
clk_omap_reg	,	V_59
clk_div_table	,	V_1
reg	,	V_16
u32	,	T_2
ti_clk_divider_round_rate	,	F_23
num_div	,	V_73
ti_clk_build_component_div	,	F_37
ULONG_MAX	,	V_27
clk_divider	,	V_5
CLKF_INDEX_POWER_OF_TWO	,	V_57
offset	,	V_62
to_clk_divider	,	F_10
ti_clk_divider_recalc_rate	,	F_9
best_parent_rate	,	V_20
PTR_ERR	,	F_46
WARN	,	F_11
"divider value exceeds LOWORD field\n"	,	L_2
spin_unlock_irqrestore	,	F_26
ops	,	V_46
__ffs	,	F_8
spin_lock_irqsave	,	F_25
cleanup	,	V_75
name	,	V_37
"ti,index-power-of-two"	,	L_11
clkt	,	V_4
ti_clk_divider	,	V_51
CLKF_INDEX_STARTS_AT_ONE	,	V_55
ti_clk	,	V_64
of_property_read_u32_index	,	F_41
ti_clk_register_divider	,	F_38
"ti,max-div"	,	L_7
best	,	V_23
dividers	,	V_58
"ti,index-starts-at-one"	,	L_10
parent_rate	,	V_13
divider	,	V_6
rate	,	V_19
kzalloc	,	F_30
now	,	V_24
"%s: could not allocate divider clk\n"	,	L_3
value	,	V_29
CLK_DIVIDER_ALLOW_ZERO	,	V_18
"ti,set-rate-parent"	,	L_12
of_ti_composite_divider_clk_setup	,	F_52
spinlock_t	,	T_4
clk_hw_round_rate	,	F_20
_get_div	,	F_5
parent_names	,	V_49
_get_table_val	,	F_6
"ti,dividers"	,	L_4
of_ti_clk_autoidle_setup	,	F_51
div_mask	,	F_3
setup	,	V_52
IS_ERR	,	F_33
ti_clk_add_component	,	F_53
