$date
	Sun Oct 23 07:19:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#806181
b10011 !
1"
#806182
b10011 &
b10011 %
1$
#806183
0"
#806186
b111010 &
b111010 %
#806190
b11101 &
b11101 %
#806194
b1011000 &
b1011000 %
#806198
b101100 &
b101100 %
#806202
b10110 &
b10110 %
#806206
b1011 &
b1011 %
#806210
b100010 &
b100010 %
#806214
b10001 &
b10001 %
#806218
b110100 &
b110100 %
#806222
b11010 &
b11010 %
#806226
b1101 &
b1101 %
#806230
b101000 &
b101000 %
#806234
b10100 &
b10100 %
#806238
b1010 &
b1010 %
#806242
b101 &
b101 %
#806246
b10000 &
b10000 %
#806250
b1000 &
b1000 %
#806254
b100 &
b100 %
#806258
b10 &
b10 %
#806262
b1 &
1#
b1 %
#806266
b0 &
b0 %
0#
0$
#1718240
b1101 !
1"
#1718242
b1101 &
b1101 %
1$
#1718243
0"
#1718246
b101000 &
b101000 %
#1718250
b10100 &
b10100 %
#1718254
b1010 &
b1010 %
#1718258
b101 &
b101 %
#1718262
b10000 &
b10000 %
#1718266
b1000 &
b1000 %
#1718270
b100 &
b100 %
#1718274
b10 &
b10 %
#1718278
b1 &
1#
b1 %
#1718282
b0 &
b0 %
0#
0$
#2807868
b100 !
1"
#2807870
b100 &
b100 %
1$
#2807871
0"
#2807874
b10 &
b10 %
#2807878
b1 &
1#
b1 %
#2807882
b0 &
b0 %
0#
0$
#4500012
