Timing Analyzer report for LPCE_Tx
Sat May 01 13:37:59 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Tx_CLKi'
 13. Slow 1200mV 85C Model Setup: 'WR_CLK'
 14. Slow 1200mV 85C Model Hold: 'WR_CLK'
 15. Slow 1200mV 85C Model Hold: 'Tx_CLKi'
 16. Slow 1200mV 85C Model Recovery: 'Tx_CLKi'
 17. Slow 1200mV 85C Model Removal: 'Tx_CLKi'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'Tx_CLKi'
 26. Slow 1200mV 0C Model Setup: 'WR_CLK'
 27. Slow 1200mV 0C Model Hold: 'Tx_CLKi'
 28. Slow 1200mV 0C Model Hold: 'WR_CLK'
 29. Slow 1200mV 0C Model Recovery: 'Tx_CLKi'
 30. Slow 1200mV 0C Model Removal: 'Tx_CLKi'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'Tx_CLKi'
 38. Fast 1200mV 0C Model Setup: 'WR_CLK'
 39. Fast 1200mV 0C Model Hold: 'WR_CLK'
 40. Fast 1200mV 0C Model Hold: 'Tx_CLKi'
 41. Fast 1200mV 0C Model Recovery: 'Tx_CLKi'
 42. Fast 1200mV 0C Model Removal: 'Tx_CLKi'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; LPCE_Tx                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
;     Processors 3-12        ;   1.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Tx_CLKi    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Tx_CLKi } ;
; WR_CLK     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { WR_CLK }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 158.73 MHz ; 158.73 MHz      ; Tx_CLKi    ;                                                ;
; 254.07 MHz ; 238.04 MHz      ; WR_CLK     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; Tx_CLKi ; -5.300 ; -715.083         ;
; WR_CLK  ; -2.936 ; -385.919         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; WR_CLK  ; 0.452 ; 0.000            ;
; Tx_CLKi ; 0.453 ; 0.000            ;
+---------+-------+------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; Tx_CLKi ; -1.255 ; -17.109             ;
+---------+--------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; Tx_CLKi ; 0.652 ; 0.000               ;
+---------+-------+---------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; Tx_CLKi ; -3.201 ; -292.386                       ;
; WR_CLK  ; -3.201 ; -261.488                       ;
+---------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Tx_CLKi'                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.300 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 5.875      ;
; -5.245 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[69]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.404     ; 5.842      ;
; -5.226 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[90]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.396     ; 5.831      ;
; -5.131 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.727      ;
; -5.131 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[45]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.727      ;
; -5.089 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[104]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.695      ;
; -5.078 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[142]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.394     ; 5.685      ;
; -4.995 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[128]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.427     ; 5.569      ;
; -4.987 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.408     ; 5.580      ;
; -4.986 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[63]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.408     ; 5.579      ;
; -4.977 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[126]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 5.552      ;
; -4.901 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[10]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 5.500      ;
; -4.901 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[9]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 5.500      ;
; -4.866 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[19]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.472      ;
; -4.857 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[127]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.425     ; 5.433      ;
; -4.829 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[18]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.435      ;
; -4.807 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[101]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.413      ;
; -4.805 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[108]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.411      ;
; -4.804 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.410      ;
; -4.779 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 5.354      ;
; -4.777 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[117]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 5.352      ;
; -4.767 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[77]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.396     ; 5.372      ;
; -4.740 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[44]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.336      ;
; -4.724 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[99]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.416     ; 5.309      ;
; -4.723 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[100]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.416     ; 5.308      ;
; -4.690 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[72]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.404     ; 5.287      ;
; -4.687 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[73]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.404     ; 5.284      ;
; -4.674 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[120]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.280      ;
; -4.668 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[143]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.394     ; 5.275      ;
; -4.653 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.394     ; 5.260      ;
; -4.642 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.403     ; 5.240      ;
; -4.637 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[27]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.403     ; 5.235      ;
; -4.620 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.226      ;
; -4.618 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[81]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.224      ;
; -4.617 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[136]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.223      ;
; -4.617 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[135]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.223      ;
; -4.600 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[123]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.427     ; 5.174      ;
; -4.585 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[80]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.191      ;
; -4.584 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.180      ;
; -4.582 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[11]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.394     ; 5.189      ;
; -4.572 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.168      ;
; -4.567 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.173      ;
; -4.564 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[37]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.170      ;
; -4.562 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[36]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.168      ;
; -4.559 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.155      ;
; -4.557 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[124]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.416     ; 5.142      ;
; -4.529 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[51]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.125      ;
; -4.527 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.405     ; 5.123      ;
; -4.521 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[59]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 5.120      ;
; -4.519 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.125      ;
; -4.516 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[129]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.122      ;
; -4.515 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.408     ; 5.108      ;
; -4.497 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[119]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 5.072      ;
; -4.491 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.097      ;
; -4.489 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[103]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.095      ;
; -4.483 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[75]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.404     ; 5.080      ;
; -4.477 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[39]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.083      ;
; -4.458 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 5.057      ;
; -4.450 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[67]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.408     ; 5.043      ;
; -4.443 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[122]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.049      ;
; -4.441 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[26]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.397     ; 5.045      ;
; -4.441 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[23]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.397     ; 5.045      ;
; -4.439 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.403     ; 5.037      ;
; -4.438 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 5.013      ;
; -4.437 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[0]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 5.036      ;
; -4.436 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[1]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 5.035      ;
; -4.430 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.404     ; 5.027      ;
; -4.406 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 5.012      ;
; -4.404 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[33]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.403     ; 5.002      ;
; -4.403 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.408     ; 4.996      ;
; -4.397 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.397     ; 5.001      ;
; -4.395 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[8]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.403     ; 4.993      ;
; -4.390 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[60]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.396     ; 4.995      ;
; -4.389 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[24]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.397     ; 4.993      ;
; -4.377 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[96]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.396     ; 4.982      ;
; -4.351 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[112]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 4.926      ;
; -4.343 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[125]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.949      ;
; -4.336 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[71]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.404     ; 4.933      ;
; -4.329 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.935      ;
; -4.329 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[16]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.380     ; 4.950      ;
; -4.323 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.394     ; 4.930      ;
; -4.323 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.929      ;
; -4.316 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.922      ;
; -4.282 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[38]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.888      ;
; -4.277 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.883      ;
; -4.271 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[54]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 4.870      ;
; -4.269 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 4.868      ;
; -4.256 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.862      ;
; -4.249 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[61]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.396     ; 4.854      ;
; -4.240 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 4.815      ;
; -4.237 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[116]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.426     ; 4.812      ;
; -4.231 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[17]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.394     ; 4.838      ;
; -4.162 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[35]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.403     ; 4.760      ;
; -4.160 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[88]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 4.759      ;
; -4.155 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[86]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 4.754      ;
; -4.152 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.075     ; 5.078      ;
; -4.148 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[92]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 4.747      ;
; -4.142 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[34]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.403     ; 4.740      ;
; -4.116 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[89]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.402     ; 4.715      ;
; -4.112 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.395     ; 4.718      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'WR_CLK'                                                                                                                                  ;
+--------+----------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~18  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.849      ;
; -2.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~19  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.849      ;
; -2.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~20  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.849      ;
; -2.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~21  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.849      ;
; -2.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~22  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.849      ;
; -2.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~23  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.849      ;
; -2.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~24  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.849      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~57  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.847      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~54  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.847      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~55  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.847      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~56  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.847      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~58  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.847      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~59  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.847      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~60  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.847      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~68  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.859      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~69  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.859      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~81  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.859      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~83  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.859      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~84  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.859      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~85  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.859      ;
; -2.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~86  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.859      ;
; -2.904 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~10  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.818      ;
; -2.904 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~11  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.818      ;
; -2.904 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~12  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.818      ;
; -2.904 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~13  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.818      ;
; -2.904 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~14  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.818      ;
; -2.904 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~16  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.818      ;
; -2.877 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~33  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.792      ;
; -2.877 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~34  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.792      ;
; -2.877 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~35  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.792      ;
; -2.877 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~36  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.792      ;
; -2.877 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~37  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.792      ;
; -2.877 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~38  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.792      ;
; -2.877 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~39  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.792      ;
; -2.860 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~17  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.089     ; 3.772      ;
; -2.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~73  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.074     ; 3.785      ;
; -2.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~70  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.074     ; 3.785      ;
; -2.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~71  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.074     ; 3.785      ;
; -2.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~72  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.074     ; 3.785      ;
; -2.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~74  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.074     ; 3.785      ;
; -2.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~75  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.074     ; 3.785      ;
; -2.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~76  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.074     ; 3.785      ;
; -2.843 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~110 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.106     ; 3.738      ;
; -2.843 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~114 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.106     ; 3.738      ;
; -2.817 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~113 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.104     ; 3.714      ;
; -2.810 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~49  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.718      ;
; -2.810 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~47  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.718      ;
; -2.810 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~48  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.718      ;
; -2.810 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~50  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.718      ;
; -2.810 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~51  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.718      ;
; -2.810 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~52  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.718      ;
; -2.810 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~53  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.718      ;
; -2.770 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~90  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.696      ;
; -2.770 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~91  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.696      ;
; -2.770 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~92  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.696      ;
; -2.770 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~107 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.696      ;
; -2.770 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~108 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.696      ;
; -2.770 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~109 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.696      ;
; -2.770 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~112 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.696      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~15  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~122 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~123 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~124 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~125 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~126 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~127 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.766 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~128 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.073     ; 3.694      ;
; -2.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~18  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.572      ;
; -2.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~19  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.572      ;
; -2.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~20  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.572      ;
; -2.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~21  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.572      ;
; -2.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~22  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.572      ;
; -2.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~23  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.572      ;
; -2.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~24  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.088     ; 3.572      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~57  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.570      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~54  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.570      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~55  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.570      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~56  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.570      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~58  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.570      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~59  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.570      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~60  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.570      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~68  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.582      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~69  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.582      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~81  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.582      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~83  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.582      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~84  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.582      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~85  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.582      ;
; -2.656 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~86  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.075     ; 3.582      ;
; -2.627 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~10  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.541      ;
; -2.627 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~11  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.541      ;
; -2.627 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~12  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.541      ;
; -2.627 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~13  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.541      ;
; -2.627 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~14  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.541      ;
; -2.627 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~16  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.087     ; 3.541      ;
; -2.600 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~33  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.515      ;
; -2.600 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~34  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.515      ;
; -2.600 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~35  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.515      ;
; -2.600 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~36  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.515      ;
; -2.600 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~37  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.515      ;
; -2.600 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~38  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.086     ; 3.515      ;
+--------+----------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'WR_CLK'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 0.746      ;
; 0.482 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.217      ;
; 0.489 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.224      ;
; 0.496 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.231      ;
; 0.509 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.469      ; 1.232      ;
; 0.528 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.467      ; 1.249      ;
; 0.532 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.267      ;
; 0.543 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.278      ;
; 0.629 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[0]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.111      ; 0.992      ;
; 0.630 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[2]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.110      ; 0.992      ;
; 0.631 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[1]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.110      ; 0.993      ;
; 0.631 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[3]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.110      ; 0.993      ;
; 0.655 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[4]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.110      ; 1.017      ;
; 0.761 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.056      ;
; 0.805 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.540      ;
; 0.825 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.467      ; 1.546      ;
; 0.829 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.123      ;
; 0.830 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.124      ;
; 0.831 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[4] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.125      ;
; 0.832 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.469      ; 1.555      ;
; 0.891 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.626      ;
; 0.909 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[0] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[0]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.083      ; 1.204      ;
; 0.933 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.226      ;
; 1.001 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[1] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.295      ;
; 1.002 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[0] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.296      ;
; 1.067 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.360      ;
; 1.067 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.360      ;
; 1.178 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[1] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[1]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.471      ;
; 1.215 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 1.950      ;
; 1.215 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.509      ;
; 1.226 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.469      ; 1.949      ;
; 1.240 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.534      ;
; 1.241 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[2] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[2]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.534      ;
; 1.253 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.467      ; 1.974      ;
; 1.267 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.469      ; 1.990      ;
; 1.270 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[3] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[3]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.563      ;
; 1.286 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 2.021      ;
; 1.292 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[4] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[4]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.585      ;
; 1.323 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.617      ;
; 1.332 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.626      ;
; 1.334 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.628      ;
; 1.344 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.637      ;
; 1.369 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.663      ;
; 1.371 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.665      ;
; 1.395 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[2] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.689      ;
; 1.407 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.701      ;
; 1.436 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.729      ;
; 1.438 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 1.731      ;
; 1.456 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.750      ;
; 1.491 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.467      ; 2.212      ;
; 1.652 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_we_reg        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.467      ; 2.373      ;
; 1.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.952      ;
; 1.659 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.953      ;
; 1.662 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 2.397      ;
; 1.678 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 1.972      ;
; 1.744 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.038      ;
; 1.776 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.488      ; 2.518      ;
; 1.779 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 2.514      ;
; 1.789 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.083      ;
; 1.790 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.084      ;
; 1.791 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.085      ;
; 1.792 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.086      ;
; 1.862 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.156      ;
; 1.864 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.469      ; 2.587      ;
; 1.961 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.255      ;
; 1.978 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.272      ;
; 1.979 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.273      ;
; 1.988 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.282      ;
; 2.092 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 2.385      ;
; 2.098 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.081      ; 2.391      ;
; 2.135 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.429      ;
; 2.142 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0   ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.474      ; 2.870      ;
; 2.145 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.467      ; 2.866      ;
; 2.152 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.488      ; 2.894      ;
; 2.155 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.481      ; 2.890      ;
; 2.172 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.466      ;
; 2.174 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.476      ; 2.904      ;
; 2.177 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.469      ; 2.900      ;
; 2.186 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.480      ;
; 2.229 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.523      ;
; 2.322 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.616      ;
; 2.324 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.082      ; 2.618      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~105                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.057      ; 2.712      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~97                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.089      ; 2.744      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~93                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.089      ; 2.744      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~94                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.089      ; 2.744      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~95                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.089      ; 2.744      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~96                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.089      ; 2.744      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~98                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.089      ; 2.744      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~99                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.089      ; 2.744      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~100                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.057      ; 2.712      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~101                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.057      ; 2.712      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~102                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.057      ; 2.712      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~103                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.057      ; 2.712      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~104                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.057      ; 2.712      ;
; 2.443 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~106                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.057      ; 2.712      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Tx_CLKi'                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; LPCE_tx_front:LPCE_tx_front|StateReg           ; LPCE_tx_front:LPCE_tx_front|StateReg           ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.746      ;
; 0.614 ; LPCE_tx_front:LPCE_tx_front|StateReg           ; LPCE_tx_front:LPCE_tx_front|SeqReg[153]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; LPCE_tx_front:LPCE_tx_front|SeqReg[145]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[146]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; LPCE_tx_front:LPCE_tx_front|SeqReg[150]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[151]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; LPCE_tx_front:LPCE_tx_front|SeqReg[148]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[149]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; LPCE_tx_front:LPCE_tx_front|SeqReg[147]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[148]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.935      ;
; 0.693 ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.581      ; 1.486      ;
; 0.697 ; LPCE_tx_front:LPCE_tx_front|SeqReg[142]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[143]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; LPCE_tx_front:LPCE_tx_front|SeqReg[135]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[136]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; LPCE_tx_front:LPCE_tx_front|SeqReg[84]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[85]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; LPCE_tx_front:LPCE_tx_front|SeqReg[78]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[139]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[132]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[120]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[104]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[105]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[95]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[96]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[94]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[95]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[90]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[91]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[84]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[81]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[80]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[75]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[63]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[56]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[57]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[43]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[29]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[24]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[9]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[10]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[6]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[7]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; LPCE_tx_front:LPCE_tx_front|SeqReg[0]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[1]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[141]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[137]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[133]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[134]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[132]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[133]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[122]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[119]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[111]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[108]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[106]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[107]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[103]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[101]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[97]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[98]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[93]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[94]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[86]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[70]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[71]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[67]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[54]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[51]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[45]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[39]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[33]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[23]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[21]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; LPCE_tx_front:LPCE_tx_front|SeqReg[11]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[12]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[139]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[99]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[100]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[88]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[69]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[70]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[57]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[58]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[56]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[52]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[53]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[41]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[41]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[34]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[35]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[31]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[13]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[14]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[7]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[8]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; LPCE_tx_front:LPCE_tx_front|SeqReg[4]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[5]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[129]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.995      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[117]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[116]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[112]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[105]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[106]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[88]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[89]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.995      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[76]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[77]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.995      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[73]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[72]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[73]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[61]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[62]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.995      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[60]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[61]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 0.995      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[58]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[59]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[37]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[38]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[27]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[26]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[20]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[21]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[14]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[15]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; LPCE_tx_front:LPCE_tx_front|SeqReg[5]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[6]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; LPCE_tx_front:LPCE_tx_front|SeqReg[3]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[4]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 0.995      ;
; 0.712 ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.080      ; 1.004      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Tx_CLKi'                                                                                                 ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.255 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 2.176      ;
; -1.255 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 2.176      ;
; -1.183 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.082     ; 2.102      ;
; -1.183 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.082     ; 2.102      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.871 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.080     ; 1.792      ;
; -0.669 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.081     ; 1.589      ;
; -0.669 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty  ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.081     ; 1.589      ;
; -0.669 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.081     ; 1.589      ;
; -0.669 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.081     ; 1.589      ;
; -0.669 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.081     ; 1.589      ;
; -0.669 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.081     ; 1.589      ;
; -0.190 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; 0.398      ; 1.589      ;
; -0.190 ; Tx_RST    ; async_fifo:FIFO1|fifomem:fifomem|mem~0         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; 0.398      ; 1.589      ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Tx_CLKi'                                                                                                 ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.652 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.580      ; 1.444      ;
; 0.652 ; Tx_RST    ; async_fifo:FIFO1|fifomem:fifomem|mem~0         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.580      ; 1.444      ;
; 1.151 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty  ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 1.444      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.372 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 1.666      ;
; 1.719 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 2.012      ;
; 1.719 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.081      ; 2.012      ;
; 1.783 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 2.077      ;
; 1.783 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.082      ; 2.077      ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 172.03 MHz ; 172.03 MHz      ; Tx_CLKi    ;                                                ;
; 271.67 MHz ; 238.04 MHz      ; WR_CLK     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; Tx_CLKi ; -4.813 ; -644.932        ;
; WR_CLK  ; -2.681 ; -348.969        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; Tx_CLKi ; 0.401 ; 0.000           ;
; WR_CLK  ; 0.401 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; Tx_CLKi ; -1.092 ; -13.600            ;
+---------+--------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; Tx_CLKi ; 0.577 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; Tx_CLKi ; -3.201 ; -292.386                      ;
; WR_CLK  ; -3.201 ; -261.488                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Tx_CLKi'                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.813 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 5.438      ;
; -4.770 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[69]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 5.417      ;
; -4.769 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[90]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.348     ; 5.423      ;
; -4.654 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 5.299      ;
; -4.654 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[45]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 5.299      ;
; -4.639 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[104]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.348     ; 5.293      ;
; -4.629 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[142]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 5.285      ;
; -4.528 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[128]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.375     ; 5.155      ;
; -4.520 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.358     ; 5.164      ;
; -4.519 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[63]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.358     ; 5.163      ;
; -4.508 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[126]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 5.133      ;
; -4.431 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[10]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.353     ; 5.080      ;
; -4.431 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[9]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.353     ; 5.080      ;
; -4.420 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[19]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 5.075      ;
; -4.400 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[127]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.374     ; 5.028      ;
; -4.379 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[18]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 5.034      ;
; -4.361 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[101]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 5.017      ;
; -4.342 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[108]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.348     ; 4.996      ;
; -4.341 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.348     ; 4.995      ;
; -4.331 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[77]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.348     ; 4.985      ;
; -4.317 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 4.942      ;
; -4.315 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[117]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 4.940      ;
; -4.305 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[44]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 4.950      ;
; -4.267 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[99]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.366     ; 4.903      ;
; -4.265 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[100]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.366     ; 4.901      ;
; -4.238 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[143]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 4.894      ;
; -4.235 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[120]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.890      ;
; -4.228 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[72]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.875      ;
; -4.226 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 4.882      ;
; -4.225 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[73]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.872      ;
; -4.187 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.834      ;
; -4.182 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[27]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.829      ;
; -4.180 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[80]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.835      ;
; -4.178 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[11]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 4.834      ;
; -4.171 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.826      ;
; -4.169 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[136]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.824      ;
; -4.169 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[135]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.824      ;
; -4.169 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[81]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.824      ;
; -4.154 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.809      ;
; -4.151 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[123]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.375     ; 4.778      ;
; -4.139 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 4.784      ;
; -4.127 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[37]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.782      ;
; -4.126 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 4.771      ;
; -4.125 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[36]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.780      ;
; -4.111 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 4.756      ;
; -4.104 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[124]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.367     ; 4.739      ;
; -4.102 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[129]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.757      ;
; -4.087 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[51]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 4.732      ;
; -4.085 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[59]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.733      ;
; -4.085 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.357     ; 4.730      ;
; -4.079 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.358     ; 4.723      ;
; -4.079 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.734      ;
; -4.056 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[103]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 4.712      ;
; -4.056 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.711      ;
; -4.053 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[119]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 4.678      ;
; -4.041 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[39]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.696      ;
; -4.036 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[75]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.683      ;
; -4.017 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[67]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.358     ; 4.661      ;
; -4.015 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[122]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.670      ;
; -4.014 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[26]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.349     ; 4.667      ;
; -4.013 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.661      ;
; -4.008 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[23]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.349     ; 4.661      ;
; -3.998 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.645      ;
; -3.991 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 4.616      ;
; -3.990 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[1]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.353     ; 4.639      ;
; -3.990 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[0]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.353     ; 4.639      ;
; -3.987 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.634      ;
; -3.974 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.358     ; 4.618      ;
; -3.968 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.349     ; 4.621      ;
; -3.966 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 4.622      ;
; -3.962 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[24]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.349     ; 4.615      ;
; -3.959 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[33]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.606      ;
; -3.957 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[60]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.612      ;
; -3.955 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[8]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.602      ;
; -3.948 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[96]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.348     ; 4.602      ;
; -3.926 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[125]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.581      ;
; -3.908 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[112]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 4.533      ;
; -3.908 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[16]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.332     ; 4.578      ;
; -3.906 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.561      ;
; -3.901 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.556      ;
; -3.894 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[71]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.541      ;
; -3.891 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 4.547      ;
; -3.884 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.348     ; 4.538      ;
; -3.869 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.066     ; 4.805      ;
; -3.861 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[38]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.516      ;
; -3.858 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.513      ;
; -3.833 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[54]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.481      ;
; -3.833 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.488      ;
; -3.831 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.479      ;
; -3.826 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[61]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.481      ;
; -3.809 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 4.434      ;
; -3.808 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[116]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.377     ; 4.433      ;
; -3.804 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[17]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.346     ; 4.460      ;
; -3.735 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[35]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.382      ;
; -3.732 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[88]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.380      ;
; -3.728 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[86]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.376      ;
; -3.720 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[92]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.368      ;
; -3.716 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[34]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.355     ; 4.363      ;
; -3.690 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.347     ; 4.345      ;
; -3.688 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[89]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.354     ; 4.336      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'WR_CLK'                                                                                                                                   ;
+--------+----------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.681 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~18  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.603      ;
; -2.681 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~19  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.603      ;
; -2.681 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~20  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.603      ;
; -2.681 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~21  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.603      ;
; -2.681 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~22  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.603      ;
; -2.681 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~23  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.603      ;
; -2.681 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~24  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.603      ;
; -2.672 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~68  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.606      ;
; -2.672 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~69  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.606      ;
; -2.672 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~81  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.606      ;
; -2.672 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~83  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.606      ;
; -2.672 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~84  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.606      ;
; -2.672 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~85  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.606      ;
; -2.672 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~86  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.606      ;
; -2.671 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~57  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.594      ;
; -2.671 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~54  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.594      ;
; -2.671 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~55  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.594      ;
; -2.671 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~56  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.594      ;
; -2.671 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~58  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.594      ;
; -2.671 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~59  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.594      ;
; -2.671 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~60  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.594      ;
; -2.647 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~10  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.570      ;
; -2.647 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~11  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.570      ;
; -2.647 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~12  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.570      ;
; -2.647 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~13  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.570      ;
; -2.647 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~14  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.570      ;
; -2.647 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~16  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.570      ;
; -2.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~33  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.547      ;
; -2.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~34  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.547      ;
; -2.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~35  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.547      ;
; -2.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~36  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.547      ;
; -2.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~37  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.547      ;
; -2.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~38  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.547      ;
; -2.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~39  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.547      ;
; -2.605 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~73  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.540      ;
; -2.605 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~70  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.540      ;
; -2.605 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~71  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.540      ;
; -2.605 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~72  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.540      ;
; -2.605 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~74  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.540      ;
; -2.605 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~75  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.540      ;
; -2.605 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~76  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.540      ;
; -2.599 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~17  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.521      ;
; -2.585 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~110 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.095     ; 3.492      ;
; -2.585 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~114 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.095     ; 3.492      ;
; -2.559 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~113 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.093     ; 3.468      ;
; -2.556 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~49  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.085     ; 3.473      ;
; -2.556 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~47  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.085     ; 3.473      ;
; -2.556 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~48  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.085     ; 3.473      ;
; -2.556 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~50  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.085     ; 3.473      ;
; -2.556 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~51  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.085     ; 3.473      ;
; -2.556 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~52  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.085     ; 3.473      ;
; -2.556 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~53  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.085     ; 3.473      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~15  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~122 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~123 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~124 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~125 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~126 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~127 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.531 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~128 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.065     ; 3.468      ;
; -2.527 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~90  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.462      ;
; -2.527 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~91  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.462      ;
; -2.527 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~92  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.462      ;
; -2.527 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~107 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.462      ;
; -2.527 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~108 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.462      ;
; -2.527 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~109 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.462      ;
; -2.527 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~112 ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.067     ; 3.462      ;
; -2.442 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~18  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.364      ;
; -2.442 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~19  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.364      ;
; -2.442 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~20  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.364      ;
; -2.442 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~21  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.364      ;
; -2.442 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~22  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.364      ;
; -2.442 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~23  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.364      ;
; -2.442 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~24  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.080     ; 3.364      ;
; -2.433 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~68  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.367      ;
; -2.433 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~69  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.367      ;
; -2.433 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~81  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.367      ;
; -2.433 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~83  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.367      ;
; -2.433 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~84  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.367      ;
; -2.433 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~85  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.367      ;
; -2.433 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~86  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.068     ; 3.367      ;
; -2.432 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~57  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.355      ;
; -2.432 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~54  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.355      ;
; -2.432 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~55  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.355      ;
; -2.432 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~56  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.355      ;
; -2.432 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~58  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.355      ;
; -2.432 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~59  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.355      ;
; -2.432 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~60  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.355      ;
; -2.408 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~10  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.331      ;
; -2.408 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~11  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.331      ;
; -2.408 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~12  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.331      ;
; -2.408 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~13  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.331      ;
; -2.408 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~14  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.331      ;
; -2.408 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~16  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.079     ; 3.331      ;
; -2.384 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~33  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.308      ;
; -2.384 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~34  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.308      ;
; -2.384 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~35  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.308      ;
; -2.384 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~36  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.308      ;
; -2.384 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~37  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.308      ;
; -2.384 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~38  ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.078     ; 3.308      ;
+--------+----------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Tx_CLKi'                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; LPCE_tx_front:LPCE_tx_front|StateReg           ; LPCE_tx_front:LPCE_tx_front|StateReg           ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.669      ;
; 0.585 ; LPCE_tx_front:LPCE_tx_front|StateReg           ; LPCE_tx_front:LPCE_tx_front|SeqReg[153]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.852      ;
; 0.598 ; LPCE_tx_front:LPCE_tx_front|SeqReg[145]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[146]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; LPCE_tx_front:LPCE_tx_front|SeqReg[150]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[151]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; LPCE_tx_front:LPCE_tx_front|SeqReg[147]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[148]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; LPCE_tx_front:LPCE_tx_front|SeqReg[148]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[149]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.867      ;
; 0.608 ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.546      ; 1.349      ;
; 0.629 ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.896      ;
; 0.644 ; LPCE_tx_front:LPCE_tx_front|SeqReg[142]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[143]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; LPCE_tx_front:LPCE_tx_front|SeqReg[106]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[107]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; LPCE_tx_front:LPCE_tx_front|SeqReg[104]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[105]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[75]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; LPCE_tx_front:LPCE_tx_front|SeqReg[56]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[57]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[29]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[135]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[136]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[122]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[120]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[111]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[108]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[101]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[94]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[95]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[84]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[85]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[84]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[80]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[78]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[45]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[43]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[33]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[24]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[23]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[21]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[6]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[7]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; LPCE_tx_front:LPCE_tx_front|SeqReg[0]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[1]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[141]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[139]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[133]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[134]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[132]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[133]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[132]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[119]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[103]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[95]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[96]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[90]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[91]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[81]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[70]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[71]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[69]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[70]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[63]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[56]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[54]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[52]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[53]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[51]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[41]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[41]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[39]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[34]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[35]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[13]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[14]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[11]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[12]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[9]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[10]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; LPCE_tx_front:LPCE_tx_front|SeqReg[7]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[8]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[139]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[137]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[116]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[105]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[106]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 0.916      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[99]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[100]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[97]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[98]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[93]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[94]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[88]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[86]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[67]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[58]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[59]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[57]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[58]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[31]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[27]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[26]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[20]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[21]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[14]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[15]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[5]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[6]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; LPCE_tx_front:LPCE_tx_front|SeqReg[4]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[5]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[129]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[117]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[112]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[88]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[89]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[73]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[72]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[73]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[37]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[38]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; LPCE_tx_front:LPCE_tx_front|SeqReg[3]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[4]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.916      ;
; 0.649 ; LPCE_tx_front:LPCE_tx_front|SeqReg[76]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[77]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 0.917      ;
; 0.649 ; LPCE_tx_front:LPCE_tx_front|SeqReg[60]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[61]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.916      ;
; 0.650 ; LPCE_tx_front:LPCE_tx_front|SeqReg[61]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[62]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.072      ; 0.917      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'WR_CLK'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 0.669      ;
; 0.458 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.425      ; 1.113      ;
; 0.464 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.424      ; 1.118      ;
; 0.468 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.425      ; 1.123      ;
; 0.480 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.413      ; 1.123      ;
; 0.500 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.411      ; 1.141      ;
; 0.501 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.425      ; 1.156      ;
; 0.513 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.424      ; 1.167      ;
; 0.579 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[0]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.099      ; 0.913      ;
; 0.580 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[1]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.099      ; 0.914      ;
; 0.580 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[2]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.099      ; 0.914      ;
; 0.580 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[3]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.099      ; 0.914      ;
; 0.600 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[4]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.099      ; 0.934      ;
; 0.679 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 0.947      ;
; 0.680 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 0.948      ;
; 0.738 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.424      ; 1.392      ;
; 0.742 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[4] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.010      ;
; 0.757 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.411      ; 1.398      ;
; 0.760 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.413      ; 1.403      ;
; 0.774 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.042      ;
; 0.779 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.047      ;
; 0.825 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.425      ; 1.480      ;
; 0.851 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[0] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[0]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.074      ; 1.120      ;
; 0.853 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.072      ; 1.120      ;
; 0.907 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[0] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.175      ;
; 0.907 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[1] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.175      ;
; 0.949 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.217      ;
; 0.950 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.072      ; 1.217      ;
; 1.055 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[1] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[1]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.323      ;
; 1.111 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.424      ; 1.765      ;
; 1.116 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.384      ;
; 1.122 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.413      ; 1.765      ;
; 1.126 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[2] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[2]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.394      ;
; 1.130 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.398      ;
; 1.148 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[3] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[3]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.416      ;
; 1.153 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.411      ; 1.794      ;
; 1.164 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.413      ; 1.807      ;
; 1.168 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[4] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[4]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.436      ;
; 1.178 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.446      ;
; 1.179 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.447      ;
; 1.211 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.425      ; 1.866      ;
; 1.220 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.488      ;
; 1.234 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.072      ; 1.501      ;
; 1.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.518      ;
; 1.272 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.541      ;
; 1.277 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[2] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.545      ;
; 1.320 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.072      ; 1.587      ;
; 1.342 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.072      ; 1.609      ;
; 1.349 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.411      ; 1.990      ;
; 1.361 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.629      ;
; 1.492 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.760      ;
; 1.510 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.778      ;
; 1.511 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.779      ;
; 1.540 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_we_reg        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.411      ; 2.181      ;
; 1.550 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.424      ; 2.204      ;
; 1.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.864      ;
; 1.597 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.865      ;
; 1.614 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.882      ;
; 1.618 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.886      ;
; 1.619 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.887      ;
; 1.661 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.431      ; 2.322      ;
; 1.664 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.425      ; 2.319      ;
; 1.670 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 1.938      ;
; 1.724 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.413      ; 2.367      ;
; 1.742 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.010      ;
; 1.757 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.025      ;
; 1.759 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.027      ;
; 1.771 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.039      ;
; 1.871 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.139      ;
; 1.872 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.140      ;
; 1.910 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.178      ;
; 1.949 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.217      ;
; 1.972 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.240      ;
; 1.990 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0   ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.417      ; 2.637      ;
; 1.993 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.411      ; 2.634      ;
; 2.000 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.430      ; 2.660      ;
; 2.003 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.424      ; 2.657      ;
; 2.020 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.419      ; 2.669      ;
; 2.020 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.288      ;
; 2.023 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.413      ; 2.666      ;
; 2.106 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.374      ;
; 2.128 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.073      ; 2.396      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~105                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.049      ; 2.494      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~97                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.080      ; 2.525      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~93                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.080      ; 2.525      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~94                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.080      ; 2.525      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~95                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.080      ; 2.525      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~96                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.080      ; 2.525      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~98                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.080      ; 2.525      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~99                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.080      ; 2.525      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~100                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.049      ; 2.494      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~101                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.049      ; 2.494      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~102                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.049      ; 2.494      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~103                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.049      ; 2.494      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~104                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.049      ; 2.494      ;
; 2.250 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~106                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.049      ; 2.494      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Tx_CLKi'                                                                                                  ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.092 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 2.022      ;
; -1.092 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 2.022      ;
; -1.022 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.951      ;
; -1.022 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.951      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.688 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.072     ; 1.618      ;
; -0.511 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.440      ;
; -0.511 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty  ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.440      ;
; -0.511 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.440      ;
; -0.511 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.440      ;
; -0.511 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.440      ;
; -0.511 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.073     ; 1.440      ;
; -0.057 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; 0.381      ; 1.440      ;
; -0.057 ; Tx_RST    ; async_fifo:FIFO1|fifomem:fifomem|mem~0         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; 0.381      ; 1.440      ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Tx_CLKi'                                                                                                  ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.577 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.546      ; 1.318      ;
; 0.577 ; Tx_RST    ; async_fifo:FIFO1|fifomem:fifomem|mem~0         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.546      ; 1.318      ;
; 1.050 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty  ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.318      ;
; 1.050 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.318      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.274 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.543      ;
; 1.551 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.819      ;
; 1.551 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.073      ; 1.819      ;
; 1.612 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.881      ;
; 1.612 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.074      ; 1.881      ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; Tx_CLKi ; -1.621 ; -180.851        ;
; WR_CLK  ; -0.697 ; -77.572         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; WR_CLK  ; 0.169 ; 0.000           ;
; Tx_CLKi ; 0.186 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; Tx_CLKi ; -0.037 ; -0.084             ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; Tx_CLKi ; 0.303 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; Tx_CLKi ; -3.000 ; -205.727                      ;
; WR_CLK  ; -3.000 ; -174.205                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Tx_CLKi'                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.621 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 2.409      ;
; -1.512 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[69]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 2.313      ;
; -1.496 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[90]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 2.305      ;
; -1.473 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[45]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.273      ;
; -1.472 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.272      ;
; -1.453 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[104]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 2.262      ;
; -1.446 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[142]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 2.257      ;
; -1.431 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[128]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.198     ; 2.220      ;
; -1.419 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[126]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 2.207      ;
; -1.389 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.183     ; 2.193      ;
; -1.388 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[63]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.183     ; 2.192      ;
; -1.371 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[10]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.185     ; 2.173      ;
; -1.370 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[9]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.185     ; 2.172      ;
; -1.365 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[127]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.197     ; 2.155      ;
; -1.326 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[108]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 2.135      ;
; -1.325 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 2.134      ;
; -1.323 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[101]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 2.134      ;
; -1.320 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 2.108      ;
; -1.318 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[117]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 2.106      ;
; -1.309 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[19]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 2.119      ;
; -1.306 ; async_fifo:FIFO1|fifomem:fifomem|mem~0                                                                                ; LPCE_tx_front:LPCE_tx_front|SeqReg[29]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.246     ; 2.047      ;
; -1.305 ; async_fifo:FIFO1|fifomem:fifomem|mem~0                                                                                ; LPCE_tx_front:LPCE_tx_front|SeqReg[34]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.246     ; 2.046      ;
; -1.301 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[77]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 2.110      ;
; -1.294 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[18]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 2.103      ;
; -1.284 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[44]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.084      ;
; -1.262 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[72]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 2.063      ;
; -1.261 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[99]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.192     ; 2.056      ;
; -1.260 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[100]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.192     ; 2.055      ;
; -1.259 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[73]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 2.060      ;
; -1.257 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[123]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.198     ; 2.046      ;
; -1.247 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.047      ;
; -1.239 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.039      ;
; -1.236 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 2.047      ;
; -1.236 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[120]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 2.045      ;
; -1.235 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[124]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.194     ; 2.028      ;
; -1.231 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 2.182      ;
; -1.227 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.027      ;
; -1.223 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[143]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 2.034      ;
; -1.220 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[136]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 2.030      ;
; -1.219 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[135]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 2.029      ;
; -1.218 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 2.028      ;
; -1.215 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[81]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 2.025      ;
; -1.213 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[51]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.013      ;
; -1.212 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.187     ; 2.012      ;
; -1.210 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[119]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 1.998      ;
; -1.206 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 2.007      ;
; -1.205 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[59]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.184     ; 2.008      ;
; -1.203 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 2.013      ;
; -1.202 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[27]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 2.003      ;
; -1.197 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 1.985      ;
; -1.192 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[75]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 1.993      ;
; -1.190 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 2.000      ;
; -1.189 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.183     ; 1.993      ;
; -1.184 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[103]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.995      ;
; -1.183 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[39]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.994      ;
; -1.175 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.185     ; 1.977      ;
; -1.171 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[37]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.982      ;
; -1.169 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 1.970      ;
; -1.168 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[36]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.979      ;
; -1.166 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 1.967      ;
; -1.162 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[26]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.971      ;
; -1.162 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[23]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.971      ;
; -1.160 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[80]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 1.970      ;
; -1.160 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[67]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.183     ; 1.964      ;
; -1.159 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[33]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 1.960      ;
; -1.157 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[11]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.968      ;
; -1.152 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[122]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.961      ;
; -1.150 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 1.960      ;
; -1.145 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.183     ; 1.949      ;
; -1.142 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[0]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.185     ; 1.944      ;
; -1.141 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[129]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 1.951      ;
; -1.141 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.952      ;
; -1.141 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.950      ;
; -1.141 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[1]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.185     ; 1.943      ;
; -1.137 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[24]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.946      ;
; -1.133 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[60]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 1.943      ;
; -1.118 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[112]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 1.906      ;
; -1.111 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.922      ;
; -1.110 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[8]         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 1.911      ;
; -1.105 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.914      ;
; -1.104 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[96]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.913      ;
; -1.095 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 1.883      ;
; -1.093 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[71]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.186     ; 1.894      ;
; -1.092 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~portb_address_reg0  ; LPCE_tx_front:LPCE_tx_front|SeqReg[16]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.167     ; 1.912      ;
; -1.085 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[125]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.178     ; 1.894      ;
; -1.085 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[116]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.199     ; 1.873      ;
; -1.074 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 1.884      ;
; -1.069 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.177     ; 1.879      ;
; -1.067 ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~portb_address_reg0 ; LPCE_tx_front:LPCE_tx_front|SeqReg[38]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.176     ; 1.878      ;
; -1.065 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[67]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 2.017      ;
; -1.065 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 2.017      ;
; -1.065 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 2.017      ;
; -1.065 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 2.017      ;
; -1.065 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[62]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 2.017      ;
; -1.065 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[61]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 2.017      ;
; -1.065 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[60]        ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 2.017      ;
; -1.062 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[143]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.026     ; 2.023      ;
; -1.062 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[142]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.026     ; 2.023      ;
; -1.062 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[141]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.026     ; 2.023      ;
; -1.062 ; LPCE_tx_front:LPCE_tx_front|StateReg                                                                                  ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]       ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.026     ; 2.023      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'WR_CLK'                                                                                                                                     ;
+--------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.697 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~18    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~19    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~20    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~21    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~22    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~23    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~24    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.647      ;
; -0.693 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~68    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.649      ;
; -0.693 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~69    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.649      ;
; -0.693 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~81    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.649      ;
; -0.693 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~83    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.649      ;
; -0.693 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~84    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.649      ;
; -0.693 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~85    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.649      ;
; -0.693 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~86    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.649      ;
; -0.685 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~57    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~54    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~55    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~56    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~58    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~59    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~60    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.636      ;
; -0.684 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~10    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~11    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~12    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~13    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~14    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.635      ;
; -0.684 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~16    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.635      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~73    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.615      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~17    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.038     ; 1.607      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~70    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.615      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~71    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.615      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~72    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.615      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~74    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.615      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~75    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.615      ;
; -0.658 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~76    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.615      ;
; -0.657 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~33    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.035     ; 1.609      ;
; -0.657 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~34    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.035     ; 1.609      ;
; -0.657 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~35    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.035     ; 1.609      ;
; -0.657 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~36    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.035     ; 1.609      ;
; -0.657 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~37    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.035     ; 1.609      ;
; -0.657 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~38    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.035     ; 1.609      ;
; -0.657 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~39    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.035     ; 1.609      ;
; -0.633 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~110   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.049     ; 1.571      ;
; -0.633 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~114   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.049     ; 1.571      ;
; -0.623 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~113   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.048     ; 1.562      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~15    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~122   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~123   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~124   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~125   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~126   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~127   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~128   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.028     ; 1.555      ;
; -0.594 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~90    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.029     ; 1.552      ;
; -0.594 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~91    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.029     ; 1.552      ;
; -0.594 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~92    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.029     ; 1.552      ;
; -0.594 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~107   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.029     ; 1.552      ;
; -0.594 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~108   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.029     ; 1.552      ;
; -0.594 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~109   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.029     ; 1.552      ;
; -0.594 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~112   ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.029     ; 1.552      ;
; -0.589 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~49    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.043     ; 1.533      ;
; -0.589 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~47    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.043     ; 1.533      ;
; -0.589 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~48    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.043     ; 1.533      ;
; -0.589 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~50    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.043     ; 1.533      ;
; -0.589 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~51    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.043     ; 1.533      ;
; -0.589 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~52    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.043     ; 1.533      ;
; -0.589 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2] ; async_fifo:FIFO1|fifomem:fifomem|mem~53    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.043     ; 1.533      ;
; -0.583 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~18    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~19    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~20    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~21    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~22    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~23    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~24    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.037     ; 1.533      ;
; -0.579 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~68    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.535      ;
; -0.579 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~69    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.535      ;
; -0.579 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~81    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.535      ;
; -0.579 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~83    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.535      ;
; -0.579 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~84    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.535      ;
; -0.579 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~85    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.535      ;
; -0.579 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~86    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.031     ; 1.535      ;
; -0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~57    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.522      ;
; -0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~54    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.522      ;
; -0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~55    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.522      ;
; -0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~56    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.522      ;
; -0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~58    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.522      ;
; -0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~59    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.522      ;
; -0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~60    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.522      ;
; -0.570 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~10    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.521      ;
; -0.570 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~11    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.521      ;
; -0.570 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~12    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.521      ;
; -0.570 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~13    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.521      ;
; -0.570 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~14    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.521      ;
; -0.570 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~16    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.521      ;
; -0.566 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.036     ; 1.517      ;
; -0.544 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~73    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.501      ;
; -0.544 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~17    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.038     ; 1.493      ;
; -0.544 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~70    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.501      ;
; -0.544 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~71    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.501      ;
; -0.544 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull   ; async_fifo:FIFO1|fifomem:fifomem|mem~72    ; WR_CLK       ; WR_CLK      ; 1.000        ; -0.030     ; 1.501      ;
+--------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'WR_CLK'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.169 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.226      ; 0.499      ;
; 0.171 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.226      ; 0.501      ;
; 0.173 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.224      ; 0.501      ;
; 0.176 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.218      ; 0.498      ;
; 0.187 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.226      ; 0.519      ;
; 0.193 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.224      ; 0.521      ;
; 0.193 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.217      ; 0.514      ;
; 0.207 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[0]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.056      ; 0.387      ;
; 0.208 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[1]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.056      ; 0.388      ;
; 0.208 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[2]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.056      ; 0.388      ;
; 0.208 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[3]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.056      ; 0.388      ;
; 0.218 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[4]                                                                        ; Tx_CLKi      ; WR_CLK      ; 0.000        ; 0.056      ; 0.398      ;
; 0.296 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.417      ;
; 0.303 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.224      ; 0.631      ;
; 0.307 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.218      ; 0.629      ;
; 0.315 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.217      ; 0.636      ;
; 0.339 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[4] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[0] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[0]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.460      ;
; 0.345 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.465      ;
; 0.366 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.035      ; 0.485      ;
; 0.374 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.226      ; 0.704      ;
; 0.382 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[1] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.502      ;
; 0.399 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[0] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.519      ;
; 0.421 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.035      ; 0.540      ;
; 0.429 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.549      ;
; 0.464 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[1] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[1]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.584      ;
; 0.478 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[2] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[2]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.598      ;
; 0.489 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.609      ;
; 0.490 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[3] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[3]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.610      ;
; 0.493 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.224      ; 0.821      ;
; 0.497 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq1_rptr[4] ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[4]                                                                        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.617      ;
; 0.498 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.218      ; 0.820      ;
; 0.520 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.640      ;
; 0.524 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.218      ; 0.846      ;
; 0.528 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.217      ; 0.849      ;
; 0.532 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.652      ;
; 0.537 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.657      ;
; 0.543 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.663      ;
; 0.551 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.226      ; 0.881      ;
; 0.555 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.675      ;
; 0.559 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.679      ;
; 0.564 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.035      ; 0.683      ;
; 0.571 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.035      ; 0.690      ;
; 0.575 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.035      ; 0.694      ;
; 0.576 ; async_fifo:FIFO1|sync_r2w:sync_r2w|wq2_rptr[2] ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.696      ;
; 0.590 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.710      ;
; 0.596 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.217      ; 0.917      ;
; 0.673 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.793      ;
; 0.696 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.816      ;
; 0.696 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.816      ;
; 0.700 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.820      ;
; 0.708 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.828      ;
; 0.709 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.829      ;
; 0.721 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.841      ;
; 0.746 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_we_reg        ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.217      ; 1.067      ;
; 0.753 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.224      ; 1.081      ;
; 0.754 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.874      ;
; 0.773 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.228      ; 1.105      ;
; 0.773 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a92~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.226      ; 1.103      ;
; 0.781 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[3]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.901      ;
; 0.783 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.903      ;
; 0.786 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[2]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.906      ;
; 0.800 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[0]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.920      ;
; 0.833 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_we_reg       ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.218      ; 1.155      ;
; 0.840 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.960      ;
; 0.854 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.974      ;
; 0.858 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wptr[1]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.978      ;
; 0.864 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.984      ;
; 0.865 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wfull                                                                            ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 0.985      ;
; 0.936 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 1.056      ;
; 0.940 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 1.060      ;
; 0.944 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[4]                                                                          ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.036      ; 1.064      ;
; 0.968 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_datain_reg0   ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.219      ; 1.291      ;
; 0.968 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a0~porta_address_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.217      ; 1.289      ;
; 0.975 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.226      ; 1.305      ;
; 0.975 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a56~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.224      ; 1.303      ;
; 0.982 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_datain_reg0  ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.220      ; 1.306      ;
; 0.982 ; async_fifo:FIFO1|wptr_full:wptr_full|wfull     ; async_fifo:FIFO1|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_23d1:auto_generated|ram_block1a20~porta_address_reg0 ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.218      ; 1.304      ;
; 1.074 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~97                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.044      ; 1.202      ;
; 1.074 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~93                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.044      ; 1.202      ;
; 1.074 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~94                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.044      ; 1.202      ;
; 1.074 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~95                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.044      ; 1.202      ;
; 1.074 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~96                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.044      ; 1.202      ;
; 1.074 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~98                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.044      ; 1.202      ;
; 1.074 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~99                                                                               ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.044      ; 1.202      ;
; 1.077 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[1]   ; async_fifo:FIFO1|fifomem:fifomem|mem~121                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.045      ; 1.206      ;
; 1.077 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~105                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.022      ; 1.183      ;
; 1.077 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~100                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.022      ; 1.183      ;
; 1.077 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~101                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.022      ; 1.183      ;
; 1.077 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~102                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.022      ; 1.183      ;
; 1.077 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~103                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.022      ; 1.183      ;
; 1.077 ; async_fifo:FIFO1|wptr_full:wptr_full|wbin[0]   ; async_fifo:FIFO1|fifomem:fifomem|mem~104                                                                              ; WR_CLK       ; WR_CLK      ; 0.000        ; 0.022      ; 1.183      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Tx_CLKi'                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; LPCE_tx_front:LPCE_tx_front|StateReg           ; LPCE_tx_front:LPCE_tx_front|StateReg           ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.307      ;
; 0.251 ; LPCE_tx_front:LPCE_tx_front|SeqReg[145]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[146]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; LPCE_tx_front:LPCE_tx_front|SeqReg[150]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[151]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; LPCE_tx_front:LPCE_tx_front|SeqReg[148]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[149]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; LPCE_tx_front:LPCE_tx_front|SeqReg[147]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[148]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.238      ; 0.575      ;
; 0.265 ; async_fifo:FIFO1|fifomem:fifomem|mem~112       ; LPCE_tx_front:LPCE_tx_front|SeqReg[125]        ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.422      ;
; 0.265 ; async_fifo:FIFO1|fifomem:fifomem|mem~71        ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.422      ;
; 0.265 ; async_fifo:FIFO1|fifomem:fifomem|mem~62        ; LPCE_tx_front:LPCE_tx_front|SeqReg[69]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.421      ;
; 0.265 ; async_fifo:FIFO1|fifomem:fifomem|mem~31        ; LPCE_tx_front:LPCE_tx_front|SeqReg[34]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.421      ;
; 0.265 ; async_fifo:FIFO1|fifomem:fifomem|mem~21        ; LPCE_tx_front:LPCE_tx_front|SeqReg[23]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.422      ;
; 0.265 ; async_fifo:FIFO1|fifomem:fifomem|mem~18        ; LPCE_tx_front:LPCE_tx_front|SeqReg[20]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.422      ;
; 0.265 ; async_fifo:FIFO1|fifomem:fifomem|mem~10        ; LPCE_tx_front:LPCE_tx_front|SeqReg[11]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.422      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[135]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[136]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[122]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[120]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[121]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[104]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[105]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[103]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[101]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[102]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[95]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[96]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[94]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[95]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[84]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[80]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[78]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[79]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[56]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[57]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[48]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[28]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[29]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[24]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[23]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[11]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[12]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LPCE_tx_front:LPCE_tx_front|SeqReg[0]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[1]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; async_fifo:FIFO1|fifomem:fifomem|mem~122       ; LPCE_tx_front:LPCE_tx_front|SeqReg[137]        ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.423      ;
; 0.266 ; async_fifo:FIFO1|fifomem:fifomem|mem~102       ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]        ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.422      ;
; 0.266 ; async_fifo:FIFO1|fifomem:fifomem|mem~58        ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.422      ;
; 0.266 ; async_fifo:FIFO1|fifomem:fifomem|mem~50        ; LPCE_tx_front:LPCE_tx_front|SeqReg[56]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.422      ;
; 0.266 ; async_fifo:FIFO1|fifomem:fifomem|mem~42        ; LPCE_tx_front:LPCE_tx_front|SeqReg[47]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.422      ;
; 0.266 ; async_fifo:FIFO1|fifomem:fifomem|mem~26        ; LPCE_tx_front:LPCE_tx_front|SeqReg[29]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.422      ;
; 0.266 ; async_fifo:FIFO1|fifomem:fifomem|mem~3         ; LPCE_tx_front:LPCE_tx_front|SeqReg[3]          ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.422      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[142]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[143]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[132]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[133]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[131]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[132]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[119]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[111]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[110]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[108]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[109]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[106]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[107]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[90]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[91]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[84]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[85]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[83]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[81]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[82]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[74]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[75]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[65]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[63]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[64]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[43]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[32]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[33]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[21]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[22]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[13]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[14]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[9]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[10]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LPCE_tx_front:LPCE_tx_front|SeqReg[6]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[7]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; async_fifo:FIFO1|fifomem:fifomem|mem~124       ; LPCE_tx_front:LPCE_tx_front|SeqReg[139]        ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.424      ;
; 0.267 ; async_fifo:FIFO1|fifomem:fifomem|mem~80        ; LPCE_tx_front:LPCE_tx_front|SeqReg[89]         ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.032      ; 0.423      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[141]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[139]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[140]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[133]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[134]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[93]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[94]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[70]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[71]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[69]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[70]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[66]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[67]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[56]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[54]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[55]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[52]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[53]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[51]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[49]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[50]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[45]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[46]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[41]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[42]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[41]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[39]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[40]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[34]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[35]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[25]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[26]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[20]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[21]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[14]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[15]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; LPCE_tx_front:LPCE_tx_front|SeqReg[7]          ; LPCE_tx_front:LPCE_tx_front|SeqReg[8]          ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; async_fifo:FIFO1|fifomem:fifomem|mem~109       ; LPCE_tx_front:LPCE_tx_front|SeqReg[122]        ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.425      ;
; 0.268 ; async_fifo:FIFO1|fifomem:fifomem|mem~95        ; LPCE_tx_front:LPCE_tx_front|SeqReg[106]        ; WR_CLK       ; Tx_CLKi     ; 0.000        ; 0.033      ; 0.425      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|StateReg           ; LPCE_tx_front:LPCE_tx_front|SeqReg[153]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[139]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[137]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[138]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[129]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[130]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[117]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[118]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[116]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[114]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[115]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[112]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[113]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[105]        ; LPCE_tx_front:LPCE_tx_front|SeqReg[106]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[99]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[100]        ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[97]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[98]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[88]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LPCE_tx_front:LPCE_tx_front|SeqReg[86]         ; LPCE_tx_front:LPCE_tx_front|SeqReg[87]         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.389      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Tx_CLKi'                                                                                                  ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.037 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.989      ;
; -0.037 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.989      ;
; -0.005 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.956      ;
; -0.005 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.956      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.154  ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.035     ; 0.798      ;
; 0.253  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.698      ;
; 0.253  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty  ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.698      ;
; 0.253  ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.698      ;
; 0.253  ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.698      ;
; 0.253  ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.698      ;
; 0.253  ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; -0.036     ; 0.698      ;
; 0.446  ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; 0.157      ; 0.698      ;
; 0.446  ; Tx_RST    ; async_fifo:FIFO1|fifomem:fifomem|mem~0         ; Tx_CLKi      ; Tx_CLKi     ; 1.000        ; 0.157      ; 0.698      ;
+--------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Tx_CLKi'                                                                                                  ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.238      ; 0.625      ;
; 0.303 ; Tx_RST    ; async_fifo:FIFO1|fifomem:fifomem|mem~0         ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.238      ; 0.625      ;
; 0.505 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rempty  ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.625      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rbin[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq2_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[4] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.703      ;
; 0.725 ; Tx_RST    ; async_fifo:FIFO1|rptr_empty:rptr_empty|rptr[0] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[2] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.036      ; 0.845      ;
; 0.743 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[1] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.864      ;
; 0.743 ; Tx_RST    ; async_fifo:FIFO1|sync_w2r:sync_w2r|rq1_wptr[3] ; Tx_CLKi      ; Tx_CLKi     ; 0.000        ; 0.037      ; 0.864      ;
+-------+-----------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.300    ; 0.169 ; -1.255   ; 0.303   ; -3.201              ;
;  Tx_CLKi         ; -5.300    ; 0.186 ; -1.255   ; 0.303   ; -3.201              ;
;  WR_CLK          ; -2.936    ; 0.169 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -1101.002 ; 0.0   ; -17.109  ; 0.0     ; -553.874            ;
;  Tx_CLKi         ; -715.083  ; 0.000 ; -17.109  ; 0.000   ; -292.386            ;
;  WR_CLK          ; -385.919  ; 0.000 ; N/A      ; N/A     ; -261.488            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LPCE_DATo     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LPCE_CLKo     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Tx_CLKi                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_RSTn                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_EN                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_CLK                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[127]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[126]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[125]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[124]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[123]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[122]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[121]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[120]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[119]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[118]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[117]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[116]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[115]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[114]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[113]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[112]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[111]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[110]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[109]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[108]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[107]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[106]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[105]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[104]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[103]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[102]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[101]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[100]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[99]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[98]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[97]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[96]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[95]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[94]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[93]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[92]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[91]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[90]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[89]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[88]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[87]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[86]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[85]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[84]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[83]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[82]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[81]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[80]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[79]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[78]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[77]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[76]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[75]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[74]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[73]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[72]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[71]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[70]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[69]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[68]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[67]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[66]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[65]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[64]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[63]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[62]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[61]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[60]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[59]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[58]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[57]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[56]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[55]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[54]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[53]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[52]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[51]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[50]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[49]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[48]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[47]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[46]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[45]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[44]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[43]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[42]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[41]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[40]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[39]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[38]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[37]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[36]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[35]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[34]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[33]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[32]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WR_DATA[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LPCE_DATo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LPCE_CLKo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LPCE_DATo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LPCE_CLKo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LPCE_DATo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LPCE_CLKo     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Tx_CLKi    ; Tx_CLKi  ; 985      ; 0        ; 0        ; 0        ;
; WR_CLK     ; Tx_CLKi  ; 149      ; 0        ; 0        ; 0        ;
; Tx_CLKi    ; WR_CLK   ; 5        ; 0        ; 0        ; 0        ;
; WR_CLK     ; WR_CLK   ; 752      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Tx_CLKi    ; Tx_CLKi  ; 985      ; 0        ; 0        ; 0        ;
; WR_CLK     ; Tx_CLKi  ; 149      ; 0        ; 0        ; 0        ;
; Tx_CLKi    ; WR_CLK   ; 5        ; 0        ; 0        ; 0        ;
; WR_CLK     ; WR_CLK   ; 752      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Tx_CLKi    ; Tx_CLKi  ; 21       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Tx_CLKi    ; Tx_CLKi  ; 21       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 131   ; 131  ;
; Unconstrained Input Port Paths  ; 428   ; 428  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; Tx_CLKi ; Tx_CLKi ; Base ; Constrained ;
; WR_CLK  ; WR_CLK  ; Base ; Constrained ;
+---------+---------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Tx_CLKi      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[32]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[33]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[34]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[35]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[36]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[37]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[38]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[39]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[40]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[41]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[42]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[43]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[44]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[45]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[46]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[47]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[48]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[49]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[50]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[51]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[52]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[53]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[54]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[55]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[56]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[57]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[58]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[59]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[60]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[61]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[62]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[63]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[64]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[65]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[66]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[67]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[68]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[69]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[70]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[71]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[72]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[73]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[74]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[75]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[76]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[77]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[78]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[79]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[80]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[81]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[82]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[83]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[84]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[85]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[86]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[87]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[88]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[89]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[90]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[91]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[92]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[93]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[94]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[95]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[96]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[97]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[98]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[99]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[100] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[101] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[102] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[103] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[104] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[105] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[106] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[107] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[108] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[109] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[110] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[111] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[112] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[113] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[114] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[115] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[116] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[117] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[118] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[119] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[120] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[121] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[122] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[123] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[124] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[125] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[126] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[127] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_EN        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_RSTn      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LPCE_CLKo   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LPCE_DATo   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Tx_CLKi      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[32]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[33]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[34]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[35]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[36]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[37]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[38]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[39]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[40]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[41]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[42]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[43]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[44]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[45]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[46]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[47]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[48]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[49]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[50]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[51]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[52]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[53]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[54]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[55]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[56]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[57]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[58]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[59]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[60]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[61]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[62]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[63]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[64]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[65]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[66]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[67]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[68]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[69]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[70]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[71]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[72]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[73]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[74]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[75]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[76]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[77]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[78]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[79]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[80]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[81]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[82]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[83]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[84]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[85]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[86]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[87]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[88]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[89]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[90]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[91]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[92]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[93]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[94]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[95]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[96]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[97]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[98]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[99]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[100] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[101] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[102] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[103] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[104] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[105] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[106] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[107] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[108] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[109] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[110] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[111] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[112] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[113] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[114] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[115] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[116] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[117] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[118] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[119] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[120] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[121] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[122] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[123] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[124] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[125] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[126] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_DATA[127] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_EN        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_RSTn      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LPCE_CLKo   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LPCE_DATo   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat May 01 13:37:57 2021
Info: Command: quartus_sta LPCE_Tx -c LPCE_Tx
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LPCE_Tx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Tx_CLKi Tx_CLKi
    Info (332105): create_clock -period 1.000 -name WR_CLK WR_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.300            -715.083 Tx_CLKi 
    Info (332119):    -2.936            -385.919 WR_CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 WR_CLK 
    Info (332119):     0.453               0.000 Tx_CLKi 
Info (332146): Worst-case recovery slack is -1.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.255             -17.109 Tx_CLKi 
Info (332146): Worst-case removal slack is 0.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.652               0.000 Tx_CLKi 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -292.386 Tx_CLKi 
    Info (332119):    -3.201            -261.488 WR_CLK 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.813            -644.932 Tx_CLKi 
    Info (332119):    -2.681            -348.969 WR_CLK 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 Tx_CLKi 
    Info (332119):     0.401               0.000 WR_CLK 
Info (332146): Worst-case recovery slack is -1.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.092             -13.600 Tx_CLKi 
Info (332146): Worst-case removal slack is 0.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.577               0.000 Tx_CLKi 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -292.386 Tx_CLKi 
    Info (332119):    -3.201            -261.488 WR_CLK 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.621            -180.851 Tx_CLKi 
    Info (332119):    -0.697             -77.572 WR_CLK 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 WR_CLK 
    Info (332119):     0.186               0.000 Tx_CLKi 
Info (332146): Worst-case recovery slack is -0.037
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.037              -0.084 Tx_CLKi 
Info (332146): Worst-case removal slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 Tx_CLKi 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -205.727 Tx_CLKi 
    Info (332119):    -3.000            -174.205 WR_CLK 
Info (332114): Report Metastability: Found 11 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Sat May 01 13:37:59 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


