Timing Analyzer report for rx
Mon Dec 30 17:35:38 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Frequency_Scaling:inst1|adc_clk_out'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'Frequency_Scaling:inst1|adc_clk_out'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'Frequency_Scaling:inst1|adc_clk_out'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'Frequency_Scaling:inst1|adc_clk_out'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'Frequency_Scaling:inst1|adc_clk_out'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'Frequency_Scaling:inst1|adc_clk_out'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rx                                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-4         ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; Frequency_Scaling:inst1|adc_clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Frequency_Scaling:inst1|adc_clk_out } ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 349.41 MHz ; 349.41 MHz      ; Frequency_Scaling:inst1|adc_clk_out ;                                                               ;
; 484.5 MHz  ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Frequency_Scaling:inst1|adc_clk_out ; -1.862 ; -43.760       ;
; clk                                 ; -1.080 ; -1.092        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Frequency_Scaling:inst1|adc_clk_out ; 0.343 ; 0.000         ;
; clk                                 ; 0.356 ; 0.000         ;
+-------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -7.000        ;
; Frequency_Scaling:inst1|adc_clk_out ; -1.000 ; -31.000       ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Frequency_Scaling:inst1|adc_clk_out'                                                                                                                     ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.862 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.781      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.766 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.685      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.760 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.679      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.712 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.631      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.610 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.529      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.576 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.495      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.474 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.393      ;
; -1.463 ; uart_rx:inst|counter[5]  ; uart_rx:inst|state.PARTIY_BIT ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.396      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.462 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.719      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.446 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.076     ; 2.365      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.439 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.262      ; 2.696      ;
; -1.435 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.368      ;
; -1.435 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.368      ;
; -1.434 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.367      ;
; -1.425 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[5]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.358      ;
; -1.417 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[0]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.350      ;
; -1.417 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[4]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.350      ;
; -1.417 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[5]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.350      ;
; -1.411 ; uart_rx:inst|counter[4]  ; uart_rx:inst|state.PARTIY_BIT ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.344      ;
; -1.407 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[0]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.340      ;
; -1.406 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.339      ;
; -1.405 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[4]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.338      ;
; -1.404 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.337      ;
; -1.358 ; uart_rx:inst|counter[4]  ; uart_rx:inst|state.READ_BIT   ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.291      ;
; -1.347 ; uart_rx:inst|counter[5]  ; uart_rx:inst|state.READ_BIT   ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.280      ;
; -1.328 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.261      ;
; -1.328 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.261      ;
; -1.327 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.260      ;
; -1.324 ; uart_rx:inst|counter[2]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.062     ; 2.257      ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                        ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.080 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 0.500        ; 2.273      ; 4.037      ;
; -1.064 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.064     ; 1.995      ;
; -0.952 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.064     ; 1.883      ;
; -0.826 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.064     ; 1.757      ;
; -0.772 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 1.000        ; 2.273      ; 4.229      ;
; -0.012 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.943      ;
; 0.081  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.850      ;
; 0.084  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.847      ;
; 0.272  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[0] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.064     ; 0.659      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Frequency_Scaling:inst1|adc_clk_out'                                                                                                                                  ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.343 ; uart_rx:inst|state.IDLE           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; uart_rx:inst|data_bit_recieved[2] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.077      ; 0.577      ;
; 0.358 ; uart_rx:inst|led                  ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.577      ;
; 0.438 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.657      ;
; 0.445 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[7]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.002      ;
; 0.446 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[6]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.003      ;
; 0.448 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[4]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.005      ;
; 0.450 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[1]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.007      ;
; 0.450 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[0]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.007      ;
; 0.452 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[5]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.009      ;
; 0.452 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.035      ;
; 0.453 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[3]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.010      ;
; 0.453 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[2]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.400      ; 1.010      ;
; 0.520 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.103      ;
; 0.522 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.105      ;
; 0.579 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.798      ;
; 0.588 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.807      ;
; 0.590 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.809      ;
; 0.592 ; uart_rx:inst|r_rx_msg[1]          ; uart_rx:inst|r_rx_msg[2]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.076      ; 0.825      ;
; 0.592 ; uart_rx:inst|r_rx_msg[5]          ; uart_rx:inst|r_rx_msg[6]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.076      ; 0.825      ;
; 0.595 ; uart_rx:inst|r_rx_msg[4]          ; uart_rx:inst|r_rx_msg[5]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.076      ; 0.828      ;
; 0.636 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.855      ;
; 0.636 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.855      ;
; 0.665 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.884      ;
; 0.666 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.885      ;
; 0.666 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.885      ;
; 0.670 ; uart_rx:inst|state.START          ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.253      ;
; 0.711 ; uart_rx:inst|r_rx_msg[4]          ; uart_rx:inst|rx_msg[4]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 0.605      ;
; 0.713 ; uart_rx:inst|r_rx_msg[5]          ; uart_rx:inst|rx_msg[5]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 0.607      ;
; 0.715 ; uart_rx:inst|r_rx_msg[1]          ; uart_rx:inst|rx_msg[1]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 0.609      ;
; 0.730 ; uart_rx:inst|r_rx_msg[6]          ; uart_rx:inst|r_rx_msg[7]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.076      ; 0.963      ;
; 0.733 ; uart_rx:inst|r_rx_msg[0]          ; uart_rx:inst|r_rx_msg[1]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.076      ; 0.966      ;
; 0.737 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.956      ;
; 0.741 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 0.960      ;
; 0.747 ; uart_rx:inst|r_rx_msg[3]          ; uart_rx:inst|r_rx_msg[4]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.076      ; 0.980      ;
; 0.754 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.337      ;
; 0.827 ; uart_rx:inst|r_rx_msg[2]          ; uart_rx:inst|r_rx_msg[3]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.076      ; 1.060      ;
; 0.846 ; uart_rx:inst|counter[4]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.429      ;
; 0.861 ; uart_rx:inst|r_rx_msg[0]          ; uart_rx:inst|rx_msg[0]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 0.755      ;
; 0.862 ; uart_rx:inst|r_rx_msg[6]          ; uart_rx:inst|rx_msg[6]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 0.756      ;
; 0.863 ; uart_rx:inst|r_rx_msg[3]          ; uart_rx:inst|rx_msg[3]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 0.757      ;
; 0.874 ; uart_rx:inst|state.START          ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.093      ;
; 0.879 ; uart_rx:inst|state.STOP           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.098      ;
; 0.915 ; uart_rx:inst|counter[0]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.498      ;
; 0.942 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.525      ;
; 0.944 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.163      ;
; 0.977 ; uart_rx:inst|state.STOP           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.560      ;
; 0.979 ; uart_rx:inst|counter[5]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.198      ;
; 0.983 ; uart_rx:inst|state.IDLE           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.287     ; 0.853      ;
; 1.027 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.246      ;
; 1.045 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.628      ;
; 1.071 ; uart_rx:inst|rx_msg[7]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.290      ;
; 1.094 ; uart_rx:inst|counter[4]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.313      ;
; 1.095 ; uart_rx:inst|rx_msg[5]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.314      ;
; 1.100 ; uart_rx:inst|counter[0]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.319      ;
; 1.109 ; uart_rx:inst|counter[5]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.692      ;
; 1.114 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.333      ;
; 1.115 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.334      ;
; 1.118 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.337      ;
; 1.119 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.338      ;
; 1.122 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.341      ;
; 1.138 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.721      ;
; 1.148 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.367      ;
; 1.163 ; uart_rx:inst|r_rx_msg[7]          ; uart_rx:inst|rx_msg[7]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 1.057      ;
; 1.182 ; uart_rx:inst|counter[4]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.401      ;
; 1.184 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.403      ;
; 1.185 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.404      ;
; 1.191 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.410      ;
; 1.192 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.411      ;
; 1.192 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.411      ;
; 1.193 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.412      ;
; 1.194 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.413      ;
; 1.202 ; uart_rx:inst|r_rx_msg[2]          ; uart_rx:inst|rx_msg[2]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.263     ; 1.096      ;
; 1.202 ; uart_rx:inst|counter[0]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.785      ;
; 1.210 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.429      ;
; 1.223 ; uart_rx:inst|rx_msg[2]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.442      ;
; 1.223 ; uart_rx:inst|state.START          ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.442      ;
; 1.223 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.442      ;
; 1.223 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.442      ;
; 1.224 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.443      ;
; 1.234 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.453      ;
; 1.235 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.454      ;
; 1.235 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.454      ;
; 1.241 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.460      ;
; 1.248 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.467      ;
; 1.255 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.474      ;
; 1.258 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.477      ;
; 1.271 ; uart_rx:inst|counter[3]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.490      ;
; 1.273 ; uart_rx:inst|counter[1]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.492      ;
; 1.287 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.506      ;
; 1.288 ; uart_rx:inst|rx_msg[6]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.507      ;
; 1.293 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.512      ;
; 1.294 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.513      ;
; 1.294 ; uart_rx:inst|counter[1]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.426      ; 1.877      ;
; 1.302 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.521      ;
; 1.305 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.062      ; 1.524      ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.356 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[0] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.580      ;
; 0.528 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.749      ;
; 0.530 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.751      ;
; 0.560 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.064      ; 0.781      ;
; 1.133 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 0.000        ; 2.359      ; 3.878      ;
; 1.310 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.064      ; 1.531      ;
; 1.406 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.064      ; 1.627      ;
; 1.494 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; -0.500       ; 2.359      ; 3.739      ;
; 1.522 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.064      ; 1.743      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 384.76 MHz ; 384.76 MHz      ; Frequency_Scaling:inst1|adc_clk_out ;                                                               ;
; 531.07 MHz ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Frequency_Scaling:inst1|adc_clk_out ; -1.599 ; -36.576       ;
; clk                                 ; -0.997 ; -0.997        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Frequency_Scaling:inst1|adc_clk_out ; 0.300 ; 0.000         ;
; clk                                 ; 0.311 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -7.000        ;
; Frequency_Scaling:inst1|adc_clk_out ; -1.000 ; -31.000       ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Frequency_Scaling:inst1|adc_clk_out'                                                                                                                      ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.599 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.528      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.512 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.441      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.508 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.437      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.435 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.364      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.370 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.299      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.344 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.273      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.256 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.185      ;
; -1.212 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.152      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.212 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.442      ;
; -1.211 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.151      ;
; -1.211 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.151      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.208 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.235      ; 2.438      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.196 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.066     ; 2.125      ;
; -1.189 ; uart_rx:inst|counter[5]  ; uart_rx:inst|state.PARTIY_BIT ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.129      ;
; -1.187 ; uart_rx:inst|counter[4]  ; uart_rx:inst|state.PARTIY_BIT ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.127      ;
; -1.178 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[0]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.118      ;
; -1.176 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[4]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.116      ;
; -1.176 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[5]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.116      ;
; -1.148 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[4]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.088      ;
; -1.148 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[5]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.088      ;
; -1.147 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[0]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.087      ;
; -1.147 ; uart_rx:inst|counter[4]  ; uart_rx:inst|state.READ_BIT   ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.087      ;
; -1.141 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.081      ;
; -1.140 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.080      ;
; -1.140 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.080      ;
; -1.102 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.042      ;
; -1.101 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.041      ;
; -1.101 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.041      ;
; -1.097 ; uart_rx:inst|counter[5]  ; uart_rx:inst|state.READ_BIT   ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.037      ;
; -1.092 ; uart_rx:inst|counter[3]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.055     ; 2.032      ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.997 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 0.500        ; 2.053      ; 3.715      ;
; -0.883 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.056     ; 1.822      ;
; -0.743 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.056     ; 1.682      ;
; -0.663 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.056     ; 1.602      ;
; -0.537 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 1.000        ; 2.053      ; 3.755      ;
; 0.096  ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.843      ;
; 0.180  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.759      ;
; 0.183  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.756      ;
; 0.356  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[0] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.056     ; 0.583      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Frequency_Scaling:inst1|adc_clk_out'                                                                                                                                   ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.300 ; uart_rx:inst|state.IDLE           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; uart_rx:inst|data_bit_recieved[2] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; uart_rx:inst|led                  ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.511      ;
; 0.384 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.583      ;
; 0.423 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[7]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.923      ;
; 0.424 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 0.949      ;
; 0.425 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[6]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.925      ;
; 0.433 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[4]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.933      ;
; 0.435 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[1]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.935      ;
; 0.435 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[0]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.935      ;
; 0.438 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[5]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.938      ;
; 0.438 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[3]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.938      ;
; 0.439 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[2]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.356      ; 0.939      ;
; 0.467 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 0.992      ;
; 0.468 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 0.993      ;
; 0.520 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.719      ;
; 0.526 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.725      ;
; 0.528 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.727      ;
; 0.532 ; uart_rx:inst|r_rx_msg[1]          ; uart_rx:inst|r_rx_msg[2]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.066      ; 0.742      ;
; 0.534 ; uart_rx:inst|r_rx_msg[5]          ; uart_rx:inst|r_rx_msg[6]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.066      ; 0.744      ;
; 0.535 ; uart_rx:inst|r_rx_msg[4]          ; uart_rx:inst|r_rx_msg[5]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.066      ; 0.745      ;
; 0.568 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.767      ;
; 0.568 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.767      ;
; 0.594 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.793      ;
; 0.594 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.793      ;
; 0.594 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.793      ;
; 0.614 ; uart_rx:inst|state.START          ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.139      ;
; 0.639 ; uart_rx:inst|r_rx_msg[4]          ; uart_rx:inst|rx_msg[4]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 0.547      ;
; 0.642 ; uart_rx:inst|r_rx_msg[5]          ; uart_rx:inst|rx_msg[5]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 0.550      ;
; 0.645 ; uart_rx:inst|r_rx_msg[1]          ; uart_rx:inst|rx_msg[1]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 0.553      ;
; 0.662 ; uart_rx:inst|r_rx_msg[6]          ; uart_rx:inst|r_rx_msg[7]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.066      ; 0.872      ;
; 0.669 ; uart_rx:inst|r_rx_msg[0]          ; uart_rx:inst|r_rx_msg[1]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.066      ; 0.879      ;
; 0.678 ; uart_rx:inst|r_rx_msg[3]          ; uart_rx:inst|r_rx_msg[4]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.066      ; 0.888      ;
; 0.680 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.879      ;
; 0.682 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.881      ;
; 0.685 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.210      ;
; 0.764 ; uart_rx:inst|r_rx_msg[2]          ; uart_rx:inst|r_rx_msg[3]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.066      ; 0.974      ;
; 0.774 ; uart_rx:inst|r_rx_msg[0]          ; uart_rx:inst|rx_msg[0]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 0.682      ;
; 0.776 ; uart_rx:inst|r_rx_msg[6]          ; uart_rx:inst|rx_msg[6]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 0.684      ;
; 0.781 ; uart_rx:inst|r_rx_msg[3]          ; uart_rx:inst|rx_msg[3]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 0.689      ;
; 0.781 ; uart_rx:inst|counter[4]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.306      ;
; 0.790 ; uart_rx:inst|state.START          ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.989      ;
; 0.792 ; uart_rx:inst|state.STOP           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 0.991      ;
; 0.833 ; uart_rx:inst|counter[0]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.358      ;
; 0.864 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.063      ;
; 0.870 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.395      ;
; 0.882 ; uart_rx:inst|state.IDLE           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.259     ; 0.767      ;
; 0.888 ; uart_rx:inst|counter[5]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.087      ;
; 0.900 ; uart_rx:inst|state.STOP           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.425      ;
; 0.928 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.127      ;
; 0.941 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.466      ;
; 0.949 ; uart_rx:inst|rx_msg[7]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.056      ; 1.149      ;
; 0.976 ; uart_rx:inst|counter[0]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.175      ;
; 0.984 ; uart_rx:inst|counter[4]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.183      ;
; 0.996 ; uart_rx:inst|rx_msg[5]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.056      ; 1.196      ;
; 1.000 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.199      ;
; 1.001 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.200      ;
; 1.004 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.203      ;
; 1.005 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.204      ;
; 1.008 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.207      ;
; 1.024 ; uart_rx:inst|counter[5]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.549      ;
; 1.034 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.559      ;
; 1.035 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.234      ;
; 1.061 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.260      ;
; 1.062 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.261      ;
; 1.063 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.262      ;
; 1.066 ; uart_rx:inst|r_rx_msg[7]          ; uart_rx:inst|rx_msg[7]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 0.974      ;
; 1.068 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.267      ;
; 1.069 ; uart_rx:inst|counter[0]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.594      ;
; 1.069 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.268      ;
; 1.070 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.269      ;
; 1.078 ; uart_rx:inst|counter[4]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.277      ;
; 1.084 ; uart_rx:inst|rx_msg[2]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.056      ; 1.284      ;
; 1.099 ; uart_rx:inst|r_rx_msg[2]          ; uart_rx:inst|rx_msg[2]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.236     ; 1.007      ;
; 1.099 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.298      ;
; 1.106 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.305      ;
; 1.106 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.305      ;
; 1.107 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.306      ;
; 1.112 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.311      ;
; 1.116 ; uart_rx:inst|state.START          ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.315      ;
; 1.120 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.319      ;
; 1.121 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.320      ;
; 1.121 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.320      ;
; 1.130 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.329      ;
; 1.132 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.331      ;
; 1.138 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.337      ;
; 1.145 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.344      ;
; 1.153 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.352      ;
; 1.156 ; uart_rx:inst|counter[1]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.381      ; 1.681      ;
; 1.157 ; uart_rx:inst|counter[3]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.356      ;
; 1.161 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.360      ;
; 1.161 ; uart_rx:inst|counter[1]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.360      ;
; 1.167 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; uart_rx:inst|rx_msg[0]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.056      ; 1.367      ;
; 1.169 ; uart_rx:inst|rx_msg[6]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.056      ; 1.369      ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.311 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[0] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.519      ;
; 0.478 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.678      ;
; 0.479 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.679      ;
; 0.504 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.056      ; 0.704      ;
; 0.962 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 0.000        ; 2.128      ; 3.444      ;
; 1.162 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.056      ; 1.362      ;
; 1.248 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.056      ; 1.448      ;
; 1.374 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.056      ; 1.574      ;
; 1.454 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; -0.500       ; 2.128      ; 3.436      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Frequency_Scaling:inst1|adc_clk_out ; -0.600 ; -10.668       ;
; clk                                 ; -0.165 ; -0.165        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Frequency_Scaling:inst1|adc_clk_out ; 0.180 ; 0.000         ;
; clk                                 ; 0.185 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -7.388        ;
; Frequency_Scaling:inst1|adc_clk_out ; -1.000 ; -31.000       ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Frequency_Scaling:inst1|adc_clk_out'                                                                                                                      ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.600 ; uart_rx:inst|r_rx_msg[2] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.544      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.537 ; uart_rx:inst|r_rx_msg[4] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.481      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.535 ; uart_rx:inst|r_rx_msg[3] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.479      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.511 ; uart_rx:inst|r_rx_msg[0] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.455      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.453 ; uart_rx:inst|r_rx_msg[6] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.397      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.438 ; uart_rx:inst|r_rx_msg[1] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.382      ;
; -0.380 ; uart_rx:inst|counter[5]  ; uart_rx:inst|state.PARTIY_BIT ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.331      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.378 ; uart_rx:inst|r_rx_msg[5] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.322      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.374 ; uart_rx:inst|counter[5]  ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.501      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.371 ; uart_rx:inst|r_rx_msg[7] ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.043     ; 1.315      ;
; -0.361 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[5]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.312      ;
; -0.359 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.310      ;
; -0.359 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.310      ;
; -0.359 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.310      ;
; -0.359 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[4]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.310      ;
; -0.359 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[5]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.310      ;
; -0.358 ; uart_rx:inst|counter[5]  ; uart_rx:inst|counter[0]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.309      ;
; -0.348 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.345 ; uart_rx:inst|counter[4]  ; uart_rx:inst|state.PARTIY_BIT ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.296      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[6]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[5]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[4]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[3]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[2]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[1]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[0]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.339 ; uart_rx:inst|counter[4]  ; uart_rx:inst|r_rx_msg[7]      ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; 0.140      ; 1.466      ;
; -0.325 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.276      ;
; -0.325 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[2]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.276      ;
; -0.325 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[4]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.276      ;
; -0.324 ; uart_rx:inst|counter[0]  ; uart_rx:inst|counter[0]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.275      ;
; -0.316 ; uart_rx:inst|counter[5]  ; uart_rx:inst|state.READ_BIT   ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.302 ; uart_rx:inst|counter[2]  ; uart_rx:inst|counter[5]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.289 ; uart_rx:inst|counter[2]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.240      ;
; -0.284 ; uart_rx:inst|counter[4]  ; uart_rx:inst|state.READ_BIT   ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.235      ;
; -0.284 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[1]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.235      ;
; -0.283 ; uart_rx:inst|counter[4]  ; uart_rx:inst|counter[3]       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 1.000        ; -0.036     ; 1.234      ;
+--------+--------------------------+-------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.165 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.038     ; 1.114      ;
; -0.113 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 0.500        ; 1.583      ; 2.278      ;
; -0.104 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.038     ; 1.053      ;
; -0.039 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.988      ;
; 0.153  ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 1.000        ; 1.583      ; 2.512      ;
; 0.431  ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.518      ;
; 0.483  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.466      ;
; 0.484  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.465      ;
; 0.590  ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[0] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 1.000        ; -0.038     ; 0.359      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Frequency_Scaling:inst1|adc_clk_out'                                                                                                                                   ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.180 ; uart_rx:inst|state.IDLE           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:inst|data_bit_recieved[2] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; uart_rx:inst|led                  ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.227 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[4]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.530      ;
; 0.228 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.545      ;
; 0.229 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[1]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.532      ;
; 0.230 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[0]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.533      ;
; 0.231 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[7]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.534      ;
; 0.232 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[6]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.535      ;
; 0.232 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[5]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.535      ;
; 0.232 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[3]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.535      ;
; 0.234 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|r_rx_msg[2]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.219      ; 0.537      ;
; 0.238 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.358      ;
; 0.278 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.595      ;
; 0.279 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.596      ;
; 0.311 ; uart_rx:inst|state.PARTIY_BIT     ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; uart_rx:inst|r_rx_msg[5]          ; uart_rx:inst|r_rx_msg[6]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.445      ;
; 0.320 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; uart_rx:inst|r_rx_msg[1]          ; uart_rx:inst|r_rx_msg[2]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.447      ;
; 0.321 ; uart_rx:inst|r_rx_msg[4]          ; uart_rx:inst|r_rx_msg[5]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.448      ;
; 0.345 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.465      ;
; 0.358 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.478      ;
; 0.359 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.479      ;
; 0.359 ; uart_rx:inst|state.STOP           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.479      ;
; 0.359 ; uart_rx:inst|state.START          ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.676      ;
; 0.378 ; uart_rx:inst|r_rx_msg[4]          ; uart_rx:inst|rx_msg[4]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.321      ;
; 0.379 ; uart_rx:inst|r_rx_msg[5]          ; uart_rx:inst|rx_msg[5]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.322      ;
; 0.381 ; uart_rx:inst|r_rx_msg[1]          ; uart_rx:inst|rx_msg[1]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.324      ;
; 0.383 ; uart_rx:inst|state.READ_BIT       ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.503      ;
; 0.386 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; uart_rx:inst|r_rx_msg[6]          ; uart_rx:inst|r_rx_msg[7]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.514      ;
; 0.389 ; uart_rx:inst|r_rx_msg[0]          ; uart_rx:inst|r_rx_msg[1]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.516      ;
; 0.397 ; uart_rx:inst|r_rx_msg[3]          ; uart_rx:inst|r_rx_msg[4]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.524      ;
; 0.411 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.728      ;
; 0.433 ; uart_rx:inst|r_rx_msg[2]          ; uart_rx:inst|r_rx_msg[3]          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.043      ; 0.560      ;
; 0.444 ; uart_rx:inst|counter[4]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.761      ;
; 0.455 ; uart_rx:inst|r_rx_msg[3]          ; uart_rx:inst|rx_msg[3]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.398      ;
; 0.456 ; uart_rx:inst|r_rx_msg[0]          ; uart_rx:inst|rx_msg[0]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.399      ;
; 0.456 ; uart_rx:inst|r_rx_msg[6]          ; uart_rx:inst|rx_msg[6]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.399      ;
; 0.466 ; uart_rx:inst|state.START          ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.586      ;
; 0.478 ; uart_rx:inst|state.STOP           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.598      ;
; 0.485 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.802      ;
; 0.488 ; uart_rx:inst|counter[0]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.805      ;
; 0.494 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.614      ;
; 0.509 ; uart_rx:inst|counter[5]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.629      ;
; 0.511 ; uart_rx:inst|state.STOP           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.828      ;
; 0.528 ; uart_rx:inst|state.IDLE           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.154     ; 0.458      ;
; 0.562 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.682      ;
; 0.568 ; uart_rx:inst|rx_msg[7]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.688      ;
; 0.573 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.890      ;
; 0.575 ; uart_rx:inst|rx_msg[5]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.695      ;
; 0.584 ; uart_rx:inst|counter[5]           ; uart_rx:inst|state.IDLE           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.901      ;
; 0.587 ; uart_rx:inst|counter[4]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.707      ;
; 0.604 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.921      ;
; 0.606 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.726      ;
; 0.607 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; uart_rx:inst|r_rx_msg[7]          ; uart_rx:inst|rx_msg[7]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.551      ;
; 0.610 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.730      ;
; 0.610 ; uart_rx:inst|counter[0]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.730      ;
; 0.614 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.734      ;
; 0.615 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.735      ;
; 0.615 ; uart_rx:inst|counter[2]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.735      ;
; 0.623 ; uart_rx:inst|counter[4]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.743      ;
; 0.630 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.750      ;
; 0.631 ; uart_rx:inst|r_rx_msg[2]          ; uart_rx:inst|rx_msg[2]            ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; -0.141     ; 0.574      ;
; 0.640 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.760      ;
; 0.653 ; uart_rx:inst|rx_msg[2]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.773      ;
; 0.654 ; uart_rx:inst|state.START          ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.774      ;
; 0.656 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.776      ;
; 0.658 ; uart_rx:inst|data_bit_recieved[1] ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.778      ;
; 0.661 ; uart_rx:inst|counter[1]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.781      ;
; 0.661 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.781      ;
; 0.663 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.783      ;
; 0.664 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.785      ;
; 0.666 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[4]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[5]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.786      ;
; 0.667 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.787      ;
; 0.667 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.787      ;
; 0.667 ; uart_rx:inst|state.START          ; uart_rx:inst|counter[2]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.787      ;
; 0.668 ; uart_rx:inst|counter[3]           ; uart_rx:inst|counter[3]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; uart_rx:inst|data_bit_recieved[0] ; uart_rx:inst|state.PARTIY_BIT     ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.788      ;
; 0.670 ; uart_rx:inst|counter[1]           ; uart_rx:inst|counter[1]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.790      ;
; 0.673 ; uart_rx:inst|counter[0]           ; uart_rx:inst|counter[0]           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.793      ;
; 0.674 ; uart_rx:inst|counter[0]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 0.991      ;
; 0.684 ; uart_rx:inst|rx_msg[6]            ; uart_rx:inst|led                  ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.804      ;
; 0.690 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[0] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.810      ;
; 0.692 ; uart_rx:inst|counter[1]           ; uart_rx:inst|data_bit_recieved[2] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.233      ; 1.009      ;
; 0.694 ; uart_rx:inst|counter[2]           ; uart_rx:inst|data_bit_recieved[1] ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.814      ;
; 0.709 ; uart_rx:inst|counter[5]           ; uart_rx:inst|state.START          ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.829      ;
; 0.710 ; uart_rx:inst|counter[3]           ; uart_rx:inst|state.STOP           ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.830      ;
; 0.711 ; uart_rx:inst|counter[2]           ; uart_rx:inst|state.READ_BIT       ; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 0.000        ; 0.036      ; 0.831      ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.185 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[0] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.274 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.396      ;
; 0.274 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|s_clk_counter[1] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.396      ;
; 0.298 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|s_clk_counter[2] ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.420      ;
; 0.436 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; 0.000        ; 1.635      ; 2.290      ;
; 0.687 ; Frequency_Scaling:inst1|s_clk_counter[1] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.809      ;
; 0.707 ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out      ; Frequency_Scaling:inst1|adc_clk_out ; clk         ; -0.500       ; 1.635      ; 2.061      ;
; 0.740 ; Frequency_Scaling:inst1|s_clk_counter[2] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.862      ;
; 0.801 ; Frequency_Scaling:inst1|s_clk_counter[0] ; Frequency_Scaling:inst1|adc_clk_out      ; clk                                 ; clk         ; 0.000        ; 0.038      ; 0.923      ;
+-------+------------------------------------------+------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; -1.862  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  Frequency_Scaling:inst1|adc_clk_out ; -1.862  ; 0.180 ; N/A      ; N/A     ; -1.000              ;
;  clk                                 ; -1.080  ; 0.185 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                      ; -44.852 ; 0.0   ; 0.0      ; 0.0     ; -38.388             ;
;  Frequency_Scaling:inst1|adc_clk_out ; -43.760 ; 0.000 ; N/A      ; N/A     ; -31.000             ;
;  clk                                 ; -1.092  ; 0.000 ; N/A      ; N/A     ; -7.388              ;
+--------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ref_led       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ref_led       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ref_led       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ref_led       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 0        ; 0        ; 0        ; 9        ;
; Frequency_Scaling:inst1|adc_clk_out ; clk                                 ; 0        ; 0        ; 1        ; 1        ;
; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 473      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 0        ; 0        ; 0        ; 9        ;
; Frequency_Scaling:inst1|adc_clk_out ; clk                                 ; 0        ; 0        ; 1        ; 1        ;
; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; 473      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                           ;
+-------------------------------------+-------------------------------------+------+-------------+
; Target                              ; Clock                               ; Type ; Status      ;
+-------------------------------------+-------------------------------------+------+-------------+
; Frequency_Scaling:inst1|adc_clk_out ; Frequency_Scaling:inst1|adc_clk_out ; Base ; Constrained ;
; clk                                 ; clk                                 ; Base ; Constrained ;
+-------------------------------------+-------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 30 17:35:35 2024
Info: Command: quartus_sta rx -c rx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Frequency_Scaling:inst1|adc_clk_out Frequency_Scaling:inst1|adc_clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.862             -43.760 Frequency_Scaling:inst1|adc_clk_out 
    Info (332119):    -1.080              -1.092 clk 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 Frequency_Scaling:inst1|adc_clk_out 
    Info (332119):     0.356               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000             -31.000 Frequency_Scaling:inst1|adc_clk_out 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.599
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.599             -36.576 Frequency_Scaling:inst1|adc_clk_out 
    Info (332119):    -0.997              -0.997 clk 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 Frequency_Scaling:inst1|adc_clk_out 
    Info (332119):     0.311               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000             -31.000 Frequency_Scaling:inst1|adc_clk_out 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.600             -10.668 Frequency_Scaling:inst1|adc_clk_out 
    Info (332119):    -0.165              -0.165 clk 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 Frequency_Scaling:inst1|adc_clk_out 
    Info (332119):     0.185               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.388 clk 
    Info (332119):    -1.000             -31.000 Frequency_Scaling:inst1|adc_clk_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Mon Dec 30 17:35:38 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


