{
  "description": "Documentation for 9.7. Instructions",
  "directories": [
    {
      "name": "971_integer_arithmetic_instructions",
      "description": "Integer arithmetic instructions operate on the integer types in register and constant immediate forms. The integer arithmetic instructions are:"
    },
    {
      "name": "972_extended_precision_integer_arithmetic_instructions",
      "description": "Instructions `add.cc`, `addc`, `sub.cc`, `subc`, `mad.cc` and `madc` reference an implicitly specified condition code register (`CC`) having a single carry flag bit (`CC.CF`) holding carry-in/carry-out or borrow-in/borrow-out. These instructions support extended-precision integer addition, subtra..."
    },
    {
      "name": "973_floating_point_instructions",
      "description": "Floating-point instructions operate on `.f32` and `.f64` register operands and constant immediate values. The floating-point instructions are:"
    },
    {
      "name": "974_half_precision_floating_point_instructions",
      "description": "Half precision floating-point instructions operate on `.f16` and `.f16x2` register operands. The half precision floating-point instructions are:"
    },
    {
      "name": "975_mixed_precision_floating_point_instructions",
      "description": "Mixed precision floating-point instructions operate on data with varied floating point precision. Before executing the specified operation, operands with different precision needs to be converted such that all the instruction operands can be represented with a consistent floating-point precision...."
    },
    {
      "name": "976_comparison_and_selection_instructions",
      "description": "The comparison select instructions are:"
    },
    {
      "name": "977_half_precision_comparison_instructions",
      "description": "The comparison instructions are:"
    },
    {
      "name": "978_logic_and_shift_instructions",
      "description": "The logic and shift instructions are fundamentally untyped, performing bit-wise operations on operands of any type, provided the operands are of the same size. This permits bit-wise operations on floating point values without having to define a union to access the bits. Instructions `and`, `or`, ..."
    },
    {
      "name": "979_data_movement_and_conversion_instructions",
      "description": "These instructions copy data from place to place, and from state space to state space, possibly converting it from one format to another. `mov`, `ld`, `ldu`, and `st` operate on both scalar and vector types. The `isspacep` instruction is provided to query whether a generic address falls within a ..."
    },
    {
      "name": "9710_texture_instructions",
      "description": "This section describes PTX instructions for accessing textures and samplers. PTX supports the following operations on texture and sampler descriptors:"
    },
    {
      "name": "9711_surface_instructions",
      "description": "This section describes PTX instructions for accessing surfaces. PTX supports the following operations on surface descriptors:"
    },
    {
      "name": "9712_control_flow_instructions",
      "description": "The following PTX instructions and syntax are for controlling execution in a PTX program:"
    },
    {
      "name": "9713_parallel_synchronization_and_communication_instructions",
      "description": "These instructions are:"
    },
    {
      "name": "9714_warp_level_matrix_multiply_accumulate_instructions",
      "description": "The matrix multiply and accumulate operation has the following form:"
    },
    {
      "name": "9715_asynchronous_warpgroup_level_matrix_multiply_accumulate_instructions",
      "description": "The warpgroup level matrix multiply and accumulate operation has either of the following forms, where matrix `D` is called accumulator:"
    },
    {
      "name": "9716_tensorcore_5th_generation_family_instructions",
      "description": "Documentation for Tensorcore 5Th Generation Family Instructions."
    },
    {
      "name": "9717_stack_manipulation_instructions",
      "description": "The stack manipulation instructions can be used to dynamically allocate and deallocate memory on the stack frame of the current function."
    },
    {
      "name": "9718_video_instructions",
      "description": "All video instructions operate on 32-bit register operands. However, the video instructions may be classified as either scalar or SIMD based on whether their core operation applies to one or multiple values."
    },
    {
      "name": "9719_miscellaneous_instructions",
      "description": "The Miscellaneous instructions are:"
    }
  ],
  "files": [
    {
      "id": "overview",
      "title": "Overview",
      "filename": "overview.md",
      "tags": [
        "overview"
      ],
      "summary": "All PTX instructions may be predicated. In the following descriptions, the optional guard predicate is omitted from the syntax."
    }
  ]
}