Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Aug 23 14:17:23 2024
| Host         : workstation running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dma_axis_ip_example_wrapper_control_sets_placed.rpt
| Design       : dma_axis_ip_example_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   399 |
|    Minimum number of control sets                        |   399 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1314 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   399 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |    81 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    27 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |    37 |
| >= 14 to < 16      |     9 |
| >= 16              |   153 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2031 |          628 |
| No           | No                    | Yes                    |             353 |          112 |
| No           | Yes                   | No                     |             713 |          283 |
| Yes          | No                    | No                     |            2554 |          692 |
| Yes          | No                    | Yes                    |             363 |           87 |
| Yes          | Yes                   | No                     |            1784 |          506 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                                                                Enable Signal                                                                                                                                                                |                                                                                                                                                                       Set/Reset Signal                                                                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                           |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                   |                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                                                                                                  | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                            | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                            | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                |                1 |              1 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                         |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                     |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                1 |              3 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                2 |              3 |         1.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                2 |              3 |         1.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/example_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                  | dma_axis_ip_example_i/example_0/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                                                                                                                                                                                            | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[17][0]                                                                                                                                                                                                      | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[9][0]                                                                                                                                                                                                       | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                          | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                | dma_axis_ip_example_i/read_from_fifo_0/inst/fire_clk_edge_detector/E[0]                                                                                                                                                                                                                                                                     | dma_axis_ip_example_i/util_vector_logic_5/Res[0]                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/PRINT_RESET/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                            | dma_axis_ip_example_i/PRINT_RESET/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/PRINT_RESET/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                              | dma_axis_ip_example_i/PRINT_RESET/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/PRINT_RESET/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                               | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                     | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                              | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                  | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                  | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                  | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                  | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                     | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                                                                                           | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                                                                                                                       | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_ready_i_reg_0[0]                                                                                                                                                                                                                                       | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                              | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                | dma_axis_ip_example_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | dma_axis_ip_example_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_ready_i_reg_0[0]                                                                                                                                                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/s_ready_i_reg_0[0]                                                                                                                                                                                                                                       | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                              | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                      | dma_axis_ip_example_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                                                                                                                       | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_0                                                                                                                                                                                  | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                | dma_axis_ip_example_i/axi_mem_intercon_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                 | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                | dma_axis_ip_example_i/read_from_fifo_0/inst/data_out_int[7]_i_1_n_0                                                                                                                                                                                                                                                                         | dma_axis_ip_example_i/util_vector_logic_5/Res[0]                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                  | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                           | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                         |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                           | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                  | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                3 |              9 |         3.00 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                | dma_axis_ip_example_i/read_from_fifo_0/inst/read_count_int[8]_i_1_n_0                                                                                                                                                                                                                                                                       | dma_axis_ip_example_i/util_vector_logic_5/Res[0]                                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                3 |              9 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                           | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                              | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                         |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             10 |         3.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                4 |             10 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             10 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             12 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                                                                                                                              | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                         |                2 |             12 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                         |                2 |             12 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                5 |             12 |         2.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                4 |             12 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                                                                                                                              | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             12 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                      | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                8 |             13 |         1.62 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                               |                6 |             13 |         2.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                7 |             14 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                                                                                     |                8 |             14 |         1.75 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               10 |             14 |         1.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                5 |             15 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                     | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                4 |             15 |         3.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                         |                3 |             16 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                         |                3 |             16 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                            | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                    |               10 |             17 |         1.70 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                         |                4 |             18 |         4.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                         | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                         |                3 |             18 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                6 |             20 |         3.33 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                               |               10 |             20 |         2.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/PRINT_RESET/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                              |                8 |             21 |         2.62 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                              |                7 |             21 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                           | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                                              |                4 |             22 |         5.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               13 |             23 |         1.77 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                                                                          | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                                                                          | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                            |               11 |             27 |         2.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                4 |             28 |         7.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |                5 |             28 |         5.60 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/util_vector_logic_5/Res[0]                                                                                                                                                                                                                                                                                                             |               13 |             28 |         2.15 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                8 |             28 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                         | dma_axis_ip_example_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                            |                6 |             30 |         5.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             31 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                       |                7 |             31 |         4.43 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/Quad_0/inst/count[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | dma_axis_ip_example_i/util_vector_logic_1/Res[0]                                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                  | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                       | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/example_0/inst/regslice_both_A_V_data_V_U/load_p2                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                        | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/example_0/inst/regslice_both_A_V_data_V_U/load_p1                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                    | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               12 |             32 |         2.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                    | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               10 |             32 |         3.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                8 |             33 |         4.12 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/example_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             33 |         3.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                         | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                       | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                   | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                      |               12 |             33 |         2.75 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                              |                9 |             35 |         3.89 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |                8 |             35 |         4.38 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                              |                5 |             36 |         7.20 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               13 |             38 |         2.92 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                  |               17 |             38 |         2.24 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/example_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                   |               14 |             38 |         2.71 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                              |               12 |             39 |         3.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                              |                5 |             40 |         8.00 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                              |               15 |             41 |         2.73 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                      |               17 |             41 |         2.41 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                              |                7 |             41 |         5.86 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                9 |             41 |         4.56 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                           | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                              |               12 |             42 |         3.50 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                8 |             42 |         5.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                              |                9 |             42 |         4.67 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                    | dma_axis_ip_example_i/axi_mem_intercon_1/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                8 |             42 |         5.25 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                                                                                | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                                          |                7 |             43 |         6.14 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                 |               13 |             47 |         3.62 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                              |               11 |             47 |         4.27 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |               13 |             47 |         3.62 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                              |                9 |             47 |         5.22 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |               13 |             47 |         3.62 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |               13 |             49 |         3.77 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                              |               11 |             50 |         4.55 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                              |               11 |             50 |         4.55 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                              |               13 |             50 |         3.85 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                              |               11 |             50 |         4.55 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                                                                                                           | dma_axis_ip_example_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                                               |               11 |             59 |         5.36 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                           | dma_axis_ip_example_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                  |               13 |             60 |         4.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |               27 |             63 |         2.33 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | dma_axis_ip_example_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               21 |             66 |         3.14 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |               16 |             67 |         4.19 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |               16 |             67 |         4.19 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                              |               16 |             67 |         4.19 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                              |               18 |             67 |         3.72 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                              |               22 |             67 |         3.05 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                              |               22 |             67 |         3.05 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |               29 |             74 |         2.55 |
|  dma_axis_ip_example_i/clk_5M/inst/clk_out1                |                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |               24 |             95 |         3.96 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 | dma_axis_ip_example_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                              |               25 |            103 |         4.12 |
|  dma_axis_ip_example_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                              |              579 |           1951 |         3.37 |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


