/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-11.10" *)
(* top =  1  *)
module unique_case(clock);
  (* src = "dut.sv:1.34-1.39" *)
  input clock;
  wire clock;
endmodule
