<profile>

<section name = "Vivado HLS Report for 'matmul_hw'" level="0">
<item name = "Date">Thu Apr 20 16:52:12 2017
</item>
<item name = "Version">2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)</item>
<item name = "Project">hls_matmul_float</item>
<item name = "Solution">matmul_3b</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.70, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, 24, 25, 25, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_col">22, 22, 17, 2, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 413</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 348, 345</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 212</column>
<column name="Register">-, -, 486, 37</column>
<specialColumn name="Available">270, 240, 126800, 63400</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="matmul_hw_fadd_32bkb_U1">matmul_hw_fadd_32bkb, 0, 2, 205, 205</column>
<column name="matmul_hw_fmul_32cud_U2">matmul_hw_fmul_32cud, 0, 3, 143, 140</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_202_p2">+, 0, 0, 2, 1, 2</column>
<column name="indvar_flatten_next_fu_196_p2">+, 0, 0, 3, 3, 1</column>
<column name="j_1_fu_300_p2">+, 0, 0, 2, 1, 2</column>
<column name="tmp_10_fu_350_p2">+, 0, 0, 4, 4, 4</column>
<column name="tmp_9_fu_289_p2">+, 0, 0, 3, 2, 3</column>
<column name="exitcond_flatten_fu_190_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="exitcond_fu_208_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="tmp1_fu_228_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_3_fu_326_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_mid1_fu_222_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_7_fu_272_p2">or, 0, 0, 3, 3, 1</column>
<column name="a_row_load_1_fu_331_p3">select, 0, 0, 32, 1, 32</column>
<column name="a_row_load_fu_339_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_0_1_1_fu_356_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_0_1_2_fu_362_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_0_1_3_fu_396_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_0_1_4_fu_403_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_1_1_1_fu_368_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_1_1_2_fu_375_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_1_1_3_fu_382_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_1_1_4_fu_389_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_load_0_phi_fu_410_p3">select, 0, 0, 32, 1, 32</column>
<column name="b_copy_load_1_phi_fu_418_p3">select, 0, 0, 32, 1, 32</column>
<column name="j_mid2_fu_214_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_1_mid2_v_fu_242_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_mid2_fu_234_p3">select, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_Addr_A_orig">32, 3, 32, 96</column>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter8">1, 2, 1, 2</column>
<column name="b_Addr_A_orig">32, 3, 32, 96</column>
<column name="c_WEN_A">4, 2, 4, 8</column>
<column name="grp_fu_181_p0">32, 3, 32, 96</column>
<column name="grp_fu_181_p1">32, 3, 32, 96</column>
<column name="grp_fu_186_p0">32, 3, 32, 96</column>
<column name="grp_fu_186_p1">32, 3, 32, 96</column>
<column name="i_phi_fu_163_p4">2, 2, 2, 4</column>
<column name="i_reg_159">2, 2, 2, 4</column>
<column name="indvar_flatten_phi_fu_152_p4">3, 2, 3, 6</column>
<column name="indvar_flatten_reg_148">3, 2, 3, 6</column>
<column name="j_phi_fu_174_p4">2, 2, 2, 4</column>
<column name="j_reg_170">2, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_556">32, 0, 32, 0</column>
<column name="a_row_load_1_reg_577">32, 0, 32, 0</column>
<column name="a_row_load_3_fu_76">32, 0, 32, 0</column>
<column name="a_row_load_4_fu_72">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="b_copy_0_0_reg_566">32, 0, 32, 0</column>
<column name="b_copy_0_1_5_fu_84">32, 0, 32, 0</column>
<column name="b_copy_0_1_fu_80">32, 0, 32, 0</column>
<column name="b_copy_1_1_5_fu_92">32, 0, 32, 0</column>
<column name="b_copy_1_1_fu_88">32, 0, 32, 0</column>
<column name="b_copy_load_1_phi_reg_597">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_495">1, 0, 1, 0</column>
<column name="i_reg_159">2, 0, 2, 0</column>
<column name="indvar_flatten_next_reg_499">3, 0, 3, 0</column>
<column name="indvar_flatten_reg_148">3, 0, 3, 0</column>
<column name="j_1_reg_572">2, 0, 2, 0</column>
<column name="j_mid2_reg_504">2, 0, 2, 0</column>
<column name="j_reg_170">2, 0, 2, 0</column>
<column name="tmp_10_reg_587">4, 0, 4, 0</column>
<column name="tmp_1_mid2_v_reg_520">2, 0, 2, 0</column>
<column name="tmp_1_reg_525">2, 0, 3, 1</column>
<column name="tmp_2_1_reg_607">32, 0, 32, 0</column>
<column name="tmp_5_1_reg_617">32, 0, 32, 0</column>
<column name="tmp_5_reg_612">32, 0, 32, 0</column>
<column name="tmp_mid2_reg_512">1, 0, 1, 0</column>
<column name="tmp_reg_541">1, 0, 1, 0</column>
<column name="tmp_s_reg_602">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_495">0, 1, 1, 0</column>
<column name="tmp_10_reg_587">0, 4, 4, 0</column>
<column name="tmp_2_1_reg_607">0, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_hw, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_hw, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_hw, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_hw, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_hw, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_hw, return value</column>
<column name="a_Addr_A">out, 32, bram, a, array</column>
<column name="a_EN_A">out, 1, bram, a, array</column>
<column name="a_WEN_A">out, 4, bram, a, array</column>
<column name="a_Din_A">out, 32, bram, a, array</column>
<column name="a_Dout_A">in, 32, bram, a, array</column>
<column name="a_Clk_A">out, 1, bram, a, array</column>
<column name="a_Rst_A">out, 1, bram, a, array</column>
<column name="b_Addr_A">out, 32, bram, b, array</column>
<column name="b_EN_A">out, 1, bram, b, array</column>
<column name="b_WEN_A">out, 4, bram, b, array</column>
<column name="b_Din_A">out, 32, bram, b, array</column>
<column name="b_Dout_A">in, 32, bram, b, array</column>
<column name="b_Clk_A">out, 1, bram, b, array</column>
<column name="b_Rst_A">out, 1, bram, b, array</column>
<column name="c_Addr_A">out, 32, bram, c, array</column>
<column name="c_EN_A">out, 1, bram, c, array</column>
<column name="c_WEN_A">out, 4, bram, c, array</column>
<column name="c_Din_A">out, 32, bram, c, array</column>
<column name="c_Dout_A">in, 32, bram, c, array</column>
<column name="c_Clk_A">out, 1, bram, c, array</column>
<column name="c_Rst_A">out, 1, bram, c, array</column>
</table>
</item>
</section>
</profile>
