 
# Yosys synthesis script for sync_sp_be
# Read source files 
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_be/sync_sp_be.sv
verific -import sync_sp_be


# Technology mapping
hierarchy -top sync_sp_be


plugin -i synth-rs

synth_rs -tech ${ARCHITECTURE} ${SYNTH_SETTING}
write_blif sync_sp_be_post_synth.blif

  
write_verilog -noexpr -nohex ${TOP}_post_synth.v
