{
  "Top": "colSADSum",
  "RtlTop": "colSADSum",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "resource sad\/calOFDSPLoop {{variable positionBooleanTextRequiredtmpSum} {core AddSub_DSP}} {}",
      "pipeline sad {} {}",
      "inline sadSum {{off positionBoolean1}} {}",
      "array_partition sad {{partition positionBooleanCmd} {variable positionBooleanTextRequiredrefBlock} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition sad {{partition positionBooleanCmd} {variable positionBooleanTextRequiredtargetBlocks} {complete positionBoolean0type} {dim 0}} {}",
      "inline sad {{off positionBoolean1}} {}",
      "unroll sadStream\/sadStreamUnrollLoop {} {}",
      "pipeline sadStream\/sadStreamLoop2 {} {}",
      "pipeline miniBlockSADHW\/miniBlockSADHW_label4 {} {}",
      "array_partition miniBlockSADHW {{partition positionBooleanCmd} {variable positionBooleanTextRequiredrefBlock} {complete positionBoolean0type} {dim 2}} {}",
      "array_partition miniBlockSADHW {{partition positionBooleanCmd} {variable positionBooleanTextRequiredtagBlock} {complete positionBoolean0type} {dim 2}} {}",
      "pipeline blockSADHW {} {}",
      "array_partition blockSADHW {{partition positionBooleanCmd} {variable positionBooleanTextRequiredblockIn1} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition blockSADHW {{partition positionBooleanCmd} {variable positionBooleanTextRequiredblockIn2} {complete positionBoolean0type} {dim 0}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "260",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "colSADSum",
    "Version": "1.0",
    "DisplayName": "Colsadsum",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/miniBlockSAD.cpp"],
    "Vhdl": [
      "impl\/vhdl\/colSADSum_sub_5s_bkb.vhd",
      "impl\/vhdl\/sad.vhd",
      "impl\/vhdl\/sadSum.vhd",
      "impl\/vhdl\/colSADSum.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/colSADSum_sub_5s_bkb.v",
      "impl\/verilog\/sad.v",
      "impl\/verilog\/sadSum.v",
      "impl\/verilog\/colSADSum.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "retVal_address0": {
      "type": "data",
      "dir": "out",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "3"
        }}
    },
    "retVal_d0": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "t1Col_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "5",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "5"
        }}
    },
    "t1Col_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "4"
        }}
    },
    "t2Col_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "5",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "5"
        }}
    },
    "t2Col_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "4"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "t1Col_V_address0": {
      "dir": "out",
      "width": "5"
    },
    "t1Col_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "t1Col_V_q0": {
      "dir": "in",
      "width": "4"
    },
    "t2Col_V_address0": {
      "dir": "out",
      "width": "5"
    },
    "t2Col_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "t2Col_V_q0": {
      "dir": "in",
      "width": "4"
    },
    "retVal_address0": {
      "dir": "out",
      "width": "3"
    },
    "retVal_ce0": {
      "dir": "out",
      "width": "1"
    },
    "retVal_we0": {
      "dir": "out",
      "width": "1"
    },
    "retVal_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "t1Col_V_q0": {
      "interfaceRef": "t1Col_V_q0",
      "dir": "in",
      "dataWidth": "4",
      "busTypeRef": "ap_memory",
      "arraySize": "17",
      "handshakeRef": "ap_none"
    },
    "t2Col_V_q0": {
      "interfaceRef": "t2Col_V_q0",
      "dir": "in",
      "dataWidth": "4",
      "busTypeRef": "ap_memory",
      "arraySize": "17",
      "handshakeRef": "ap_none"
    },
    "retVal_d0": {
      "interfaceRef": "retVal_d0",
      "dir": "out",
      "dataWidth": "16",
      "busTypeRef": "ap_memory",
      "arraySize": "7",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "colSADSum",
      "Instances": [{
          "ModuleName": "sad",
          "InstanceName": "grp_sad_fu_210",
          "Instances": [{
              "ModuleName": "sadSum",
              "InstanceName": "sadRet_write_assign_sadSum_fu_200"
            }]
        }]
    },
    "Metrics": {
      "sadSum": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.95"
        },
        "Area": {
          "FF": "0",
          "LUT": "337",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "sad": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.95"
        },
        "Area": {
          "DSP48E": "5",
          "FF": "55",
          "LUT": "427",
          "BRAM_18K": "0"
        }
      },
      "colSADSum": {
        "Latency": {
          "LatencyBest": "260",
          "LatencyAvg": "260",
          "LatencyWorst": "260",
          "PipelineII": "261",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.95"
        },
        "Loops": [{
            "Name": "colSADSumLoop",
            "TripCount": "7",
            "Latency": "259",
            "PipelineII": "",
            "PipelineDepth": "37",
            "Loops": [{
                "Name": "colSADSumInnerLoop",
                "TripCount": "11",
                "Latency": "33",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "DSP48E": "5",
          "FF": "175",
          "LUT": "557",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-10-14 17:22:29 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
