/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } + { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  reg [12:0] _02_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 13'h0000;
    else _02_ <= { celloutsig_0_24z[4], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_1z };
  assign out_data[12:0] = _02_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_1_3z[2:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { _00_[7:6], celloutsig_1_1z } & { _00_[0], celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_6z[3:1], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_4z } & { celloutsig_0_6z[5:3], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_34z = celloutsig_0_0z[7:1] / { 1'h1, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z[10:8], celloutsig_0_0z } === in_data[49:35];
  assign celloutsig_0_15z = { celloutsig_0_6z[2:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z } === { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_3z = celloutsig_0_0z[10:0] >= celloutsig_0_0z[11:1];
  assign celloutsig_0_24z = celloutsig_0_11z ? { celloutsig_0_0z[5:3], celloutsig_0_5z, celloutsig_0_13z } : { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_7z[2:0] != _00_[2:0];
  assign celloutsig_0_5z = celloutsig_0_0z[4:1] != celloutsig_0_0z[8:5];
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z } != { in_data[47:43], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_0z = - in_data[149:147];
  assign celloutsig_1_1z = - in_data[133:127];
  assign celloutsig_1_7z = - in_data[182:177];
  assign celloutsig_0_11z = in_data[13:0] !== { in_data[16:10], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[20:7] !== { in_data[68:56], celloutsig_0_1z };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_9z = & in_data[32:29];
  assign celloutsig_0_22z = & { celloutsig_0_16z[9:7], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_2z & celloutsig_0_3z;
  assign celloutsig_0_0z = in_data[94:83] >> in_data[32:21];
  assign celloutsig_1_18z = in_data[156:153] >> celloutsig_1_10z[7:4];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } >> { celloutsig_0_6z[2:0], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_8z } <<< in_data[95:90];
  assign celloutsig_0_6z = { in_data[82:79], celloutsig_0_4z, celloutsig_0_2z } ~^ celloutsig_0_0z[8:3];
  assign celloutsig_1_3z = in_data[169:162] ^ { in_data[114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z[4] };
  assign celloutsig_0_4z = ~((celloutsig_0_3z & in_data[89]) | (celloutsig_0_2z & in_data[23]));
  assign { out_data[131:128], out_data[96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z };
endmodule
