/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [8:0] _03_;
  wire [21:0] _04_;
  wire [21:0] _05_;
  wire [14:0] _06_;
  wire [14:0] _07_;
  reg [13:0] _08_;
  reg [7:0] _09_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_35z;
  wire [26:0] celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [32:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire [9:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [14:0] celloutsig_0_52z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_95z;
  wire [9:0] celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = in_data[181] ? in_data[181] : celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_9z ? celloutsig_1_7z : celloutsig_1_0z[10];
  assign celloutsig_0_23z = celloutsig_0_10z ? celloutsig_0_22z : in_data[87];
  assign celloutsig_0_6z = ~(celloutsig_0_3z[1] & celloutsig_0_3z[3]);
  assign celloutsig_0_8z = ~(in_data[71] & celloutsig_0_7z[7]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & in_data[148]);
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_7z);
  assign celloutsig_0_10z = ~(_00_ & in_data[62]);
  assign celloutsig_0_24z = ~(celloutsig_0_8z & celloutsig_0_9z);
  assign celloutsig_1_18z = celloutsig_1_13z ^ celloutsig_1_15z;
  assign celloutsig_1_2z = ~(in_data[182] ^ in_data[106]);
  assign celloutsig_1_19z = ~(celloutsig_1_10z ^ celloutsig_1_16z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[1] ^ in_data[45]);
  assign celloutsig_0_41z = _02_ + _03_;
  reg [14:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 15'h0000;
    else _24_ <= { _05_[5:0], _06_[8:0] };
  assign { _07_[14:12], _02_, _07_[2:0] } = _24_;
  reg [4:0] _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 5'h00;
    else _25_ <= celloutsig_0_3z[5:1];
  assign { _04_[4], _00_, _04_[2], _01_, _04_[0] } = _25_;
  reg [8:0] _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 9'h000;
    else _26_ <= { _04_[2], celloutsig_0_11z, celloutsig_0_3z };
  assign _06_[8:0] = _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _08_ <= 14'h0000;
    else _08_ <= { in_data[28:16], celloutsig_0_8z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 8'h00;
    else _09_ <= celloutsig_0_21z[7:0];
  reg [21:0] _29_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 22'h000000;
    else _29_ <= { celloutsig_0_13z[4:0], celloutsig_0_7z, celloutsig_0_15z, _04_[4], _00_, _04_[2], _01_, _04_[0] };
  assign { _05_[21], _03_, _05_[11:0] } = _29_;
  assign celloutsig_0_35z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_9z } / { 1'h1, _03_[5:0], _05_[11:8], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_33z };
  assign celloutsig_0_7z = { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, _04_[4], _00_, _04_[2], _01_, _04_[0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = { _04_[4], _00_, _04_[2], _01_, _04_[0], celloutsig_0_1z, celloutsig_0_10z } && in_data[43:33];
  assign celloutsig_0_31z = ! { celloutsig_0_25z, _05_[21], _03_, _05_[11:0], celloutsig_0_15z };
  assign celloutsig_1_4z = ! celloutsig_1_1z[7:4];
  assign celloutsig_0_15z = ! _06_[8:5];
  assign celloutsig_0_22z = ! { celloutsig_0_2z, _06_[8:0] };
  assign celloutsig_0_30z = celloutsig_0_24z & ~(celloutsig_0_14z[7]);
  assign celloutsig_0_40z = celloutsig_0_14z[0] & ~(_07_[2]);
  assign celloutsig_0_50z = celloutsig_0_42z[14] & ~(celloutsig_0_30z);
  assign celloutsig_0_84z = celloutsig_0_4z & ~(celloutsig_0_50z);
  assign celloutsig_0_90z = celloutsig_0_49z[7] & ~(celloutsig_0_9z);
  assign celloutsig_0_95z = celloutsig_0_27z[0] & ~(celloutsig_0_52z[0]);
  assign celloutsig_1_7z = celloutsig_1_5z[3] & ~(celloutsig_1_5z[5]);
  assign celloutsig_1_16z = celloutsig_1_7z & ~(celloutsig_1_7z);
  assign celloutsig_0_25z = celloutsig_0_16z[6] & ~(celloutsig_0_16z[1]);
  assign celloutsig_0_47z = celloutsig_0_1z[3:1] % { 1'h1, celloutsig_0_27z[13:12] };
  assign celloutsig_1_1z = celloutsig_1_0z[13:5] % { 1'h1, in_data[180:173] };
  assign celloutsig_0_39z = { _08_[11:2], celloutsig_0_4z } * { celloutsig_0_21z[9:3], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_0z[3:1], _06_[8:0] } * { celloutsig_0_1z[2:0], _06_[8:0] };
  assign celloutsig_0_16z = { celloutsig_0_0z[3:1], _06_[8:0] } * { celloutsig_0_14z[8], _06_[8:0], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_0z = - in_data[141:119];
  assign celloutsig_0_1z = - in_data[66:62];
  assign celloutsig_0_20z = | _06_[8:6];
  assign celloutsig_0_18z = celloutsig_0_2z & celloutsig_0_6z;
  assign celloutsig_0_0z = in_data[5:2] >> in_data[20:17];
  assign celloutsig_0_52z = { celloutsig_0_46z[7:2], celloutsig_0_41z } >> { celloutsig_0_49z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_47z };
  assign celloutsig_0_21z = { celloutsig_0_7z[9], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_11z } >> { celloutsig_0_7z[10:2], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_1z } >> { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_21z[13:1], celloutsig_0_8z, celloutsig_0_10z } >> { _08_[12:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_38z = { _09_[7:5], celloutsig_0_14z, _08_ } >> in_data[57:31];
  assign celloutsig_1_5z = in_data[129:119] >> celloutsig_1_0z[16:6];
  assign celloutsig_0_33z = { celloutsig_0_7z[4:3], celloutsig_0_31z } >>> celloutsig_0_28z;
  assign celloutsig_0_42z = { celloutsig_0_35z[10:6], celloutsig_0_4z, celloutsig_0_38z } >>> { celloutsig_0_7z[7:2], celloutsig_0_41z, _08_, celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_3z, celloutsig_0_20z } >>> { celloutsig_0_39z[8:2], celloutsig_0_40z };
  assign celloutsig_0_96z = { celloutsig_0_49z[8:0], celloutsig_0_84z } >>> { celloutsig_0_41z[8:1], celloutsig_0_90z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_0z[0], celloutsig_0_15z, celloutsig_0_6z } >>> { celloutsig_0_7z[0], celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_49z = celloutsig_0_13z[9:0] ~^ celloutsig_0_42z[27:18];
  assign celloutsig_0_14z = { celloutsig_0_13z[7:1], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z } ~^ { celloutsig_0_13z[9:1], celloutsig_0_4z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z[2] & in_data[48]) | (celloutsig_0_1z[2] & celloutsig_0_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_6z) | (celloutsig_0_2z & celloutsig_0_3z[0]));
  assign celloutsig_1_15z = ~((celloutsig_1_6z & celloutsig_1_10z) | (celloutsig_1_1z[1] & celloutsig_1_0z[11]));
  assign { _04_[21:5], _04_[3], _04_[1] } = { celloutsig_0_13z[4:0], celloutsig_0_7z, celloutsig_0_15z, _00_, _01_ };
  assign _05_[20:12] = _03_;
  assign _06_[14:9] = _05_[5:0];
  assign _07_[11:3] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
