<html><head><title>Icestorm: LDP (post-index, 64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDP (post-index, 64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldp x0, x1, [x6], #8</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 3.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>3005</td><td>1578</td><td>2057</td><td>1029</td><td>1028</td><td>1028</td><td>1000</td><td>13208</td><td>14565</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1112</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13371</td><td>14569</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1102</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13330</td><td>14565</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1124</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13141</td><td>14594</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1157</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13243</td><td>14871</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1104</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13556</td><td>15110</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1143</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13296</td><td>14622</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1111</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13543</td><td>14772</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1156</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13253</td><td>14525</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1080</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13470</td><td>14885</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp x0, x1, [x6], #8
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 5.9003</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60209</td><td>126516</td><td>51504</td><td>41499</td><td>10005</td><td>40348</td><td>10003</td><td>2365307</td><td>701466</td><td>50209</td><td>40212</td><td>20006</td><td>70221</td><td>20008</td><td>41369</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89010</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10003</td><td>2359655</td><td>699824</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41368</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>88989</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10003</td><td>2359735</td><td>699881</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41368</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>88989</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10003</td><td>2359735</td><td>699881</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41368</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>88989</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10013</td><td>2360032</td><td>699964</td><td>50253</td><td>40252</td><td>20028</td><td>70221</td><td>20008</td><td>41368</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>88989</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10003</td><td>2359735</td><td>699881</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41369</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>88989</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10003</td><td>2359735</td><td>699881</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41369</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>88989</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10003</td><td>2359303</td><td>699753</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41369</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>88989</td><td>51469</td><td>41469</td><td>10000</td><td>40206</td><td>10003</td><td>2359735</td><td>699881</td><td>50209</td><td>40212</td><td>20008</td><td>70291</td><td>20028</td><td>41378</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89317</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2359735</td><td>699881</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41369</td><td>10000</td><td>50100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 5.9018</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60029</td><td>124177</td><td>51324</td><td>41319</td><td>10005</td><td>40166</td><td>10003</td><td>2359591</td><td>700595</td><td>50029</td><td>40032</td><td>20008</td><td>70020</td><td>20000</td><td>0</td><td>41277</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>88986</td><td>51287</td><td>41287</td><td>10000</td><td>40020</td><td>10000</td><td>2359318</td><td>700492</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>0</td><td>41276</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>88969</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2360749</td><td>700916</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>0</td><td>41276</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>89190</td><td>51288</td><td>41288</td><td>10000</td><td>40020</td><td>10000</td><td>2362261</td><td>701370</td><td>50020</td><td>40020</td><td>20000</td><td>70300</td><td>20088</td><td>0</td><td>41318</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>89132</td><td>51287</td><td>41287</td><td>10000</td><td>40020</td><td>10000</td><td>2359318</td><td>700492</td><td>50020</td><td>40020</td><td>20000</td><td>70111</td><td>20028</td><td>0</td><td>41284</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>88984</td><td>51287</td><td>41287</td><td>10000</td><td>40020</td><td>10000</td><td>2359642</td><td>700588</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>0</td><td>41276</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>88984</td><td>51287</td><td>41287</td><td>10000</td><td>40020</td><td>10000</td><td>2358913</td><td>700372</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>0</td><td>41275</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>88977</td><td>51287</td><td>41287</td><td>10000</td><td>40020</td><td>10000</td><td>2358724</td><td>700316</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>0</td><td>41276</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>88977</td><td>51287</td><td>41287</td><td>10000</td><td>40020</td><td>10000</td><td>2358319</td><td>700196</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>0</td><td>41275</td><td>10000</td><td>0</td><td>50010</td></tr><tr><td>60024</td><td>89278</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358373</td><td>700212</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>0</td><td>41275</td><td>10000</td><td>0</td><td>50010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp x0, x1, [x6], #8
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 5.9016</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60209</td><td>123915</td><td>51505</td><td>41500</td><td>10005</td><td>40348</td><td>10003</td><td>2359574</td><td>699800</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60205</td><td>89032</td><td>51480</td><td>41478</td><td>10002</td><td>40240</td><td>10003</td><td>2360086</td><td>699985</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89002</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2360086</td><td>699985</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89002</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2360086</td><td>699985</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89002</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2360086</td><td>699985</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89002</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2361868</td><td>700513</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89002</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2362813</td><td>700798</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60205</td><td>89169</td><td>51482</td><td>41480</td><td>10002</td><td>40240</td><td>10003</td><td>2360383</td><td>700073</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89002</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2360086</td><td>699985</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>89002</td><td>51470</td><td>41470</td><td>10000</td><td>40206</td><td>10003</td><td>2360086</td><td>699985</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>41370</td><td>10000</td><td>50100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 5.8977</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60030</td><td>123908</td><td>51332</td><td>41325</td><td>10007</td><td>40200</td><td>10003</td><td>2365288</td><td>702284</td><td>50029</td><td>40032</td><td>20008</td><td>70020</td><td>20000</td><td>41278</td><td>10000</td><td>50010</td></tr><tr><td>60025</td><td>89559</td><td>51301</td><td>41299</td><td>10002</td><td>40059</td><td>10000</td><td>2365421</td><td>702268</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41275</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>88956</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358994</td><td>700396</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41275</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>88956</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358994</td><td>700396</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41275</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>88956</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358562</td><td>700268</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41275</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>88956</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358562</td><td>700268</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41275</td><td>10000</td><td>50010</td></tr><tr><td>60025</td><td>88986</td><td>51296</td><td>41294</td><td>10002</td><td>40060</td><td>10000</td><td>2358994</td><td>700396</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41276</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>88956</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358562</td><td>700268</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41275</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>88956</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358562</td><td>700268</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41275</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>88956</td><td>51286</td><td>41286</td><td>10000</td><td>40020</td><td>10000</td><td>2358562</td><td>700268</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>41276</td><td>10000</td><td>50010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldp x0, x1, [x6], #8
  ldp x0, x1, [x7], #8
  ldp x0, x1, [x8], #8
  ldp x0, x1, [x9], #8
  ldp x0, x1, [x10], #8
  ldp x0, x1, [x11], #8
  ldp x0, x1, [x12], #8
  ldp x0, x1, [x13], #8</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7632</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>240209</td><td>62184</td><td>160368</td><td>80240</td><td>80128</td><td>80241</td><td>80008</td><td>240788</td><td>252069</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61075</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240790</td><td>252012</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61055</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251869</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61053</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251877</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61056</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251885</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61060</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251885</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61053</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251884</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61054</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251872</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61056</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251854</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>61057</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240722</td><td>251877</td><td>160116</td><td>80208</td><td>160016</td><td>80235</td><td>160073</td><td>80033</td><td>80000</td><td>160100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7627</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>240029</td><td>62140</td><td>160288</td><td>80149</td><td>80139</td><td>80151</td><td>80009</td><td>240526</td><td>252197</td><td>160027</td><td>80028</td><td>160018</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61017</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240495</td><td>252004</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61021</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240494</td><td>252024</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61017</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240500</td><td>252019</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61020</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240494</td><td>252090</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61018</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240494</td><td>252024</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61017</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240493</td><td>252026</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61018</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240490</td><td>252027</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61018</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240493</td><td>252022</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>61016</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240493</td><td>252017</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr></table></div></div></div></div></body></html>