{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 09:32:52 2021 " "Info: Processing started: Sun May 23 09:32:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Remake -c Remake " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Remake -c Remake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Remake.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Remake.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Remake " "Info: Found entity 1: Remake" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EN.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EN " "Info: Found entity 1: EN" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FullAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MultiUnit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MultiUnit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MultiUnit " "Info: Found entity 1: MultiUnit" {  } { { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multi.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multi " "Info: Found entity 1: Multi" {  } { { "Multi.bdf" "" { Schematic "F:/Remake/Multi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JO.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file JO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JO " "Info: Found entity 1: JO" {  } { { "JO.bdf" "" { Schematic "F:/Remake/JO.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Selector2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Selector2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector2 " "Info: Found entity 1: Selector2" {  } { { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADD8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD8 " "Info: Found entity 1: ADD8" {  } { { "ADD8.bdf" "" { Schematic "F:/Remake/ADD8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Remake " "Info: Elaborating entity \"Remake\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "256Plus1.bdf 1 1 " "Warning: Using design file 256Plus1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 256Plus1 " "Info: Found entity 1: 256Plus1" {  } { { "256Plus1.bdf" "" { Schematic "F:/Remake/256Plus1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "256Plus1 256Plus1:uPC " "Info: Elaborating entity \"256Plus1\" for hierarchy \"256Plus1:uPC\"" {  } { { "Remake.bdf" "uPC" { Schematic "F:/Remake/Remake.bdf" { { 832 496 592 1056 "uPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2plus1.bdf 1 1 " "Warning: Using design file 2plus1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2plus1 " "Info: Found entity 1: 2plus1" {  } { { "2plus1.bdf" "" { Schematic "F:/Remake/2plus1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2plus1 256Plus1:uPC\|2plus1:inst3 " "Info: Elaborating entity \"2plus1\" for hierarchy \"256Plus1:uPC\|2plus1:inst3\"" {  } { { "256Plus1.bdf" "inst3" { Schematic "F:/Remake/256Plus1.bdf" { { 8 488 584 168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "1bit2chooser.bdf 1 1 " "Warning: Using design file 1bit2chooser.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit2chooser " "Info: Found entity 1: 1bit2chooser" {  } { { "1bit2chooser.bdf" "" { Schematic "F:/Remake/1bit2chooser.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit2chooser 256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst " "Info: Elaborating entity \"1bit2chooser\" for hierarchy \"256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst\"" {  } { { "2plus1.bdf" "inst" { Schematic "F:/Remake/2plus1.bdf" { { 280 312 440 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "uAddr.bdf 1 1 " "Warning: Using design file uAddr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uAddr " "Info: Found entity 1: uAddr" {  } { { "uAddr.bdf" "" { Schematic "F:/Remake/uAddr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uAddr uAddr:inst4 " "Info: Elaborating entity \"uAddr\" for hierarchy \"uAddr:inst4\"" {  } { { "Remake.bdf" "inst4" { Schematic "F:/Remake/Remake.bdf" { { 832 296 416 1120 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2-4.bdf 1 1 " "Warning: Using design file 2-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4 " "Info: Found entity 1: 2-4" {  } { { "2-4.bdf" "" { Schematic "F:/Remake/2-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4 2-4:inst19 " "Info: Elaborating entity \"2-4\" for hierarchy \"2-4:inst19\"" {  } { { "Remake.bdf" "inst19" { Schematic "F:/Remake/Remake.bdf" { { 1512 -184 -88 1640 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JO JO:inst41 " "Info: Elaborating entity \"JO\" for hierarchy \"JO:inst41\"" {  } { { "Remake.bdf" "inst41" { Schematic "F:/Remake/Remake.bdf" { { -616 -656 -544 -424 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN JO:inst41\|EN:inst11 " "Info: Elaborating entity \"EN\" for hierarchy \"JO:inst41\|EN:inst11\"" {  } { { "JO.bdf" "inst11" { Schematic "F:/Remake/JO.bdf" { { -88 112 208 104 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Register8.bdf 1 1 " "Warning: Using design file Register8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Info: Found entity 1: Register8" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register8:Y " "Info: Elaborating entity \"Register8\" for hierarchy \"Register8:Y\"" {  } { { "Remake.bdf" "Y" { Schematic "F:/Remake/Remake.bdf" { { 16 -104 88 112 "Y" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "3-8.bdf 1 1 " "Warning: Using design file 3-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3-8 " "Info: Found entity 1: 3-8" {  } { { "3-8.bdf" "" { Schematic "F:/Remake/3-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8 3-8:inst5 " "Info: Elaborating entity \"3-8\" for hierarchy \"3-8:inst5\"" {  } { { "Remake.bdf" "inst5" { Schematic "F:/Remake/Remake.bdf" { { 1512 600 696 1704 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Driver.bdf 1 1 " "Warning: Using design file Driver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Info: Found entity 1: Driver" {  } { { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver Driver:inst3 " "Info: Elaborating entity \"Driver\" for hierarchy \"Driver:inst3\"" {  } { { "Remake.bdf" "inst3" { Schematic "F:/Remake/Remake.bdf" { { 1240 -464 -368 1368 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:inst7 " "Info: Elaborating entity \"Registers\" for hierarchy \"Registers:inst7\"" {  } { { "Remake.bdf" "inst7" { Schematic "F:/Remake/Remake.bdf" { { 0 784 1040 96 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector2 Selector2:inst28 " "Info: Elaborating entity \"Selector2\" for hierarchy \"Selector2:inst28\"" {  } { { "Remake.bdf" "inst28" { Schematic "F:/Remake/Remake.bdf" { { 336 704 800 496 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst36 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst36\"" {  } { { "Remake.bdf" "inst36" { Schematic "F:/Remake/Remake.bdf" { { -320 -496 -400 64 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi ALU:inst36\|Multi:inst18 " "Info: Elaborating entity \"Multi\" for hierarchy \"ALU:inst36\|Multi:inst18\"" {  } { { "ALU.bdf" "inst18" { Schematic "F:/Remake/ALU.bdf" { { 120 504 824 216 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "YBDecoder.bdf 1 1 " "Warning: Using design file YBDecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 YBDecoder " "Info: Found entity 1: YBDecoder" {  } { { "YBDecoder.bdf" "" { Schematic "F:/Remake/YBDecoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YBDecoder ALU:inst36\|Multi:inst18\|YBDecoder:inst54 " "Info: Elaborating entity \"YBDecoder\" for hierarchy \"ALU:inst36\|Multi:inst18\|YBDecoder:inst54\"" {  } { { "Multi.bdf" "inst54" { Schematic "F:/Remake/Multi.bdf" { { 944 -1656 -1560 1264 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst15 " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst15\"" {  } { { "YBDecoder.bdf" "inst15" { Schematic "F:/Remake/YBDecoder.bdf" { { 40 328 448 296 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst15 " "Info: Elaborated megafunction instantiation \"ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst15\"" {  } { { "YBDecoder.bdf" "" { Schematic "F:/Remake/YBDecoder.bdf" { { 40 328 448 296 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\"" {  } { { "YBDecoder.bdf" "inst5" { Schematic "F:/Remake/YBDecoder.bdf" { { 72 784 888 248 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5 " "Info: Elaborated megafunction instantiation \"ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\"" {  } { { "YBDecoder.bdf" "" { Schematic "F:/Remake/YBDecoder.bdf" { { 72 784 888 248 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiUnit ALU:inst36\|Multi:inst18\|MultiUnit:inst " "Info: Elaborating entity \"MultiUnit\" for hierarchy \"ALU:inst36\|Multi:inst18\|MultiUnit:inst\"" {  } { { "Multi.bdf" "inst" { Schematic "F:/Remake/Multi.bdf" { { -112 504 600 16 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst36\|Multi:inst18\|MultiUnit:inst\|FullAdder:inst2 " "Info: Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst36\|Multi:inst18\|MultiUnit:inst\|FullAdder:inst2\"" {  } { { "MultiUnit.bdf" "inst2" { Schematic "F:/Remake/MultiUnit.bdf" { { 248 280 376 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "BYDecoder.bdf 1 1 " "Warning: Using design file BYDecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BYDecoder " "Info: Found entity 1: BYDecoder" {  } { { "BYDecoder.bdf" "" { Schematic "F:/Remake/BYDecoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BYDecoder ALU:inst36\|Multi:inst18\|BYDecoder:inst51 " "Info: Elaborating entity \"BYDecoder\" for hierarchy \"ALU:inst36\|Multi:inst18\|BYDecoder:inst51\"" {  } { { "Multi.bdf" "inst51" { Schematic "F:/Remake/Multi.bdf" { { -288 832 928 -96 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD8 ALU:inst36\|ADD8:inst9 " "Info: Elaborating entity \"ADD8\" for hierarchy \"ALU:inst36\|ADD8:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "F:/Remake/ALU.bdf" { { 192 120 440 288 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "TriEn.bdf 1 1 " "Warning: Using design file TriEn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TriEn " "Info: Found entity 1: TriEn" {  } { { "TriEn.bdf" "" { Schematic "F:/Remake/TriEn.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriEn TriEn:MDR " "Info: Elaborating entity \"TriEn\" for hierarchy \"TriEn:MDR\"" {  } { { "Remake.bdf" "MDR" { Schematic "F:/Remake/Remake.bdf" { { 560 1264 1488 656 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "106 " "Info: Ignored 106 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "106 " "Info: Ignored 106 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:inst36\|gdfx_temp6\" " "Warning: Converted tri-state node \"ALU:inst36\|gdfx_temp6\" into a selector" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 816 1192 1256 960 "inst" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:inst36\|gdfx_temp5\" " "Warning: Converted tri-state node \"ALU:inst36\|gdfx_temp5\" into a selector" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 816 1192 1256 960 "inst" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:inst36\|gdfx_temp4\" " "Warning: Converted tri-state node \"ALU:inst36\|gdfx_temp4\" into a selector" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 816 1192 1256 960 "inst" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:inst36\|gdfx_temp3\" " "Warning: Converted tri-state node \"ALU:inst36\|gdfx_temp3\" into a selector" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 816 1192 1256 960 "inst" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:inst36\|gdfx_temp2\" " "Warning: Converted tri-state node \"ALU:inst36\|gdfx_temp2\" into a selector" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 816 1192 1256 960 "inst" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:inst36\|gdfx_temp1\" " "Warning: Converted tri-state node \"ALU:inst36\|gdfx_temp1\" into a selector" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 816 1192 1256 960 "inst" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:inst36\|gdfx_temp0\" " "Warning: Converted tri-state node \"ALU:inst36\|gdfx_temp0\" into a selector" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 816 1192 1256 960 "inst" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "ALU:inst36\|inst19 " "Warning: Converted tri-state buffer \"ALU:inst36\|inst19\" feeding internal logic into a wire" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1232 1280 304 "inst19" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "JO:inst41\|inst4 " "Warning: Converted tri-state buffer \"JO:inst41\|inst4\" feeding internal logic into a wire" {  } { { "JO.bdf" "" { Schematic "F:/Remake/JO.bdf" { { -152 -64 -16 -120 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst37\|inst uAddr:inst4\|inst16 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst37\|inst\" to the node \"uAddr:inst4\|inst16\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst37\|inst1 uAddr:inst4\|inst15 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst37\|inst1\" to the node \"uAddr:inst4\|inst15\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst37\|inst2 uAddr:inst4\|inst14 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst37\|inst2\" to the node \"uAddr:inst4\|inst14\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 184 336 384 216 "inst2" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst37\|inst3 uAddr:inst4\|inst13 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst37\|inst3\" to the node \"uAddr:inst4\|inst13\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst37\|inst4 uAddr:inst4\|inst12 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst37\|inst4\" to the node \"uAddr:inst4\|inst12\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 312 336 384 344 "inst4" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst42\|inst5 uAddr:inst4\|inst11 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst42\|inst5\" to the node \"uAddr:inst4\|inst11\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 376 336 384 408 "inst5" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst42\|inst6 uAddr:inst4\|inst10 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst42\|inst6\" to the node \"uAddr:inst4\|inst10\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 440 336 384 472 "inst6" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst37\|inst7 uAddr:inst4\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst37\|inst7\" to the node \"uAddr:inst4\|inst\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst EN:inst37\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst\" to the node \"EN:inst37\|inst\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst1 EN:inst37\|inst1 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst1\" to the node \"EN:inst37\|inst1\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst2 EN:inst37\|inst2 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst2\" to the node \"EN:inst37\|inst2\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 184 336 384 216 "inst2" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst3 EN:inst37\|inst3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst3\" to the node \"EN:inst37\|inst3\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst4 EN:inst37\|inst4 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst4\" to the node \"EN:inst37\|inst4\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 312 336 384 344 "inst4" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst5 EN:inst37\|inst5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst5\" to the node \"EN:inst37\|inst5\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 376 336 384 408 "inst5" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst6 EN:inst37\|inst6 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst6\" to the node \"EN:inst37\|inst6\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 440 336 384 472 "inst6" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst8\|inst7 EN:inst37\|inst7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst8\|inst7\" to the node \"EN:inst37\|inst7\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst TriEn:MDR\|inst19 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst\" to the node \"TriEn:MDR\|inst19\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst1 TriEn:MDR\|inst18 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst1\" to the node \"TriEn:MDR\|inst18\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst2 TriEn:MDR\|inst17 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst2\" to the node \"TriEn:MDR\|inst17\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 184 336 384 216 "inst2" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst3 TriEn:MDR\|inst15 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst3\" to the node \"TriEn:MDR\|inst15\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst4 TriEn:MDR\|inst13 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst4\" to the node \"TriEn:MDR\|inst13\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 312 336 384 344 "inst4" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst5 TriEn:MDR\|inst11 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst5\" to the node \"TriEn:MDR\|inst11\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 376 336 384 408 "inst5" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst6 TriEn:MDR\|inst9 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst6\" to the node \"TriEn:MDR\|inst9\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 440 336 384 472 "inst6" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EN:inst34\|inst7 TriEn:MDR\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"EN:inst34\|inst7\" to the node \"TriEn:MDR\|inst\" into a wire" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|inst2 Register8:STA\|inst9 " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|inst2\" to the node \"Register8:STA\|inst9\" into an OR gate" {  } { { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 960 368 416 992 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|EN:inst10\|inst7 ALU:inst36\|Register8:inst3\|inst " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|EN:inst10\|inst7\" to the node \"ALU:inst36\|Register8:inst3\|inst\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "EN:inst43\|inst Register8:MAR\|inst11 " "Warning: Converted the fan-out from the tri-state buffer \"EN:inst43\|inst\" to the node \"Register8:MAR\|inst11\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "EN:inst43\|inst1 Register8:MAR\|inst10 " "Warning: Converted the fan-out from the tri-state buffer \"EN:inst43\|inst1\" to the node \"Register8:MAR\|inst10\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|EN:inst6\|inst2 Register8:MAR\|inst9 " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|EN:inst6\|inst2\" to the node \"Register8:MAR\|inst9\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 184 336 384 216 "inst2" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|EN:inst6\|inst3 Register8:MAR\|inst8 " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|EN:inst6\|inst3\" to the node \"Register8:MAR\|inst8\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|EN:inst6\|inst4 Register8:MAR\|inst7 " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|EN:inst6\|inst4\" to the node \"Register8:MAR\|inst7\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 312 336 384 344 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|EN:inst6\|inst5 Register8:MAR\|inst6 " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|EN:inst6\|inst5\" to the node \"Register8:MAR\|inst6\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 376 336 384 408 "inst5" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|EN:inst6\|inst6 Register8:MAR\|inst5 " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|EN:inst6\|inst6\" to the node \"Register8:MAR\|inst5\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 440 336 384 472 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst36\|EN:inst6\|inst7 Register8:MAR\|inst " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst36\|EN:inst6\|inst7\" to the node \"Register8:MAR\|inst\" into an OR gate" {  } { { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Info: Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Info: Implemented 363 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 09:32:59 2021 " "Info: Processing ended: Sun May 23 09:32:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 09:32:59 2021 " "Info: Processing started: Sun May 23 09:32:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Remake -c Remake " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Remake -c Remake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Remake EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Remake\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10  " "Info: Automatically promoted node inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Driver:inst3\|inst4  " "Info: Automatically promoted node Driver:inst3\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 840 888 1464 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst10 " "Info: Destination node inst10" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Info: Destination node inst20" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 984 1032 1464 "inst20" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 744 792 1464 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Registers:inst7\|inst49~55 " "Info: Destination node Registers:inst7\|inst49~55" {  } { { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|inst49~55 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 936 984 1464 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1264 -336 -160 1280 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -336 -160 1312 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst3|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 744 792 1464 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 840 888 1464 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 936 984 1464 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 984 1032 1464 "inst20" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Registers:inst7\|inst48  " "Info: Automatically promoted node Registers:inst7\|inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 0 584 648 48 "inst48" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|inst48 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Registers:inst7\|inst49  " "Info: Automatically promoted node Registers:inst7\|inst49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|inst49 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test0 " "Warning: Node \"test0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test1 " "Warning: Node \"test1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test2 " "Warning: Node \"test2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test3 " "Warning: Node \"test3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test4 " "Warning: Node \"test4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test5 " "Warning: Node \"test5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test6 " "Warning: Node \"test6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test7 " "Warning: Node \"test7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "test7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testEn " "Warning: Node \"testEn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "testEn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.579 ns register register " "Info: Estimated most critical path is register to register delay of 24.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst11 1 REG LAB_X25_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y12; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.651 ns) 1.565 ns Registers:inst7\|EN:inst10\|inst~103 2 COMB LAB_X22_Y12 1 " "Info: 2: + IC(0.914 ns) + CELL(0.651 ns) = 1.565 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst~103'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { Registers:inst7|Register8:R1|inst11 Registers:inst7|EN:inst10|inst~103 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 2.376 ns Registers:inst7\|EN:inst10\|inst~104 3 COMB LAB_X22_Y12 2 " "Info: 3: + IC(0.160 ns) + CELL(0.651 ns) = 2.376 ns; Loc. = LAB_X22_Y12; Fanout = 2; COMB Node = 'Registers:inst7\|EN:inst10\|inst~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Registers:inst7|EN:inst10|inst~103 Registers:inst7|EN:inst10|inst~104 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.614 ns) 3.150 ns EN:inst43\|inst~461 4 COMB LAB_X22_Y12 11 " "Info: 4: + IC(0.160 ns) + CELL(0.614 ns) = 3.150 ns; Loc. = LAB_X22_Y12; Fanout = 11; COMB Node = 'EN:inst43\|inst~461'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~461 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 4.268 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LAB_X23_Y12 12 " "Info: 5: + IC(0.467 ns) + CELL(0.651 ns) = 4.268 ns; Loc. = LAB_X23_Y12; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { EN:inst43|inst~461 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.202 ns) 5.075 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LAB_X23_Y12 3 " "Info: 6: + IC(0.605 ns) + CELL(0.202 ns) = 5.075 ns; Loc. = LAB_X23_Y12; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 5.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LAB_X23_Y12 2 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 5.886 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 6.697 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst5~10 8 COMB LAB_X23_Y12 2 " "Info: 8: + IC(0.605 ns) + CELL(0.206 ns) = 6.697 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 7.508 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst11\|FullAdder:inst2\|inst5~10 9 COMB LAB_X23_Y12 2 " "Info: 9: + IC(0.605 ns) + CELL(0.206 ns) = 7.508 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst11\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst11|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.206 ns) 9.036 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst12\|FullAdder:inst2\|inst2 10 COMB LAB_X23_Y11 2 " "Info: 10: + IC(1.322 ns) + CELL(0.206 ns) = 9.036 ns; Loc. = LAB_X23_Y11; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst12\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst11|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst12|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.650 ns) 10.563 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst18\|FullAdder:inst2\|inst2~27 11 COMB LAB_X23_Y12 2 " "Info: 11: + IC(0.877 ns) + CELL(0.650 ns) = 10.563 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst18\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst12|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst18|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.650 ns) 12.105 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst2 12 COMB LAB_X22_Y9 2 " "Info: 12: + IC(0.892 ns) + CELL(0.650 ns) = 12.105 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst18|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 12.912 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst31\|FullAdder:inst2\|inst5~10 13 COMB LAB_X22_Y9 2 " "Info: 13: + IC(0.441 ns) + CELL(0.366 ns) = 12.912 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst31\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst31|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.206 ns) 14.406 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst2~25 14 COMB LAB_X24_Y9 2 " "Info: 14: + IC(1.288 ns) + CELL(0.206 ns) = 14.406 ns; Loc. = LAB_X24_Y9; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst31|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.370 ns) 15.900 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst37\|FullAdder:inst2\|inst2 15 COMB LAB_X22_Y9 3 " "Info: 15: + IC(1.124 ns) + CELL(0.370 ns) = 15.900 ns; Loc. = LAB_X22_Y9; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst37\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst37|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 16.711 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst\|45~13 16 COMB LAB_X22_Y9 2 " "Info: 16: + IC(0.441 ns) + CELL(0.370 ns) = 16.711 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst\|45~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst37|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst|45~13 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.370 ns) 18.615 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~31 17 COMB LAB_X25_Y8 3 " "Info: 17: + IC(1.534 ns) + CELL(0.370 ns) = 18.615 ns; Loc. = LAB_X25_Y8; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst|45~13 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~31 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 19.426 ns ALU:inst36\|EN:inst10\|inst7~136 18 COMB LAB_X25_Y8 3 " "Info: 18: + IC(0.605 ns) + CELL(0.206 ns) = 19.426 ns; Loc. = LAB_X25_Y8; Fanout = 3; COMB Node = 'ALU:inst36\|EN:inst10\|inst7~136'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~31 ALU:inst36|EN:inst10|inst7~136 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 20.237 ns ALU:inst36\|inst2~24 19 COMB LAB_X25_Y8 2 " "Info: 19: + IC(0.187 ns) + CELL(0.624 ns) = 20.237 ns; Loc. = LAB_X25_Y8; Fanout = 2; COMB Node = 'ALU:inst36\|inst2~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst36|EN:inst10|inst7~136 ALU:inst36|inst2~24 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 960 368 416 992 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 21.048 ns JO:inst41\|inst12~29 20 COMB LAB_X25_Y8 6 " "Info: 20: + IC(0.605 ns) + CELL(0.206 ns) = 21.048 ns; Loc. = LAB_X25_Y8; Fanout = 6; COMB Node = 'JO:inst41\|inst12~29'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst36|inst2~24 JO:inst41|inst12~29 } "NODE_NAME" } } { "JO.bdf" "" { Schematic "F:/Remake/JO.bdf" { { -136 16 80 -88 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 21.859 ns 256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst2\|inst5~423 21 COMB LAB_X25_Y8 1 " "Info: 21: + IC(0.160 ns) + CELL(0.651 ns) = 21.859 ns; Loc. = LAB_X25_Y8; Fanout = 1; COMB Node = '256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst2\|inst5~423'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { JO:inst41|inst12~29 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~423 } "NODE_NAME" } } { "1bit2chooser.bdf" "" { Schematic "F:/Remake/1bit2chooser.bdf" { { 112 496 560 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 22.977 ns 256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst2\|inst5~424 22 COMB LAB_X26_Y8 1 " "Info: 22: + IC(0.912 ns) + CELL(0.206 ns) = 22.977 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = '256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst2\|inst5~424'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~423 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~424 } "NODE_NAME" } } { "1bit2chooser.bdf" "" { Schematic "F:/Remake/1bit2chooser.bdf" { { 112 496 560 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.651 ns) 24.471 ns 256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst2\|inst5~425 23 COMB LAB_X24_Y8 1 " "Info: 23: + IC(0.843 ns) + CELL(0.651 ns) = 24.471 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = '256Plus1:uPC\|2plus1:inst3\|1bit2chooser:inst2\|inst5~425'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~424 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~425 } "NODE_NAME" } } { "1bit2chooser.bdf" "" { Schematic "F:/Remake/1bit2chooser.bdf" { { 112 496 560 160 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 24.579 ns 256Plus1:uPC\|2plus1:inst3\|inst6 24 REG LAB_X24_Y8 4 " "Info: 24: + IC(0.000 ns) + CELL(0.108 ns) = 24.579 ns; Loc. = LAB_X24_Y8; Fanout = 4; REG Node = '256Plus1:uPC\|2plus1:inst3\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~425 256Plus1:uPC|2plus1:inst3|inst6 } "NODE_NAME" } } { "2plus1.bdf" "" { Schematic "F:/Remake/2plus1.bdf" { { 96 576 656 160 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.672 ns ( 39.35 % ) " "Info: Total cell delay = 9.672 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.907 ns ( 60.65 % ) " "Info: Total interconnect delay = 14.907 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.579 ns" { Registers:inst7|Register8:R1|inst11 Registers:inst7|EN:inst10|inst~103 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~461 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst11|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst12|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst18|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst31|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst37|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst|45~13 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~31 ALU:inst36|EN:inst10|inst7~136 ALU:inst36|inst2~24 JO:inst41|inst12~29 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~423 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~424 256Plus1:uPC|2plus1:inst3|1bit2chooser:inst2|inst5~425 256Plus1:uPC|2plus1:inst3|inst6 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Warning: Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus0 0 " "Info: Pin \"Bus0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus1 0 " "Info: Pin \"Bus1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus2 0 " "Info: Pin \"Bus2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus3 0 " "Info: Pin \"Bus3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus4 0 " "Info: Pin \"Bus4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus5 0 " "Info: Pin \"Bus5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus6 0 " "Info: Pin \"Bus6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus7 0 " "Info: Pin \"Bus7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM0 0 " "Info: Pin \"RAM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM1 0 " "Info: Pin \"RAM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM2 0 " "Info: Pin \"RAM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM3 0 " "Info: Pin \"RAM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM4 0 " "Info: Pin \"RAM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM5 0 " "Info: Pin \"RAM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM6 0 " "Info: Pin \"RAM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM7 0 " "Info: Pin \"RAM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM0 0 " "Info: Pin \"ROM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM1 0 " "Info: Pin \"ROM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM2 0 " "Info: Pin \"ROM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM3 0 " "Info: Pin \"ROM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM4 0 " "Info: Pin \"ROM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM5 0 " "Info: Pin \"ROM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM6 0 " "Info: Pin \"ROM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROM7 0 " "Info: Pin \"ROM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR7 0 " "Info: Pin \"MAR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR6 0 " "Info: Pin \"MAR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR5 0 " "Info: Pin \"MAR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR4 0 " "Info: Pin \"MAR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR3 0 " "Info: Pin \"MAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR2 0 " "Info: Pin \"MAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR1 0 " "Info: Pin \"MAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR0 0 " "Info: Pin \"MAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CF 0 " "Info: Pin \"CF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZF 0 " "Info: Pin \"ZF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SF 0 " "Info: Pin \"SF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF 0 " "Info: Pin \"OF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC0 0 " "Info: Pin \"PC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC1 0 " "Info: Pin \"PC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC2 0 " "Info: Pin \"PC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC3 0 " "Info: Pin \"PC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC4 0 " "Info: Pin \"PC4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC5 0 " "Info: Pin \"PC5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC6 0 " "Info: Pin \"PC6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC7 0 " "Info: Pin \"PC7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR1 (inverted) " "Info: Following pins have the same output enable: uIR1 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM0 3.3-V LVTTL " "Info: Type bi-directional pin RAM0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM0" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 904 1816 1992 920 "RAM0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM1 3.3-V LVTTL " "Info: Type bi-directional pin RAM1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM1" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 888 1816 1992 904 "RAM1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM2 3.3-V LVTTL " "Info: Type bi-directional pin RAM2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM2" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 872 1816 1992 888 "RAM2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM3 3.3-V LVTTL " "Info: Type bi-directional pin RAM3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 856 1816 1992 872 "RAM3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM4 3.3-V LVTTL " "Info: Type bi-directional pin RAM4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM4" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 840 1816 1992 856 "RAM4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM5 3.3-V LVTTL " "Info: Type bi-directional pin RAM5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM5" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 824 1816 1992 840 "RAM5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM6 3.3-V LVTTL " "Info: Type bi-directional pin RAM6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM6" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 808 1816 1992 824 "RAM6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM7 3.3-V LVTTL " "Info: Type bi-directional pin RAM7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM7" } } } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 792 1816 1992 808 "RAM7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 09:33:03 2021 " "Info: Processing ended: Sun May 23 09:33:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 09:33:04 2021 " "Info: Processing started: Sun May 23 09:33:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Remake -c Remake " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Remake -c Remake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 09:33:05 2021 " "Info: Processing ended: Sun May 23 09:33:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 09:33:06 2021 " "Info: Processing started: Sun May 23 09:33:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Remake -c Remake --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Remake -c Remake --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR3 " "Info: Assuming node \"uIR3\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 -368 -200 1552 "uIR3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR2 " "Info: Assuming node \"uIR2\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 -368 -200 1568 "uIR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -680 -512 1312 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "LXMC " "Info: Assuming node \"LXMC\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1280 -680 -512 1296 "LXMC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LXMC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR11 " "Info: Assuming node \"uIR11\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 416 584 1552 "uIR11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR9 " "Info: Assuming node \"uIR9\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1568 416 584 1584 "uIR9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR10 " "Info: Assuming node \"uIR10\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 416 584 1568 "uIR10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 440 -536 -368 456 "uIR4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 424 -536 -368 440 "uIR5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 840 888 1464 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 936 984 1464 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 984 1032 1464 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Registers:inst7\|inst49 " "Info: Detected gated clock \"Registers:inst7\|inst49\" as buffer" {  } { { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Registers:inst7\|inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Registers:inst7\|inst48 " "Info: Detected gated clock \"Registers:inst7\|inst48\" as buffer" {  } { { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 0 584 648 48 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Registers:inst7\|inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Registers:inst7\|inst49~55 " "Info: Detected gated clock \"Registers:inst7\|inst49~55\" as buffer" {  } { { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Registers:inst7\|inst49~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 744 792 1464 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Register8:IR\|inst11 " "Info: Detected ripple clock \"Register8:IR\|inst11\" as buffer" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Register8:IR\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Register8:IR\|inst9 " "Info: Detected ripple clock \"Register8:IR\|inst9\" as buffer" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 544 232 296 624 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Register8:IR\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Register8:IR\|inst10 " "Info: Detected ripple clock \"Register8:IR\|inst10\" as buffer" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Register8:IR\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Register8:IR\|inst8 " "Info: Detected ripple clock \"Register8:IR\|inst8\" as buffer" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Register8:IR\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Selector2:inst28\|inst35 " "Info: Detected gated clock \"Selector2:inst28\|inst35\" as buffer" {  } { { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector2:inst28\|inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Selector2:inst28\|inst34 " "Info: Detected gated clock \"Selector2:inst28\|inst34\" as buffer" {  } { { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector2:inst28\|inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Driver:inst3\|inst5 " "Info: Detected ripple clock \"Driver:inst3\|inst5\" as buffer" {  } { { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 168 320 384 248 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Driver:inst3\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Driver:inst3\|inst4 " "Info: Detected gated clock \"Driver:inst3\|inst4\" as buffer" {  } { { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Driver:inst3\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR3 register Registers:inst7\|Register8:R1\|inst register Register8:STA\|inst8 43.78 MHz 22.841 ns Internal " "Info: Clock \"uIR3\" has Internal fmax of 43.78 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Register8:STA\|inst8\" (period= 22.841 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.889 ns + Longest register register " "Info: + Longest register to register delay is 20.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.623 ns) 3.649 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LCCOMB_X23_Y12_N0 12 " "Info: 5: + IC(0.414 ns) + CELL(0.623 ns) = 3.649 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.202 ns) 4.243 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LCCOMB_X23_Y12_N10 3 " "Info: 6: + IC(0.392 ns) + CELL(0.202 ns) = 4.243 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.822 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LCCOMB_X23_Y12_N30 2 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.822 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 5.407 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 8 COMB LCCOMB_X23_Y12_N8 2 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 5.407 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 6.395 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 9 COMB LCCOMB_X23_Y12_N6 2 " "Info: 9: + IC(0.365 ns) + CELL(0.623 ns) = 6.395 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 7.725 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 10 COMB LCCOMB_X23_Y9_N24 2 " "Info: 10: + IC(1.124 ns) + CELL(0.206 ns) = 7.725 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 8.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.411 ns) + CELL(0.647 ns) = 8.783 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 9.843 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 12 COMB LCCOMB_X23_Y9_N14 2 " "Info: 12: + IC(0.409 ns) + CELL(0.651 ns) = 9.843 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 10.597 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 13 COMB LCCOMB_X23_Y9_N0 2 " "Info: 13: + IC(0.384 ns) + CELL(0.370 ns) = 10.597 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 11.648 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 14 COMB LCCOMB_X23_Y9_N26 2 " "Info: 14: + IC(0.685 ns) + CELL(0.366 ns) = 11.648 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 12.882 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 15 COMB LCCOMB_X24_Y9_N2 2 " "Info: 15: + IC(1.028 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 13.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N20 2 " "Info: 16: + IC(0.389 ns) + CELL(0.615 ns) = 13.886 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.637 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 17 COMB LCCOMB_X24_Y9_N30 2 " "Info: 17: + IC(0.385 ns) + CELL(0.366 ns) = 14.637 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 16.124 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 18 COMB LCCOMB_X23_Y8_N16 2 " "Info: 18: + IC(1.117 ns) + CELL(0.370 ns) = 16.124 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 17.177 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 19 COMB LCCOMB_X22_Y8_N30 3 " "Info: 19: + IC(0.683 ns) + CELL(0.370 ns) = 17.177 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 18.466 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 20 COMB LCCOMB_X23_Y8_N10 2 " "Info: 20: + IC(0.638 ns) + CELL(0.651 ns) = 18.466 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 19.529 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 21 COMB LCCOMB_X22_Y8_N20 2 " "Info: 21: + IC(0.693 ns) + CELL(0.370 ns) = 19.529 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 20.781 ns ALU:inst36\|inst20 22 COMB LCCOMB_X23_Y8_N0 1 " "Info: 22: + IC(0.718 ns) + CELL(0.534 ns) = 20.781 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.889 ns Register8:STA\|inst8 23 REG LCFF_X23_Y8_N1 1 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 20.889 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.421 ns ( 40.31 % ) " "Info: Total cell delay = 8.421 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.468 ns ( 59.69 % ) " "Info: Total interconnect delay = 12.468 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.688 ns - Smallest " "Info: - Smallest clock skew is -1.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR3 destination 10.048 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR3\" to destination register is 10.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR3 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'uIR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR3 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 -368 -200 1552 "uIR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.206 ns) 3.201 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(2.031 ns) + CELL(0.206 ns) = 3.201 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { uIR3 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.589 ns) 4.849 ns inst10 3 COMB LCCOMB_X26_Y11_N22 1 " "Info: 3: + IC(1.059 ns) + CELL(0.589 ns) = 4.849 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Driver:inst3|inst4 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 8.493 ns inst10~clkctrl 4 COMB CLKCTRL_G1 19 " "Info: 4: + IC(3.644 ns) + CELL(0.000 ns) = 8.493 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 10.048 ns Register8:STA\|inst8 5 REG LCFF_X23_Y8_N1 1 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 10.048 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.425 ns ( 24.13 % ) " "Info: Total cell delay = 2.425 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.623 ns ( 75.87 % ) " "Info: Total interconnect delay = 7.623 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { uIR3 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 2.031ns 1.059ns 3.644ns 0.889ns } { 0.000ns 0.964ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR3 source 11.736 ns - Longest register " "Info: - Longest clock path from clock \"uIR3\" to source register is 11.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR3 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'uIR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR3 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 -368 -200 1552 "uIR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.206 ns) 3.201 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(2.031 ns) + CELL(0.206 ns) = 3.201 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { uIR3 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 4.243 ns inst12 3 COMB LCCOMB_X26_Y11_N20 8 " "Info: 3: + IC(0.419 ns) + CELL(0.623 ns) = 4.243 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.274 ns Register8:IR\|inst11 4 REG LCFF_X26_Y8_N31 2 " "Info: 4: + IC(1.061 ns) + CELL(0.970 ns) = 6.274 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 2; REG Node = 'Register8:IR\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 6.913 ns Selector2:inst28\|inst35 5 COMB LCCOMB_X26_Y8_N12 14 " "Info: 5: + IC(0.433 ns) + CELL(0.206 ns) = 6.913 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Register8:IR|inst11 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 8.712 ns Registers:inst7\|inst49 6 COMB LCCOMB_X26_Y11_N16 1 " "Info: 6: + IC(1.184 ns) + CELL(0.615 ns) = 8.712 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 10.166 ns Registers:inst7\|inst49~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.454 ns) + CELL(0.000 ns) = 10.166 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.736 ns Registers:inst7\|Register8:R1\|inst 8 REG LCFF_X23_Y13_N11 1 " "Info: 8: + IC(0.904 ns) + CELL(0.666 ns) = 11.736 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.250 ns ( 36.21 % ) " "Info: Total cell delay = 4.250 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.486 ns ( 63.79 % ) " "Info: Total interconnect delay = 7.486 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.736 ns" { uIR3 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.736 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.031ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.964ns 0.206ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { uIR3 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 2.031ns 1.059ns 3.644ns 0.889ns } { 0.000ns 0.964ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.736 ns" { uIR3 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.736 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.031ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.964ns 0.206ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { uIR3 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 2.031ns 1.059ns 3.644ns 0.889ns } { 0.000ns 0.964ns 0.206ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.736 ns" { uIR3 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.736 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.031ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.964ns 0.206ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR2 register Registers:inst7\|Register8:R1\|inst register Register8:STA\|inst8 43.78 MHz 22.841 ns Internal " "Info: Clock \"uIR2\" has Internal fmax of 43.78 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Register8:STA\|inst8\" (period= 22.841 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.889 ns + Longest register register " "Info: + Longest register to register delay is 20.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.623 ns) 3.649 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LCCOMB_X23_Y12_N0 12 " "Info: 5: + IC(0.414 ns) + CELL(0.623 ns) = 3.649 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.202 ns) 4.243 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LCCOMB_X23_Y12_N10 3 " "Info: 6: + IC(0.392 ns) + CELL(0.202 ns) = 4.243 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.822 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LCCOMB_X23_Y12_N30 2 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.822 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 5.407 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 8 COMB LCCOMB_X23_Y12_N8 2 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 5.407 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 6.395 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 9 COMB LCCOMB_X23_Y12_N6 2 " "Info: 9: + IC(0.365 ns) + CELL(0.623 ns) = 6.395 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 7.725 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 10 COMB LCCOMB_X23_Y9_N24 2 " "Info: 10: + IC(1.124 ns) + CELL(0.206 ns) = 7.725 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 8.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.411 ns) + CELL(0.647 ns) = 8.783 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 9.843 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 12 COMB LCCOMB_X23_Y9_N14 2 " "Info: 12: + IC(0.409 ns) + CELL(0.651 ns) = 9.843 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 10.597 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 13 COMB LCCOMB_X23_Y9_N0 2 " "Info: 13: + IC(0.384 ns) + CELL(0.370 ns) = 10.597 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 11.648 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 14 COMB LCCOMB_X23_Y9_N26 2 " "Info: 14: + IC(0.685 ns) + CELL(0.366 ns) = 11.648 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 12.882 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 15 COMB LCCOMB_X24_Y9_N2 2 " "Info: 15: + IC(1.028 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 13.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N20 2 " "Info: 16: + IC(0.389 ns) + CELL(0.615 ns) = 13.886 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.637 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 17 COMB LCCOMB_X24_Y9_N30 2 " "Info: 17: + IC(0.385 ns) + CELL(0.366 ns) = 14.637 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 16.124 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 18 COMB LCCOMB_X23_Y8_N16 2 " "Info: 18: + IC(1.117 ns) + CELL(0.370 ns) = 16.124 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 17.177 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 19 COMB LCCOMB_X22_Y8_N30 3 " "Info: 19: + IC(0.683 ns) + CELL(0.370 ns) = 17.177 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 18.466 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 20 COMB LCCOMB_X23_Y8_N10 2 " "Info: 20: + IC(0.638 ns) + CELL(0.651 ns) = 18.466 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 19.529 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 21 COMB LCCOMB_X22_Y8_N20 2 " "Info: 21: + IC(0.693 ns) + CELL(0.370 ns) = 19.529 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 20.781 ns ALU:inst36\|inst20 22 COMB LCCOMB_X23_Y8_N0 1 " "Info: 22: + IC(0.718 ns) + CELL(0.534 ns) = 20.781 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.889 ns Register8:STA\|inst8 23 REG LCFF_X23_Y8_N1 1 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 20.889 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.421 ns ( 40.31 % ) " "Info: Total cell delay = 8.421 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.468 ns ( 59.69 % ) " "Info: Total interconnect delay = 12.468 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.688 ns - Smallest " "Info: - Smallest clock skew is -1.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR2 destination 10.138 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR2\" to destination register is 10.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR2 1 CLK PIN_92 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 5; CLK Node = 'uIR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR2 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 -368 -200 1568 "uIR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.370 ns) 3.291 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.957 ns) + CELL(0.370 ns) = 3.291 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { uIR2 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.589 ns) 4.939 ns inst10 3 COMB LCCOMB_X26_Y11_N22 1 " "Info: 3: + IC(1.059 ns) + CELL(0.589 ns) = 4.939 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Driver:inst3|inst4 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 8.583 ns inst10~clkctrl 4 COMB CLKCTRL_G1 19 " "Info: 4: + IC(3.644 ns) + CELL(0.000 ns) = 8.583 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 10.138 ns Register8:STA\|inst8 5 REG LCFF_X23_Y8_N1 1 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 10.138 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 25.54 % ) " "Info: Total cell delay = 2.589 ns ( 25.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.549 ns ( 74.46 % ) " "Info: Total interconnect delay = 7.549 ns ( 74.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.138 ns" { uIR2 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.138 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.957ns 1.059ns 3.644ns 0.889ns } { 0.000ns 0.964ns 0.370ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR2 source 11.826 ns - Longest register " "Info: - Longest clock path from clock \"uIR2\" to source register is 11.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR2 1 CLK PIN_92 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 5; CLK Node = 'uIR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR2 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 -368 -200 1568 "uIR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.370 ns) 3.291 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.957 ns) + CELL(0.370 ns) = 3.291 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { uIR2 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 4.333 ns inst12 3 COMB LCCOMB_X26_Y11_N20 8 " "Info: 3: + IC(0.419 ns) + CELL(0.623 ns) = 4.333 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.364 ns Register8:IR\|inst11 4 REG LCFF_X26_Y8_N31 2 " "Info: 4: + IC(1.061 ns) + CELL(0.970 ns) = 6.364 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 2; REG Node = 'Register8:IR\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 7.003 ns Selector2:inst28\|inst35 5 COMB LCCOMB_X26_Y8_N12 14 " "Info: 5: + IC(0.433 ns) + CELL(0.206 ns) = 7.003 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Register8:IR|inst11 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 8.802 ns Registers:inst7\|inst49 6 COMB LCCOMB_X26_Y11_N16 1 " "Info: 6: + IC(1.184 ns) + CELL(0.615 ns) = 8.802 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 10.256 ns Registers:inst7\|inst49~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.454 ns) + CELL(0.000 ns) = 10.256 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.826 ns Registers:inst7\|Register8:R1\|inst 8 REG LCFF_X23_Y13_N11 1 " "Info: 8: + IC(0.904 ns) + CELL(0.666 ns) = 11.826 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.414 ns ( 37.32 % ) " "Info: Total cell delay = 4.414 ns ( 37.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.412 ns ( 62.68 % ) " "Info: Total interconnect delay = 7.412 ns ( 62.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.826 ns" { uIR2 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.826 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.957ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.964ns 0.370ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.138 ns" { uIR2 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.138 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.957ns 1.059ns 3.644ns 0.889ns } { 0.000ns 0.964ns 0.370ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.826 ns" { uIR2 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.826 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.957ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.964ns 0.370ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.138 ns" { uIR2 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.138 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.957ns 1.059ns 3.644ns 0.889ns } { 0.000ns 0.964ns 0.370ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.826 ns" { uIR2 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.826 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.957ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.964ns 0.370ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register Registers:inst7\|Register8:R1\|inst register Register8:STA\|inst8 43.78 MHz 22.841 ns Internal " "Info: Clock \"START\" has Internal fmax of 43.78 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Register8:STA\|inst8\" (period= 22.841 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.889 ns + Longest register register " "Info: + Longest register to register delay is 20.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.623 ns) 3.649 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LCCOMB_X23_Y12_N0 12 " "Info: 5: + IC(0.414 ns) + CELL(0.623 ns) = 3.649 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.202 ns) 4.243 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LCCOMB_X23_Y12_N10 3 " "Info: 6: + IC(0.392 ns) + CELL(0.202 ns) = 4.243 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.822 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LCCOMB_X23_Y12_N30 2 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.822 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 5.407 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 8 COMB LCCOMB_X23_Y12_N8 2 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 5.407 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 6.395 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 9 COMB LCCOMB_X23_Y12_N6 2 " "Info: 9: + IC(0.365 ns) + CELL(0.623 ns) = 6.395 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 7.725 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 10 COMB LCCOMB_X23_Y9_N24 2 " "Info: 10: + IC(1.124 ns) + CELL(0.206 ns) = 7.725 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 8.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.411 ns) + CELL(0.647 ns) = 8.783 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 9.843 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 12 COMB LCCOMB_X23_Y9_N14 2 " "Info: 12: + IC(0.409 ns) + CELL(0.651 ns) = 9.843 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 10.597 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 13 COMB LCCOMB_X23_Y9_N0 2 " "Info: 13: + IC(0.384 ns) + CELL(0.370 ns) = 10.597 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 11.648 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 14 COMB LCCOMB_X23_Y9_N26 2 " "Info: 14: + IC(0.685 ns) + CELL(0.366 ns) = 11.648 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 12.882 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 15 COMB LCCOMB_X24_Y9_N2 2 " "Info: 15: + IC(1.028 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 13.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N20 2 " "Info: 16: + IC(0.389 ns) + CELL(0.615 ns) = 13.886 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.637 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 17 COMB LCCOMB_X24_Y9_N30 2 " "Info: 17: + IC(0.385 ns) + CELL(0.366 ns) = 14.637 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 16.124 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 18 COMB LCCOMB_X23_Y8_N16 2 " "Info: 18: + IC(1.117 ns) + CELL(0.370 ns) = 16.124 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 17.177 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 19 COMB LCCOMB_X22_Y8_N30 3 " "Info: 19: + IC(0.683 ns) + CELL(0.370 ns) = 17.177 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 18.466 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 20 COMB LCCOMB_X23_Y8_N10 2 " "Info: 20: + IC(0.638 ns) + CELL(0.651 ns) = 18.466 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 19.529 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 21 COMB LCCOMB_X22_Y8_N20 2 " "Info: 21: + IC(0.693 ns) + CELL(0.370 ns) = 19.529 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 20.781 ns ALU:inst36\|inst20 22 COMB LCCOMB_X23_Y8_N0 1 " "Info: 22: + IC(0.718 ns) + CELL(0.534 ns) = 20.781 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.889 ns Register8:STA\|inst8 23 REG LCFF_X23_Y8_N1 1 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 20.889 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.421 ns ( 40.31 % ) " "Info: Total cell delay = 8.421 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.468 ns ( 59.69 % ) " "Info: Total interconnect delay = 12.468 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.688 ns - Smallest " "Info: - Smallest clock skew is -1.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 12.232 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 12.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -680 -512 1312 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.589 ns Driver:inst3\|inst5 2 REG LCFF_X25_Y9_N25 1 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.589 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 1; REG Node = 'Driver:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { START Driver:inst3|inst5 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 168 320 384 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.624 ns) 5.385 ns Driver:inst3\|inst4 3 COMB LCCOMB_X26_Y11_N26 10 " "Info: 3: + IC(1.172 ns) + CELL(0.624 ns) = 5.385 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Driver:inst3|inst5 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.589 ns) 7.033 ns inst10 4 COMB LCCOMB_X26_Y11_N22 1 " "Info: 4: + IC(1.059 ns) + CELL(0.589 ns) = 7.033 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Driver:inst3|inst4 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 10.677 ns inst10~clkctrl 5 COMB CLKCTRL_G1 19 " "Info: 5: + IC(3.644 ns) + CELL(0.000 ns) = 10.677 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.232 ns Register8:STA\|inst8 6 REG LCFF_X23_Y8_N1 1 " "Info: 6: + IC(0.889 ns) + CELL(0.666 ns) = 12.232 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 32.69 % ) " "Info: Total cell delay = 3.999 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.233 ns ( 67.31 % ) " "Info: Total interconnect delay = 8.233 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 13.920 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 13.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -680 -512 1312 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.589 ns Driver:inst3\|inst5 2 REG LCFF_X25_Y9_N25 1 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.589 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 1; REG Node = 'Driver:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { START Driver:inst3|inst5 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 168 320 384 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.624 ns) 5.385 ns Driver:inst3\|inst4 3 COMB LCCOMB_X26_Y11_N26 10 " "Info: 3: + IC(1.172 ns) + CELL(0.624 ns) = 5.385 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Driver:inst3|inst5 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 6.427 ns inst12 4 COMB LCCOMB_X26_Y11_N20 8 " "Info: 4: + IC(0.419 ns) + CELL(0.623 ns) = 6.427 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 8.458 ns Register8:IR\|inst11 5 REG LCFF_X26_Y8_N31 2 " "Info: 5: + IC(1.061 ns) + CELL(0.970 ns) = 8.458 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 2; REG Node = 'Register8:IR\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 9.097 ns Selector2:inst28\|inst35 6 COMB LCCOMB_X26_Y8_N12 14 " "Info: 6: + IC(0.433 ns) + CELL(0.206 ns) = 9.097 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Register8:IR|inst11 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 10.896 ns Registers:inst7\|inst49 7 COMB LCCOMB_X26_Y11_N16 1 " "Info: 7: + IC(1.184 ns) + CELL(0.615 ns) = 10.896 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 12.350 ns Registers:inst7\|inst49~clkctrl 8 COMB CLKCTRL_G4 8 " "Info: 8: + IC(1.454 ns) + CELL(0.000 ns) = 12.350 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 13.920 ns Registers:inst7\|Register8:R1\|inst 9 REG LCFF_X23_Y13_N11 1 " "Info: 9: + IC(0.904 ns) + CELL(0.666 ns) = 13.920 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.824 ns ( 41.84 % ) " "Info: Total cell delay = 5.824 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.096 ns ( 58.16 % ) " "Info: Total interconnect delay = 8.096 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.920 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.920 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.920 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.920 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.920 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.920 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LXMC register Registers:inst7\|Register8:R1\|inst register Register8:STA\|inst8 43.78 MHz 22.841 ns Internal " "Info: Clock \"LXMC\" has Internal fmax of 43.78 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Register8:STA\|inst8\" (period= 22.841 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.889 ns + Longest register register " "Info: + Longest register to register delay is 20.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.623 ns) 3.649 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LCCOMB_X23_Y12_N0 12 " "Info: 5: + IC(0.414 ns) + CELL(0.623 ns) = 3.649 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.202 ns) 4.243 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LCCOMB_X23_Y12_N10 3 " "Info: 6: + IC(0.392 ns) + CELL(0.202 ns) = 4.243 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.822 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LCCOMB_X23_Y12_N30 2 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.822 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 5.407 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 8 COMB LCCOMB_X23_Y12_N8 2 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 5.407 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 6.395 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 9 COMB LCCOMB_X23_Y12_N6 2 " "Info: 9: + IC(0.365 ns) + CELL(0.623 ns) = 6.395 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 7.725 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 10 COMB LCCOMB_X23_Y9_N24 2 " "Info: 10: + IC(1.124 ns) + CELL(0.206 ns) = 7.725 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 8.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.411 ns) + CELL(0.647 ns) = 8.783 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 9.843 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 12 COMB LCCOMB_X23_Y9_N14 2 " "Info: 12: + IC(0.409 ns) + CELL(0.651 ns) = 9.843 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 10.597 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 13 COMB LCCOMB_X23_Y9_N0 2 " "Info: 13: + IC(0.384 ns) + CELL(0.370 ns) = 10.597 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 11.648 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 14 COMB LCCOMB_X23_Y9_N26 2 " "Info: 14: + IC(0.685 ns) + CELL(0.366 ns) = 11.648 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 12.882 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 15 COMB LCCOMB_X24_Y9_N2 2 " "Info: 15: + IC(1.028 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 13.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N20 2 " "Info: 16: + IC(0.389 ns) + CELL(0.615 ns) = 13.886 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.637 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 17 COMB LCCOMB_X24_Y9_N30 2 " "Info: 17: + IC(0.385 ns) + CELL(0.366 ns) = 14.637 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 16.124 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 18 COMB LCCOMB_X23_Y8_N16 2 " "Info: 18: + IC(1.117 ns) + CELL(0.370 ns) = 16.124 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 17.177 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 19 COMB LCCOMB_X22_Y8_N30 3 " "Info: 19: + IC(0.683 ns) + CELL(0.370 ns) = 17.177 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 18.466 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 20 COMB LCCOMB_X23_Y8_N10 2 " "Info: 20: + IC(0.638 ns) + CELL(0.651 ns) = 18.466 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 19.529 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 21 COMB LCCOMB_X22_Y8_N20 2 " "Info: 21: + IC(0.693 ns) + CELL(0.370 ns) = 19.529 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 20.781 ns ALU:inst36\|inst20 22 COMB LCCOMB_X23_Y8_N0 1 " "Info: 22: + IC(0.718 ns) + CELL(0.534 ns) = 20.781 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.889 ns Register8:STA\|inst8 23 REG LCFF_X23_Y8_N1 1 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 20.889 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.421 ns ( 40.31 % ) " "Info: Total cell delay = 8.421 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.468 ns ( 59.69 % ) " "Info: Total interconnect delay = 12.468 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.688 ns - Smallest " "Info: - Smallest clock skew is -1.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 10.247 ns + Shortest register " "Info: + Shortest clock path from clock \"LXMC\" to destination register is 10.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1280 -680 -512 1296 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.650 ns) 3.400 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.600 ns) + CELL(0.650 ns) = 3.400 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { LXMC Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.589 ns) 5.048 ns inst10 3 COMB LCCOMB_X26_Y11_N22 1 " "Info: 3: + IC(1.059 ns) + CELL(0.589 ns) = 5.048 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Driver:inst3|inst4 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 8.692 ns inst10~clkctrl 4 COMB CLKCTRL_G1 19 " "Info: 4: + IC(3.644 ns) + CELL(0.000 ns) = 8.692 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 10.247 ns Register8:STA\|inst8 5 REG LCFF_X23_Y8_N1 1 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 10.247 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.055 ns ( 29.81 % ) " "Info: Total cell delay = 3.055 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.192 ns ( 70.19 % ) " "Info: Total interconnect delay = 7.192 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.247 ns" { LXMC Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.247 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.600ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.650ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 11.935 ns - Longest register " "Info: - Longest clock path from clock \"LXMC\" to source register is 11.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1280 -680 -512 1296 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.650 ns) 3.400 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.600 ns) + CELL(0.650 ns) = 3.400 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { LXMC Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 4.442 ns inst12 3 COMB LCCOMB_X26_Y11_N20 8 " "Info: 3: + IC(0.419 ns) + CELL(0.623 ns) = 4.442 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.473 ns Register8:IR\|inst11 4 REG LCFF_X26_Y8_N31 2 " "Info: 4: + IC(1.061 ns) + CELL(0.970 ns) = 6.473 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 2; REG Node = 'Register8:IR\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 7.112 ns Selector2:inst28\|inst35 5 COMB LCCOMB_X26_Y8_N12 14 " "Info: 5: + IC(0.433 ns) + CELL(0.206 ns) = 7.112 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Register8:IR|inst11 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 8.911 ns Registers:inst7\|inst49 6 COMB LCCOMB_X26_Y11_N16 1 " "Info: 6: + IC(1.184 ns) + CELL(0.615 ns) = 8.911 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 10.365 ns Registers:inst7\|inst49~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.454 ns) + CELL(0.000 ns) = 10.365 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.935 ns Registers:inst7\|Register8:R1\|inst 8 REG LCFF_X23_Y13_N11 1 " "Info: 8: + IC(0.904 ns) + CELL(0.666 ns) = 11.935 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.880 ns ( 40.89 % ) " "Info: Total cell delay = 4.880 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.055 ns ( 59.11 % ) " "Info: Total interconnect delay = 7.055 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.935 ns" { LXMC Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.935 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.600ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.150ns 0.650ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.247 ns" { LXMC Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.247 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.600ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.650ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.935 ns" { LXMC Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.935 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.600ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.150ns 0.650ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.247 ns" { LXMC Driver:inst3|inst4 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.247 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 1.600ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.650ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.935 ns" { LXMC Driver:inst3|inst4 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.935 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.600ns 0.419ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.150ns 0.650ns 0.623ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR11 register Registers:inst7\|Register8:R1\|inst register Register8:STA\|inst8 44.15 MHz 22.648 ns Internal " "Info: Clock \"uIR11\" has Internal fmax of 44.15 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Register8:STA\|inst8\" (period= 22.648 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.889 ns + Longest register register " "Info: + Longest register to register delay is 20.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.623 ns) 3.649 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LCCOMB_X23_Y12_N0 12 " "Info: 5: + IC(0.414 ns) + CELL(0.623 ns) = 3.649 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.202 ns) 4.243 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LCCOMB_X23_Y12_N10 3 " "Info: 6: + IC(0.392 ns) + CELL(0.202 ns) = 4.243 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.822 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LCCOMB_X23_Y12_N30 2 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.822 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 5.407 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 8 COMB LCCOMB_X23_Y12_N8 2 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 5.407 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 6.395 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 9 COMB LCCOMB_X23_Y12_N6 2 " "Info: 9: + IC(0.365 ns) + CELL(0.623 ns) = 6.395 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 7.725 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 10 COMB LCCOMB_X23_Y9_N24 2 " "Info: 10: + IC(1.124 ns) + CELL(0.206 ns) = 7.725 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 8.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.411 ns) + CELL(0.647 ns) = 8.783 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 9.843 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 12 COMB LCCOMB_X23_Y9_N14 2 " "Info: 12: + IC(0.409 ns) + CELL(0.651 ns) = 9.843 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 10.597 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 13 COMB LCCOMB_X23_Y9_N0 2 " "Info: 13: + IC(0.384 ns) + CELL(0.370 ns) = 10.597 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 11.648 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 14 COMB LCCOMB_X23_Y9_N26 2 " "Info: 14: + IC(0.685 ns) + CELL(0.366 ns) = 11.648 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 12.882 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 15 COMB LCCOMB_X24_Y9_N2 2 " "Info: 15: + IC(1.028 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 13.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N20 2 " "Info: 16: + IC(0.389 ns) + CELL(0.615 ns) = 13.886 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.637 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 17 COMB LCCOMB_X24_Y9_N30 2 " "Info: 17: + IC(0.385 ns) + CELL(0.366 ns) = 14.637 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 16.124 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 18 COMB LCCOMB_X23_Y8_N16 2 " "Info: 18: + IC(1.117 ns) + CELL(0.370 ns) = 16.124 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 17.177 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 19 COMB LCCOMB_X22_Y8_N30 3 " "Info: 19: + IC(0.683 ns) + CELL(0.370 ns) = 17.177 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 18.466 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 20 COMB LCCOMB_X23_Y8_N10 2 " "Info: 20: + IC(0.638 ns) + CELL(0.651 ns) = 18.466 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 19.529 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 21 COMB LCCOMB_X22_Y8_N20 2 " "Info: 21: + IC(0.693 ns) + CELL(0.370 ns) = 19.529 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 20.781 ns ALU:inst36\|inst20 22 COMB LCCOMB_X23_Y8_N0 1 " "Info: 22: + IC(0.718 ns) + CELL(0.534 ns) = 20.781 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.889 ns Register8:STA\|inst8 23 REG LCFF_X23_Y8_N1 1 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 20.889 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.421 ns ( 40.31 % ) " "Info: Total cell delay = 8.421 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.468 ns ( 59.69 % ) " "Info: Total interconnect delay = 12.468 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.495 ns - Smallest " "Info: - Smallest clock skew is -1.495 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 destination 9.576 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR11\" to destination register is 9.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 416 584 1552 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.013 ns) + CELL(0.370 ns) 4.377 ns inst10 2 COMB LCCOMB_X26_Y11_N22 1 " "Info: 2: + IC(3.013 ns) + CELL(0.370 ns) = 4.377 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { uIR11 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 8.021 ns inst10~clkctrl 3 COMB CLKCTRL_G1 19 " "Info: 3: + IC(3.644 ns) + CELL(0.000 ns) = 8.021 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 9.576 ns Register8:STA\|inst8 4 REG LCFF_X23_Y8_N1 1 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 9.576 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 21.20 % ) " "Info: Total cell delay = 2.030 ns ( 21.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.546 ns ( 78.80 % ) " "Info: Total interconnect delay = 7.546 ns ( 78.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { uIR11 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { uIR11 {} uIR11~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.013ns 3.644ns 0.889ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 source 11.071 ns - Longest register " "Info: - Longest clock path from clock \"uIR11\" to source register is 11.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 416 584 1552 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.202 ns) 3.578 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.382 ns) + CELL(0.202 ns) = 3.578 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { uIR11 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 5.609 ns Register8:IR\|inst11 3 REG LCFF_X26_Y8_N31 2 " "Info: 3: + IC(1.061 ns) + CELL(0.970 ns) = 5.609 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 2; REG Node = 'Register8:IR\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 6.248 ns Selector2:inst28\|inst35 4 COMB LCCOMB_X26_Y8_N12 14 " "Info: 4: + IC(0.433 ns) + CELL(0.206 ns) = 6.248 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Register8:IR|inst11 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 8.047 ns Registers:inst7\|inst49 5 COMB LCCOMB_X26_Y11_N16 1 " "Info: 5: + IC(1.184 ns) + CELL(0.615 ns) = 8.047 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 9.501 ns Registers:inst7\|inst49~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(1.454 ns) + CELL(0.000 ns) = 9.501 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.071 ns Registers:inst7\|Register8:R1\|inst 7 REG LCFF_X23_Y13_N11 1 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 11.071 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.653 ns ( 33.00 % ) " "Info: Total cell delay = 3.653 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.418 ns ( 67.00 % ) " "Info: Total interconnect delay = 7.418 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.071 ns" { uIR11 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.071 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.382ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.994ns 0.202ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { uIR11 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { uIR11 {} uIR11~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.013ns 3.644ns 0.889ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.071 ns" { uIR11 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.071 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.382ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.994ns 0.202ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { uIR11 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { uIR11 {} uIR11~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.013ns 3.644ns 0.889ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.071 ns" { uIR11 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.071 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.382ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.994ns 0.202ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR9 register Registers:inst7\|Register8:R1\|inst register Register8:STA\|inst8 44.25 MHz 22.597 ns Internal " "Info: Clock \"uIR9\" has Internal fmax of 44.25 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Register8:STA\|inst8\" (period= 22.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.889 ns + Longest register register " "Info: + Longest register to register delay is 20.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.623 ns) 3.649 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LCCOMB_X23_Y12_N0 12 " "Info: 5: + IC(0.414 ns) + CELL(0.623 ns) = 3.649 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.202 ns) 4.243 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LCCOMB_X23_Y12_N10 3 " "Info: 6: + IC(0.392 ns) + CELL(0.202 ns) = 4.243 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.822 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LCCOMB_X23_Y12_N30 2 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.822 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 5.407 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 8 COMB LCCOMB_X23_Y12_N8 2 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 5.407 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 6.395 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 9 COMB LCCOMB_X23_Y12_N6 2 " "Info: 9: + IC(0.365 ns) + CELL(0.623 ns) = 6.395 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 7.725 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 10 COMB LCCOMB_X23_Y9_N24 2 " "Info: 10: + IC(1.124 ns) + CELL(0.206 ns) = 7.725 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 8.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.411 ns) + CELL(0.647 ns) = 8.783 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 9.843 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 12 COMB LCCOMB_X23_Y9_N14 2 " "Info: 12: + IC(0.409 ns) + CELL(0.651 ns) = 9.843 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 10.597 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 13 COMB LCCOMB_X23_Y9_N0 2 " "Info: 13: + IC(0.384 ns) + CELL(0.370 ns) = 10.597 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 11.648 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 14 COMB LCCOMB_X23_Y9_N26 2 " "Info: 14: + IC(0.685 ns) + CELL(0.366 ns) = 11.648 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 12.882 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 15 COMB LCCOMB_X24_Y9_N2 2 " "Info: 15: + IC(1.028 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 13.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N20 2 " "Info: 16: + IC(0.389 ns) + CELL(0.615 ns) = 13.886 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.637 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 17 COMB LCCOMB_X24_Y9_N30 2 " "Info: 17: + IC(0.385 ns) + CELL(0.366 ns) = 14.637 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 16.124 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 18 COMB LCCOMB_X23_Y8_N16 2 " "Info: 18: + IC(1.117 ns) + CELL(0.370 ns) = 16.124 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 17.177 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 19 COMB LCCOMB_X22_Y8_N30 3 " "Info: 19: + IC(0.683 ns) + CELL(0.370 ns) = 17.177 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 18.466 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 20 COMB LCCOMB_X23_Y8_N10 2 " "Info: 20: + IC(0.638 ns) + CELL(0.651 ns) = 18.466 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 19.529 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 21 COMB LCCOMB_X22_Y8_N20 2 " "Info: 21: + IC(0.693 ns) + CELL(0.370 ns) = 19.529 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 20.781 ns ALU:inst36\|inst20 22 COMB LCCOMB_X23_Y8_N0 1 " "Info: 22: + IC(0.718 ns) + CELL(0.534 ns) = 20.781 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.889 ns Register8:STA\|inst8 23 REG LCFF_X23_Y8_N1 1 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 20.889 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.421 ns ( 40.31 % ) " "Info: Total cell delay = 8.421 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.468 ns ( 59.69 % ) " "Info: Total interconnect delay = 12.468 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.444 ns - Smallest " "Info: - Smallest clock skew is -1.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 destination 9.872 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR9\" to destination register is 9.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 8 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 8; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1568 416 584 1584 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.055 ns) + CELL(0.614 ns) 4.673 ns inst10 2 COMB LCCOMB_X26_Y11_N22 1 " "Info: 2: + IC(3.055 ns) + CELL(0.614 ns) = 4.673 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.669 ns" { uIR9 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 8.317 ns inst10~clkctrl 3 COMB CLKCTRL_G1 19 " "Info: 3: + IC(3.644 ns) + CELL(0.000 ns) = 8.317 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 9.872 ns Register8:STA\|inst8 4 REG LCFF_X23_Y8_N1 1 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 9.872 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 23.14 % ) " "Info: Total cell delay = 2.284 ns ( 23.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.588 ns ( 76.86 % ) " "Info: Total interconnect delay = 7.588 ns ( 76.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.872 ns" { uIR9 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.872 ns" { uIR9 {} uIR9~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.055ns 3.644ns 0.889ns } { 0.000ns 1.004ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 source 11.316 ns - Longest register " "Info: - Longest clock path from clock \"uIR9\" to source register is 11.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 8 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 8; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1568 416 584 1584 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.370 ns) 3.823 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.449 ns) + CELL(0.370 ns) = 3.823 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { uIR9 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 5.854 ns Register8:IR\|inst11 3 REG LCFF_X26_Y8_N31 2 " "Info: 3: + IC(1.061 ns) + CELL(0.970 ns) = 5.854 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 2; REG Node = 'Register8:IR\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 6.493 ns Selector2:inst28\|inst35 4 COMB LCCOMB_X26_Y8_N12 14 " "Info: 4: + IC(0.433 ns) + CELL(0.206 ns) = 6.493 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Register8:IR|inst11 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 8.292 ns Registers:inst7\|inst49 5 COMB LCCOMB_X26_Y11_N16 1 " "Info: 5: + IC(1.184 ns) + CELL(0.615 ns) = 8.292 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 9.746 ns Registers:inst7\|inst49~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(1.454 ns) + CELL(0.000 ns) = 9.746 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.316 ns Registers:inst7\|Register8:R1\|inst 7 REG LCFF_X23_Y13_N11 1 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 11.316 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.831 ns ( 33.85 % ) " "Info: Total cell delay = 3.831 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.485 ns ( 66.15 % ) " "Info: Total interconnect delay = 7.485 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.316 ns" { uIR9 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.316 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.449ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.004ns 0.370ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.872 ns" { uIR9 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.872 ns" { uIR9 {} uIR9~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.055ns 3.644ns 0.889ns } { 0.000ns 1.004ns 0.614ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.316 ns" { uIR9 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.316 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.449ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.004ns 0.370ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.872 ns" { uIR9 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.872 ns" { uIR9 {} uIR9~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.055ns 3.644ns 0.889ns } { 0.000ns 1.004ns 0.614ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.316 ns" { uIR9 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.316 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.449ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.004ns 0.370ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR10 register Registers:inst7\|Register8:R1\|inst register Register8:STA\|inst8 43.7 MHz 22.884 ns Internal " "Info: Clock \"uIR10\" has Internal fmax of 43.7 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Register8:STA\|inst8\" (period= 22.884 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.889 ns + Longest register register " "Info: + Longest register to register delay is 20.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.623 ns) 3.649 ns ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81 5 COMB LCCOMB_X23_Y12_N0 12 " "Info: 5: + IC(0.414 ns) + CELL(0.623 ns) = 3.649 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 12; COMB Node = 'ALU:inst36\|Multi:inst18\|BYDecoder:inst52\|74181:inst15\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.202 ns) 4.243 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9 6 COMB LCCOMB_X23_Y12_N10 3 " "Info: 6: + IC(0.392 ns) + CELL(0.202 ns) = 4.243 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst3\|inst~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.822 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 7 COMB LCCOMB_X23_Y12_N30 2 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.822 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 5.407 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 8 COMB LCCOMB_X23_Y12_N8 2 " "Info: 8: + IC(0.379 ns) + CELL(0.206 ns) = 5.407 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 6.395 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 9 COMB LCCOMB_X23_Y12_N6 2 " "Info: 9: + IC(0.365 ns) + CELL(0.623 ns) = 6.395 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 7.725 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 10 COMB LCCOMB_X23_Y9_N24 2 " "Info: 10: + IC(1.124 ns) + CELL(0.206 ns) = 7.725 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 8.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.411 ns) + CELL(0.647 ns) = 8.783 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 9.843 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 12 COMB LCCOMB_X23_Y9_N14 2 " "Info: 12: + IC(0.409 ns) + CELL(0.651 ns) = 9.843 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 10.597 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 13 COMB LCCOMB_X23_Y9_N0 2 " "Info: 13: + IC(0.384 ns) + CELL(0.370 ns) = 10.597 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 11.648 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 14 COMB LCCOMB_X23_Y9_N26 2 " "Info: 14: + IC(0.685 ns) + CELL(0.366 ns) = 11.648 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 12.882 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 15 COMB LCCOMB_X24_Y9_N2 2 " "Info: 15: + IC(1.028 ns) + CELL(0.206 ns) = 12.882 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 13.886 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N20 2 " "Info: 16: + IC(0.389 ns) + CELL(0.615 ns) = 13.886 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 14.637 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 17 COMB LCCOMB_X24_Y9_N30 2 " "Info: 17: + IC(0.385 ns) + CELL(0.366 ns) = 14.637 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 16.124 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 18 COMB LCCOMB_X23_Y8_N16 2 " "Info: 18: + IC(1.117 ns) + CELL(0.370 ns) = 16.124 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 17.177 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 19 COMB LCCOMB_X22_Y8_N30 3 " "Info: 19: + IC(0.683 ns) + CELL(0.370 ns) = 17.177 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 18.466 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 20 COMB LCCOMB_X23_Y8_N10 2 " "Info: 20: + IC(0.638 ns) + CELL(0.651 ns) = 18.466 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 19.529 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 21 COMB LCCOMB_X22_Y8_N20 2 " "Info: 21: + IC(0.693 ns) + CELL(0.370 ns) = 19.529 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 20.781 ns ALU:inst36\|inst20 22 COMB LCCOMB_X23_Y8_N0 1 " "Info: 22: + IC(0.718 ns) + CELL(0.534 ns) = 20.781 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.889 ns Register8:STA\|inst8 23 REG LCFF_X23_Y8_N1 1 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 20.889 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.421 ns ( 40.31 % ) " "Info: Total cell delay = 8.421 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.468 ns ( 59.69 % ) " "Info: Total interconnect delay = 12.468 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.731 ns - Smallest " "Info: - Smallest clock skew is -1.731 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 destination 9.780 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR10\" to destination register is 9.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 8; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 416 584 1568 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.361 ns) + CELL(0.206 ns) 4.581 ns inst10 2 COMB LCCOMB_X26_Y11_N22 1 " "Info: 2: + IC(3.361 ns) + CELL(0.206 ns) = 4.581 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.567 ns" { uIR10 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 8.225 ns inst10~clkctrl 3 COMB CLKCTRL_G1 19 " "Info: 3: + IC(3.644 ns) + CELL(0.000 ns) = 8.225 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 9.780 ns Register8:STA\|inst8 4 REG LCFF_X23_Y8_N1 1 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 9.780 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.886 ns ( 19.28 % ) " "Info: Total cell delay = 1.886 ns ( 19.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.894 ns ( 80.72 % ) " "Info: Total interconnect delay = 7.894 ns ( 80.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.780 ns" { uIR10 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.780 ns" { uIR10 {} uIR10~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.361ns 3.644ns 0.889ns } { 0.000ns 1.014ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 source 11.511 ns - Longest register " "Info: - Longest clock path from clock \"uIR10\" to source register is 11.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 8; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 416 584 1568 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(0.646 ns) 4.018 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.358 ns) + CELL(0.646 ns) = 4.018 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { uIR10 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.049 ns Register8:IR\|inst11 3 REG LCFF_X26_Y8_N31 2 " "Info: 3: + IC(1.061 ns) + CELL(0.970 ns) = 6.049 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 2; REG Node = 'Register8:IR\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 6.688 ns Selector2:inst28\|inst35 4 COMB LCCOMB_X26_Y8_N12 14 " "Info: 4: + IC(0.433 ns) + CELL(0.206 ns) = 6.688 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Register8:IR|inst11 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 8.487 ns Registers:inst7\|inst49 5 COMB LCCOMB_X26_Y11_N16 1 " "Info: 5: + IC(1.184 ns) + CELL(0.615 ns) = 8.487 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 9.941 ns Registers:inst7\|inst49~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(1.454 ns) + CELL(0.000 ns) = 9.941 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 11.511 ns Registers:inst7\|Register8:R1\|inst 7 REG LCFF_X23_Y13_N11 1 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 11.511 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.117 ns ( 35.77 % ) " "Info: Total cell delay = 4.117 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.394 ns ( 64.23 % ) " "Info: Total interconnect delay = 7.394 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { uIR10 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { uIR10 {} uIR10~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.358ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.014ns 0.646ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.780 ns" { uIR10 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.780 ns" { uIR10 {} uIR10~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.361ns 3.644ns 0.889ns } { 0.000ns 1.014ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { uIR10 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { uIR10 {} uIR10~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.358ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.014ns 0.646ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.889 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.889 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|Multi:inst18|BYDecoder:inst52|74181:inst15|81 {} ALU:inst36|Multi:inst18|MultiUnit:inst3|inst~9 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.414ns 0.392ns 0.373ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.623ns 0.202ns 0.206ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.780 ns" { uIR10 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.780 ns" { uIR10 {} uIR10~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.361ns 3.644ns 0.889ns } { 0.000ns 1.014ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.511 ns" { uIR10 inst12 Register8:IR|inst11 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.511 ns" { uIR10 {} uIR10~combout {} inst12 {} Register8:IR|inst11 {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.358ns 1.061ns 0.433ns 1.184ns 1.454ns 0.904ns } { 0.000ns 1.014ns 0.646ns 0.970ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register Registers:inst7\|Register8:R1\|inst register Registers:inst7\|Register8:R1\|inst 200.16 MHz 4.996 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 200.16 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Registers:inst7\|Register8:R1\|inst\" (period= 4.996 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.641 ns + Longest register register " "Info: + Longest register to register delay is 4.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.206 ns) 3.225 ns ALU:inst36\|EN:inst6\|inst7~331 5 COMB LCCOMB_X23_Y12_N2 15 " "Info: 5: + IC(0.407 ns) + CELL(0.206 ns) = 3.225 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 15; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~331'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|EN:inst6|inst7~331 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.206 ns) 4.533 ns Registers:inst7\|Register8:R1\|inst~feeder 6 COMB LCCOMB_X23_Y13_N10 1 " "Info: 6: + IC(1.102 ns) + CELL(0.206 ns) = 4.533 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 1; COMB Node = 'Registers:inst7\|Register8:R1\|inst~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { ALU:inst36|EN:inst6|inst7~331 Registers:inst7|Register8:R1|inst~feeder } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.641 ns Registers:inst7\|Register8:R1\|inst 7 REG LCFF_X23_Y13_N11 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.641 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Registers:inst7|Register8:R1|inst~feeder Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 26.96 % ) " "Info: Total cell delay = 1.251 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.390 ns ( 73.04 % ) " "Info: Total interconnect delay = 3.390 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|EN:inst6|inst7~331 Registers:inst7|Register8:R1|inst~feeder Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.641 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|EN:inst6|inst7~331 {} Registers:inst7|Register8:R1|inst~feeder {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.407ns 1.102ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.091 ns - Smallest " "Info: - Smallest clock skew is -0.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 8.571 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 8.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 2; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 440 -536 -368 456 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(0.624 ns) 3.842 ns Selector2:inst28\|inst34 2 COMB LCCOMB_X26_Y8_N26 14 " "Info: 2: + IC(2.234 ns) + CELL(0.624 ns) = 3.842 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { uIR4 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.505 ns) 5.547 ns Registers:inst7\|inst49 3 COMB LCCOMB_X26_Y11_N16 1 " "Info: 3: + IC(1.200 ns) + CELL(0.505 ns) = 5.547 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Selector2:inst28|inst34 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 7.001 ns Registers:inst7\|inst49~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 7.001 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.571 ns Registers:inst7\|Register8:R1\|inst 5 REG LCFF_X23_Y13_N11 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.571 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 32.42 % ) " "Info: Total cell delay = 2.779 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.792 ns ( 67.58 % ) " "Info: Total interconnect delay = 5.792 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { uIR4 Selector2:inst28|inst34 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.571 ns" { uIR4 {} uIR4~combout {} Selector2:inst28|inst34 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.234ns 1.200ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.624ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 8.662 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 8.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 2; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 440 -536 -368 456 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.624 ns) 3.839 ns Selector2:inst28\|inst35 2 COMB LCCOMB_X26_Y8_N12 14 " "Info: 2: + IC(2.231 ns) + CELL(0.624 ns) = 3.839 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { uIR4 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 5.638 ns Registers:inst7\|inst49 3 COMB LCCOMB_X26_Y11_N16 1 " "Info: 3: + IC(1.184 ns) + CELL(0.615 ns) = 5.638 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 7.092 ns Registers:inst7\|inst49~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 7.092 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.662 ns Registers:inst7\|Register8:R1\|inst 5 REG LCFF_X23_Y13_N11 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.662 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.889 ns ( 33.35 % ) " "Info: Total cell delay = 2.889 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.773 ns ( 66.65 % ) " "Info: Total interconnect delay = 5.773 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.662 ns" { uIR4 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.662 ns" { uIR4 {} uIR4~combout {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.231ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.624ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { uIR4 Selector2:inst28|inst34 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.571 ns" { uIR4 {} uIR4~combout {} Selector2:inst28|inst34 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.234ns 1.200ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.624ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.662 ns" { uIR4 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.662 ns" { uIR4 {} uIR4~combout {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.231ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.624ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|EN:inst6|inst7~331 Registers:inst7|Register8:R1|inst~feeder Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.641 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|EN:inst6|inst7~331 {} Registers:inst7|Register8:R1|inst~feeder {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.407ns 1.102ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { uIR4 Selector2:inst28|inst34 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.571 ns" { uIR4 {} uIR4~combout {} Selector2:inst28|inst34 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.234ns 1.200ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.624ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.662 ns" { uIR4 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.662 ns" { uIR4 {} uIR4~combout {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 2.231ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.624ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register Registers:inst7\|Register8:R1\|inst register Registers:inst7\|Register8:R1\|inst 200.0 MHz 5.0 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 200.0 MHz between source register \"Registers:inst7\|Register8:R1\|inst\" and destination register \"Registers:inst7\|Register8:R1\|inst\" (period= 5.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.641 ns + Longest register register " "Info: + Longest register to register delay is 4.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R1\|inst 1 REG LCFF_X23_Y13_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 1.350 ns Registers:inst7\|EN:inst10\|inst7~106 2 COMB LCCOMB_X23_Y12_N24 1 " "Info: 2: + IC(1.144 ns) + CELL(0.206 ns) = 1.350 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 2.040 ns Registers:inst7\|EN:inst10\|inst7~107 3 COMB LCCOMB_X23_Y12_N12 1 " "Info: 3: + IC(0.371 ns) + CELL(0.319 ns) = 2.040 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 1; COMB Node = 'Registers:inst7\|EN:inst10\|inst7~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.612 ns ALU:inst36\|EN:inst6\|inst7~330 4 COMB LCCOMB_X23_Y12_N22 11 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.612 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 11; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~330'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.206 ns) 3.225 ns ALU:inst36\|EN:inst6\|inst7~331 5 COMB LCCOMB_X23_Y12_N2 15 " "Info: 5: + IC(0.407 ns) + CELL(0.206 ns) = 3.225 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 15; COMB Node = 'ALU:inst36\|EN:inst6\|inst7~331'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ALU:inst36|EN:inst6|inst7~330 ALU:inst36|EN:inst6|inst7~331 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 504 336 384 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.206 ns) 4.533 ns Registers:inst7\|Register8:R1\|inst~feeder 6 COMB LCCOMB_X23_Y13_N10 1 " "Info: 6: + IC(1.102 ns) + CELL(0.206 ns) = 4.533 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 1; COMB Node = 'Registers:inst7\|Register8:R1\|inst~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { ALU:inst36|EN:inst6|inst7~331 Registers:inst7|Register8:R1|inst~feeder } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.641 ns Registers:inst7\|Register8:R1\|inst 7 REG LCFF_X23_Y13_N11 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.641 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Registers:inst7|Register8:R1|inst~feeder Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 26.96 % ) " "Info: Total cell delay = 1.251 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.390 ns ( 73.04 % ) " "Info: Total interconnect delay = 3.390 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|EN:inst6|inst7~331 Registers:inst7|Register8:R1|inst~feeder Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.641 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|EN:inst6|inst7~331 {} Registers:inst7|Register8:R1|inst~feeder {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.407ns 1.102ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.095 ns - Smallest " "Info: - Smallest clock skew is -0.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 8.347 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 8.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 10 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 10; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 424 -536 -368 440 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.651 ns) 3.618 ns Selector2:inst28\|inst34 2 COMB LCCOMB_X26_Y8_N26 14 " "Info: 2: + IC(1.983 ns) + CELL(0.651 ns) = 3.618 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { uIR5 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.505 ns) 5.323 ns Registers:inst7\|inst49 3 COMB LCCOMB_X26_Y11_N16 1 " "Info: 3: + IC(1.200 ns) + CELL(0.505 ns) = 5.323 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Selector2:inst28|inst34 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 6.777 ns Registers:inst7\|inst49~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 6.777 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.347 ns Registers:inst7\|Register8:R1\|inst 5 REG LCFF_X23_Y13_N11 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.347 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.806 ns ( 33.62 % ) " "Info: Total cell delay = 2.806 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.541 ns ( 66.38 % ) " "Info: Total interconnect delay = 5.541 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { uIR5 Selector2:inst28|inst34 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst34 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.983ns 1.200ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 8.442 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 8.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 10 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 10; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 424 -536 -368 440 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.651 ns) 3.619 ns Selector2:inst28\|inst35 2 COMB LCCOMB_X26_Y8_N12 14 " "Info: 2: + IC(1.984 ns) + CELL(0.651 ns) = 3.619 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { uIR5 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 5.418 ns Registers:inst7\|inst49 3 COMB LCCOMB_X26_Y11_N16 1 " "Info: 3: + IC(1.184 ns) + CELL(0.615 ns) = 5.418 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 1; COMB Node = 'Registers:inst7\|inst49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { Selector2:inst28|inst35 Registers:inst7|inst49 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.000 ns) 6.872 ns Registers:inst7\|inst49~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 6.872 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Registers:inst7\|inst49~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { Registers:inst7|inst49 Registers:inst7|inst49~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.442 ns Registers:inst7\|Register8:R1\|inst 5 REG LCFF_X23_Y13_N11 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.442 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.916 ns ( 34.54 % ) " "Info: Total cell delay = 2.916 ns ( 34.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 65.46 % ) " "Info: Total interconnect delay = 5.526 ns ( 65.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.442 ns" { uIR5 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.442 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.984ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { uIR5 Selector2:inst28|inst34 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst34 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.983ns 1.200ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.442 ns" { uIR5 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.442 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.984ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 64 232 296 144 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { Registers:inst7|Register8:R1|inst Registers:inst7|EN:inst10|inst7~106 Registers:inst7|EN:inst10|inst7~107 ALU:inst36|EN:inst6|inst7~330 ALU:inst36|EN:inst6|inst7~331 Registers:inst7|Register8:R1|inst~feeder Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.641 ns" { Registers:inst7|Register8:R1|inst {} Registers:inst7|EN:inst10|inst7~106 {} Registers:inst7|EN:inst10|inst7~107 {} ALU:inst36|EN:inst6|inst7~330 {} ALU:inst36|EN:inst6|inst7~331 {} Registers:inst7|Register8:R1|inst~feeder {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 1.144ns 0.371ns 0.366ns 0.407ns 1.102ns 0.000ns } { 0.000ns 0.206ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.347 ns" { uIR5 Selector2:inst28|inst34 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.347 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst34 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.983ns 1.200ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.442 ns" { uIR5 Selector2:inst28|inst35 Registers:inst7|inst49 Registers:inst7|inst49~clkctrl Registers:inst7|Register8:R1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.442 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst35 {} Registers:inst7|inst49 {} Registers:inst7|inst49~clkctrl {} Registers:inst7|Register8:R1|inst {} } { 0.000ns 0.000ns 1.984ns 1.184ns 1.454ns 0.904ns } { 0.000ns 0.984ns 0.651ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR3 167 " "Warning: Circuit may not operate. Detected 167 non-operational path(s) clocked by clock \"uIR3\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registers:inst7\|Register8:R2\|inst11 Registers:inst7\|Register8:R2\|inst11 uIR3 2.409 ns " "Info: Found hold time violation between source  pin or register \"Registers:inst7\|Register8:R2\|inst11\" and destination pin or register \"Registers:inst7\|Register8:R2\|inst11\" for clock \"uIR3\" (Hold time is 2.409 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.918 ns + Largest " "Info: + Largest clock skew is 3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR3 destination 11.108 ns + Longest register " "Info: + Longest clock path from clock \"uIR3\" to destination register is 11.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR3 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'uIR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR3 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 -368 -200 1552 "uIR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.206 ns) 3.201 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(2.031 ns) + CELL(0.206 ns) = 3.201 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { uIR3 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 4.243 ns inst12 3 COMB LCCOMB_X26_Y11_N20 8 " "Info: 3: + IC(0.419 ns) + CELL(0.623 ns) = 4.243 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.274 ns Register8:IR\|inst10 4 REG LCFF_X26_Y8_N1 2 " "Info: 4: + IC(1.061 ns) + CELL(0.970 ns) = 6.274 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 6.927 ns Selector2:inst28\|inst34 5 COMB LCCOMB_X26_Y8_N26 14 " "Info: 5: + IC(0.447 ns) + CELL(0.206 ns) = 6.927 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.580 ns) 8.706 ns Registers:inst7\|inst50 6 COMB LCCOMB_X26_Y11_N12 8 " "Info: 6: + IC(1.199 ns) + CELL(0.580 ns) = 8.706 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { Selector2:inst28|inst34 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 11.108 ns Registers:inst7\|Register8:R2\|inst11 7 REG LCFF_X22_Y12_N21 1 " "Info: 7: + IC(1.736 ns) + CELL(0.666 ns) = 11.108 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.215 ns ( 37.95 % ) " "Info: Total cell delay = 4.215 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.893 ns ( 62.05 % ) " "Info: Total interconnect delay = 6.893 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.108 ns" { uIR3 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.108 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.031ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 0.964ns 0.206ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR3 source 7.190 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR3\" to source register is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR3 1 CLK PIN_94 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'uIR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR3 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 -368 -200 1552 "uIR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.206 ns) 3.201 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(2.031 ns) + CELL(0.206 ns) = 3.201 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { uIR3 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.571 ns) 4.190 ns Registers:inst7\|inst49~55 3 COMB LCCOMB_X26_Y11_N30 3 " "Info: 3: + IC(0.418 ns) + CELL(0.571 ns) = 4.190 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 3; COMB Node = 'Registers:inst7\|inst49~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Driver:inst3|inst4 Registers:inst7|inst49~55 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 4.788 ns Registers:inst7\|inst50 4 COMB LCCOMB_X26_Y11_N12 8 " "Info: 4: + IC(0.392 ns) + CELL(0.206 ns) = 4.788 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Registers:inst7|inst49~55 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 7.190 ns Registers:inst7\|Register8:R2\|inst11 5 REG LCFF_X22_Y12_N21 1 " "Info: 5: + IC(1.736 ns) + CELL(0.666 ns) = 7.190 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.613 ns ( 36.34 % ) " "Info: Total cell delay = 2.613 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.577 ns ( 63.66 % ) " "Info: Total interconnect delay = 4.577 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { uIR3 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.031ns 0.418ns 0.392ns 1.736ns } { 0.000ns 0.964ns 0.206ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.108 ns" { uIR3 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.108 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.031ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 0.964ns 0.206ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { uIR3 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.031ns 0.418ns 0.392ns 1.736ns } { 0.000ns 0.964ns 0.206ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns - Shortest register register " "Info: - Shortest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R2\|inst11 1 REG LCFF_X22_Y12_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns Registers:inst7\|EN:inst10\|inst~104 2 COMB LCCOMB_X22_Y12_N6 2 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 2; COMB Node = 'Registers:inst7\|EN:inst10\|inst~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.403 ns EN:inst43\|inst~460 3 COMB LCCOMB_X22_Y12_N20 13 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.403 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 13; COMB Node = 'EN:inst43\|inst~460'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.511 ns Registers:inst7\|Register8:R2\|inst11 4 REG LCFF_X22_Y12_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.511 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 45.00 % ) " "Info: Total cell delay = 0.680 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 55.00 % ) " "Info: Total interconnect delay = 0.831 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.108 ns" { uIR3 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.108 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.031ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 0.964ns 0.206ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { uIR3 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { uIR3 {} uIR3~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.031ns 0.418ns 0.392ns 1.736ns } { 0.000ns 0.964ns 0.206ns 0.571ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR2 167 " "Warning: Circuit may not operate. Detected 167 non-operational path(s) clocked by clock \"uIR2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registers:inst7\|Register8:R2\|inst11 Registers:inst7\|Register8:R2\|inst11 uIR2 2.409 ns " "Info: Found hold time violation between source  pin or register \"Registers:inst7\|Register8:R2\|inst11\" and destination pin or register \"Registers:inst7\|Register8:R2\|inst11\" for clock \"uIR2\" (Hold time is 2.409 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.918 ns + Largest " "Info: + Largest clock skew is 3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR2 destination 11.198 ns + Longest register " "Info: + Longest clock path from clock \"uIR2\" to destination register is 11.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR2 1 CLK PIN_92 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 5; CLK Node = 'uIR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR2 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 -368 -200 1568 "uIR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.370 ns) 3.291 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.957 ns) + CELL(0.370 ns) = 3.291 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { uIR2 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 4.333 ns inst12 3 COMB LCCOMB_X26_Y11_N20 8 " "Info: 3: + IC(0.419 ns) + CELL(0.623 ns) = 4.333 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.364 ns Register8:IR\|inst10 4 REG LCFF_X26_Y8_N1 2 " "Info: 4: + IC(1.061 ns) + CELL(0.970 ns) = 6.364 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 7.017 ns Selector2:inst28\|inst34 5 COMB LCCOMB_X26_Y8_N26 14 " "Info: 5: + IC(0.447 ns) + CELL(0.206 ns) = 7.017 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.580 ns) 8.796 ns Registers:inst7\|inst50 6 COMB LCCOMB_X26_Y11_N12 8 " "Info: 6: + IC(1.199 ns) + CELL(0.580 ns) = 8.796 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { Selector2:inst28|inst34 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 11.198 ns Registers:inst7\|Register8:R2\|inst11 7 REG LCFF_X22_Y12_N21 1 " "Info: 7: + IC(1.736 ns) + CELL(0.666 ns) = 11.198 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.379 ns ( 39.11 % ) " "Info: Total cell delay = 4.379 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.819 ns ( 60.89 % ) " "Info: Total interconnect delay = 6.819 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.198 ns" { uIR2 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.198 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.957ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 0.964ns 0.370ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR2 source 7.280 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR2\" to source register is 7.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR2 1 CLK PIN_92 5 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 5; CLK Node = 'uIR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR2 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 -368 -200 1568 "uIR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.370 ns) 3.291 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.957 ns) + CELL(0.370 ns) = 3.291 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { uIR2 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.571 ns) 4.280 ns Registers:inst7\|inst49~55 3 COMB LCCOMB_X26_Y11_N30 3 " "Info: 3: + IC(0.418 ns) + CELL(0.571 ns) = 4.280 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 3; COMB Node = 'Registers:inst7\|inst49~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Driver:inst3|inst4 Registers:inst7|inst49~55 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 4.878 ns Registers:inst7\|inst50 4 COMB LCCOMB_X26_Y11_N12 8 " "Info: 4: + IC(0.392 ns) + CELL(0.206 ns) = 4.878 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Registers:inst7|inst49~55 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 7.280 ns Registers:inst7\|Register8:R2\|inst11 5 REG LCFF_X22_Y12_N21 1 " "Info: 5: + IC(1.736 ns) + CELL(0.666 ns) = 7.280 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 38.15 % ) " "Info: Total cell delay = 2.777 ns ( 38.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.503 ns ( 61.85 % ) " "Info: Total interconnect delay = 4.503 ns ( 61.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.280 ns" { uIR2 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.280 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.957ns 0.418ns 0.392ns 1.736ns } { 0.000ns 0.964ns 0.370ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.198 ns" { uIR2 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.198 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.957ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 0.964ns 0.370ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.280 ns" { uIR2 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.280 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.957ns 0.418ns 0.392ns 1.736ns } { 0.000ns 0.964ns 0.370ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns - Shortest register register " "Info: - Shortest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R2\|inst11 1 REG LCFF_X22_Y12_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns Registers:inst7\|EN:inst10\|inst~104 2 COMB LCCOMB_X22_Y12_N6 2 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 2; COMB Node = 'Registers:inst7\|EN:inst10\|inst~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.403 ns EN:inst43\|inst~460 3 COMB LCCOMB_X22_Y12_N20 13 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.403 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 13; COMB Node = 'EN:inst43\|inst~460'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.511 ns Registers:inst7\|Register8:R2\|inst11 4 REG LCFF_X22_Y12_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.511 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 45.00 % ) " "Info: Total cell delay = 0.680 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 55.00 % ) " "Info: Total interconnect delay = 0.831 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.198 ns" { uIR2 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.198 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.957ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 0.964ns 0.370ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.280 ns" { uIR2 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.280 ns" { uIR2 {} uIR2~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.957ns 0.418ns 0.392ns 1.736ns } { 0.000ns 0.964ns 0.370ns 0.571ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 167 " "Warning: Circuit may not operate. Detected 167 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registers:inst7\|Register8:R2\|inst11 Registers:inst7\|Register8:R2\|inst11 START 2.409 ns " "Info: Found hold time violation between source  pin or register \"Registers:inst7\|Register8:R2\|inst11\" and destination pin or register \"Registers:inst7\|Register8:R2\|inst11\" for clock \"START\" (Hold time is 2.409 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.918 ns + Largest " "Info: + Largest clock skew is 3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 13.292 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 13.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -680 -512 1312 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.589 ns Driver:inst3\|inst5 2 REG LCFF_X25_Y9_N25 1 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.589 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 1; REG Node = 'Driver:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { START Driver:inst3|inst5 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 168 320 384 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.624 ns) 5.385 ns Driver:inst3\|inst4 3 COMB LCCOMB_X26_Y11_N26 10 " "Info: 3: + IC(1.172 ns) + CELL(0.624 ns) = 5.385 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Driver:inst3|inst5 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 6.427 ns inst12 4 COMB LCCOMB_X26_Y11_N20 8 " "Info: 4: + IC(0.419 ns) + CELL(0.623 ns) = 6.427 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 8.458 ns Register8:IR\|inst10 5 REG LCFF_X26_Y8_N1 2 " "Info: 5: + IC(1.061 ns) + CELL(0.970 ns) = 8.458 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 9.111 ns Selector2:inst28\|inst34 6 COMB LCCOMB_X26_Y8_N26 14 " "Info: 6: + IC(0.447 ns) + CELL(0.206 ns) = 9.111 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.580 ns) 10.890 ns Registers:inst7\|inst50 7 COMB LCCOMB_X26_Y11_N12 8 " "Info: 7: + IC(1.199 ns) + CELL(0.580 ns) = 10.890 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { Selector2:inst28|inst34 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 13.292 ns Registers:inst7\|Register8:R2\|inst11 8 REG LCFF_X22_Y12_N21 1 " "Info: 8: + IC(1.736 ns) + CELL(0.666 ns) = 13.292 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.789 ns ( 43.55 % ) " "Info: Total cell delay = 5.789 ns ( 43.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.503 ns ( 56.45 % ) " "Info: Total interconnect delay = 7.503 ns ( 56.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.292 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.292 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 9.374 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 9.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -680 -512 1312 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.589 ns Driver:inst3\|inst5 2 REG LCFF_X25_Y9_N25 1 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.589 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 1; REG Node = 'Driver:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { START Driver:inst3|inst5 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 168 320 384 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.624 ns) 5.385 ns Driver:inst3\|inst4 3 COMB LCCOMB_X26_Y11_N26 10 " "Info: 3: + IC(1.172 ns) + CELL(0.624 ns) = 5.385 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Driver:inst3|inst5 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.571 ns) 6.374 ns Registers:inst7\|inst49~55 4 COMB LCCOMB_X26_Y11_N30 3 " "Info: 4: + IC(0.418 ns) + CELL(0.571 ns) = 6.374 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 3; COMB Node = 'Registers:inst7\|inst49~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Driver:inst3|inst4 Registers:inst7|inst49~55 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 6.972 ns Registers:inst7\|inst50 5 COMB LCCOMB_X26_Y11_N12 8 " "Info: 5: + IC(0.392 ns) + CELL(0.206 ns) = 6.972 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Registers:inst7|inst49~55 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 9.374 ns Registers:inst7\|Register8:R2\|inst11 6 REG LCFF_X22_Y12_N21 1 " "Info: 6: + IC(1.736 ns) + CELL(0.666 ns) = 9.374 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.187 ns ( 44.67 % ) " "Info: Total cell delay = 4.187 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.187 ns ( 55.33 % ) " "Info: Total interconnect delay = 5.187 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.418ns 0.392ns 1.736ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.292 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.292 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.418ns 0.392ns 1.736ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns - Shortest register register " "Info: - Shortest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R2\|inst11 1 REG LCFF_X22_Y12_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns Registers:inst7\|EN:inst10\|inst~104 2 COMB LCCOMB_X22_Y12_N6 2 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 2; COMB Node = 'Registers:inst7\|EN:inst10\|inst~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.403 ns EN:inst43\|inst~460 3 COMB LCCOMB_X22_Y12_N20 13 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.403 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 13; COMB Node = 'EN:inst43\|inst~460'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.511 ns Registers:inst7\|Register8:R2\|inst11 4 REG LCFF_X22_Y12_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.511 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 45.00 % ) " "Info: Total cell delay = 0.680 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 55.00 % ) " "Info: Total interconnect delay = 0.831 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.292 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.292 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.418ns 0.392ns 1.736ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.571ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "LXMC 167 " "Warning: Circuit may not operate. Detected 167 non-operational path(s) clocked by clock \"LXMC\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registers:inst7\|Register8:R2\|inst11 Registers:inst7\|Register8:R2\|inst11 LXMC 2.409 ns " "Info: Found hold time violation between source  pin or register \"Registers:inst7\|Register8:R2\|inst11\" and destination pin or register \"Registers:inst7\|Register8:R2\|inst11\" for clock \"LXMC\" (Hold time is 2.409 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.918 ns + Largest " "Info: + Largest clock skew is 3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 11.307 ns + Longest register " "Info: + Longest clock path from clock \"LXMC\" to destination register is 11.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1280 -680 -512 1296 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.650 ns) 3.400 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.600 ns) + CELL(0.650 ns) = 3.400 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { LXMC Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 4.442 ns inst12 3 COMB LCCOMB_X26_Y11_N20 8 " "Info: 3: + IC(0.419 ns) + CELL(0.623 ns) = 4.442 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.473 ns Register8:IR\|inst10 4 REG LCFF_X26_Y8_N1 2 " "Info: 4: + IC(1.061 ns) + CELL(0.970 ns) = 6.473 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 7.126 ns Selector2:inst28\|inst34 5 COMB LCCOMB_X26_Y8_N26 14 " "Info: 5: + IC(0.447 ns) + CELL(0.206 ns) = 7.126 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.580 ns) 8.905 ns Registers:inst7\|inst50 6 COMB LCCOMB_X26_Y11_N12 8 " "Info: 6: + IC(1.199 ns) + CELL(0.580 ns) = 8.905 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { Selector2:inst28|inst34 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 11.307 ns Registers:inst7\|Register8:R2\|inst11 7 REG LCFF_X22_Y12_N21 1 " "Info: 7: + IC(1.736 ns) + CELL(0.666 ns) = 11.307 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.845 ns ( 42.85 % ) " "Info: Total cell delay = 4.845 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.462 ns ( 57.15 % ) " "Info: Total interconnect delay = 6.462 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.307 ns" { LXMC Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.307 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.600ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.150ns 0.650ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 7.389 ns - Shortest register " "Info: - Shortest clock path from clock \"LXMC\" to source register is 7.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1280 -680 -512 1296 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.650 ns) 3.400 ns Driver:inst3\|inst4 2 COMB LCCOMB_X26_Y11_N26 10 " "Info: 2: + IC(1.600 ns) + CELL(0.650 ns) = 3.400 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { LXMC Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.571 ns) 4.389 ns Registers:inst7\|inst49~55 3 COMB LCCOMB_X26_Y11_N30 3 " "Info: 3: + IC(0.418 ns) + CELL(0.571 ns) = 4.389 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 3; COMB Node = 'Registers:inst7\|inst49~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Driver:inst3|inst4 Registers:inst7|inst49~55 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 4.987 ns Registers:inst7\|inst50 4 COMB LCCOMB_X26_Y11_N12 8 " "Info: 4: + IC(0.392 ns) + CELL(0.206 ns) = 4.987 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Registers:inst7|inst49~55 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 7.389 ns Registers:inst7\|Register8:R2\|inst11 5 REG LCFF_X22_Y12_N21 1 " "Info: 5: + IC(1.736 ns) + CELL(0.666 ns) = 7.389 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.243 ns ( 43.89 % ) " "Info: Total cell delay = 3.243 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.146 ns ( 56.11 % ) " "Info: Total interconnect delay = 4.146 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { LXMC Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.600ns 0.418ns 0.392ns 1.736ns } { 0.000ns 1.150ns 0.650ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.307 ns" { LXMC Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.307 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.600ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.150ns 0.650ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { LXMC Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.600ns 0.418ns 0.392ns 1.736ns } { 0.000ns 1.150ns 0.650ns 0.571ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns - Shortest register register " "Info: - Shortest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R2\|inst11 1 REG LCFF_X22_Y12_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns Registers:inst7\|EN:inst10\|inst~104 2 COMB LCCOMB_X22_Y12_N6 2 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 2; COMB Node = 'Registers:inst7\|EN:inst10\|inst~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.403 ns EN:inst43\|inst~460 3 COMB LCCOMB_X22_Y12_N20 13 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.403 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 13; COMB Node = 'EN:inst43\|inst~460'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.511 ns Registers:inst7\|Register8:R2\|inst11 4 REG LCFF_X22_Y12_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.511 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 45.00 % ) " "Info: Total cell delay = 0.680 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 55.00 % ) " "Info: Total interconnect delay = 0.831 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.307 ns" { LXMC Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.307 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.600ns 0.419ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.150ns 0.650ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { LXMC Driver:inst3|inst4 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { LXMC {} LXMC~combout {} Driver:inst3|inst4 {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 1.600ns 0.418ns 0.392ns 1.736ns } { 0.000ns 1.150ns 0.650ns 0.571ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR11 167 " "Warning: Circuit may not operate. Detected 167 non-operational path(s) clocked by clock \"uIR11\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Register8:IR\|inst10 Registers:inst7\|Register8:R0\|inst10 uIR11 2.358 ns " "Info: Found hold time violation between source  pin or register \"Register8:IR\|inst10\" and destination pin or register \"Registers:inst7\|Register8:R0\|inst10\" for clock \"uIR11\" (Hold time is 2.358 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.028 ns + Largest " "Info: + Largest clock skew is 6.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 destination 11.333 ns + Longest register " "Info: + Longest clock path from clock \"uIR11\" to destination register is 11.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 416 584 1552 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.202 ns) 3.578 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.382 ns) + CELL(0.202 ns) = 3.578 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { uIR11 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 5.609 ns Register8:IR\|inst10 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.061 ns) + CELL(0.970 ns) = 5.609 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 6.262 ns Selector2:inst28\|inst34 4 COMB LCCOMB_X26_Y8_N26 14 " "Info: 4: + IC(0.447 ns) + CELL(0.206 ns) = 6.262 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.494 ns) 7.957 ns Registers:inst7\|inst48 5 COMB LCCOMB_X26_Y11_N2 1 " "Info: 5: + IC(1.201 ns) + CELL(0.494 ns) = 7.957 ns; Loc. = LCCOMB_X26_Y11_N2; Fanout = 1; COMB Node = 'Registers:inst7\|inst48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { Selector2:inst28|inst34 Registers:inst7|inst48 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 0 584 648 48 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.000 ns) 9.771 ns Registers:inst7\|inst48~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.814 ns) + CELL(0.000 ns) = 9.771 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Registers:inst7\|inst48~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { Registers:inst7|inst48 Registers:inst7|inst48~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 0 584 648 48 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 11.333 ns Registers:inst7\|Register8:R0\|inst10 7 REG LCFF_X22_Y12_N1 1 " "Info: 7: + IC(0.896 ns) + CELL(0.666 ns) = 11.333 ns; Loc. = LCFF_X22_Y12_N1; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R0\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.532 ns ( 31.17 % ) " "Info: Total cell delay = 3.532 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.801 ns ( 68.83 % ) " "Info: Total interconnect delay = 7.801 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { uIR11 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst48 Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst48 {} Registers:inst7|inst48~clkctrl {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 2.382ns 1.061ns 0.447ns 1.201ns 1.814ns 0.896ns } { 0.000ns 0.994ns 0.202ns 0.970ns 0.206ns 0.494ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 source 5.305 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR11\" to source register is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 416 584 1552 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.202 ns) 3.578 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.382 ns) + CELL(0.202 ns) = 3.578 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { uIR11 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.666 ns) 5.305 ns Register8:IR\|inst10 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.061 ns) + CELL(0.666 ns) = 5.305 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 35.10 % ) " "Info: Total cell delay = 1.862 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.443 ns ( 64.90 % ) " "Info: Total interconnect delay = 3.443 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { uIR11 inst12 Register8:IR|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst10 {} } { 0.000ns 0.000ns 2.382ns 1.061ns } { 0.000ns 0.994ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { uIR11 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst48 Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst48 {} Registers:inst7|inst48~clkctrl {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 2.382ns 1.061ns 0.447ns 1.201ns 1.814ns 0.896ns } { 0.000ns 0.994ns 0.202ns 0.970ns 0.206ns 0.494ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { uIR11 inst12 Register8:IR|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst10 {} } { 0.000ns 0.000ns 2.382ns 1.061ns } { 0.000ns 0.994ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.672 ns - Shortest register register " "Info: - Shortest register to register delay is 3.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register8:IR\|inst10 1 REG LCFF_X26_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns EN:inst43\|inst1~342 2 COMB LCCOMB_X26_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 1; COMB Node = 'EN:inst43\|inst1~342'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Register8:IR|inst10 EN:inst43|inst1~342 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.370 ns) 2.249 ns EN:inst43\|inst1~343 3 COMB LCCOMB_X22_Y12_N28 7 " "Info: 3: + IC(1.486 ns) + CELL(0.370 ns) = 2.249 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 7; COMB Node = 'EN:inst43\|inst1~343'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { EN:inst43|inst1~342 EN:inst43|inst1~343 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 2.825 ns EN:inst43\|inst1~344 4 COMB LCCOMB_X22_Y12_N14 11 " "Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 2.825 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 11; COMB Node = 'EN:inst43\|inst1~344'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { EN:inst43|inst1~343 EN:inst43|inst1~344 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.460 ns) 3.672 ns Registers:inst7\|Register8:R0\|inst10 5 REG LCFF_X22_Y12_N1 1 " "Info: 5: + IC(0.387 ns) + CELL(0.460 ns) = 3.672 ns; Loc. = LCFF_X22_Y12_N1; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R0\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { EN:inst43|inst1~344 Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.429 ns ( 38.92 % ) " "Info: Total cell delay = 1.429 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.08 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { Register8:IR|inst10 EN:inst43|inst1~342 EN:inst43|inst1~343 EN:inst43|inst1~344 Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { Register8:IR|inst10 {} EN:inst43|inst1~342 {} EN:inst43|inst1~343 {} EN:inst43|inst1~344 {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 1.486ns 0.370ns 0.387ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { uIR11 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst48 Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst48 {} Registers:inst7|inst48~clkctrl {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 2.382ns 1.061ns 0.447ns 1.201ns 1.814ns 0.896ns } { 0.000ns 0.994ns 0.202ns 0.970ns 0.206ns 0.494ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { uIR11 inst12 Register8:IR|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { uIR11 {} uIR11~combout {} inst12 {} Register8:IR|inst10 {} } { 0.000ns 0.000ns 2.382ns 1.061ns } { 0.000ns 0.994ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { Register8:IR|inst10 EN:inst43|inst1~342 EN:inst43|inst1~343 EN:inst43|inst1~344 Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { Register8:IR|inst10 {} EN:inst43|inst1~342 {} EN:inst43|inst1~343 {} EN:inst43|inst1~344 {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 1.486ns 0.370ns 0.387ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR9 168 " "Warning: Circuit may not operate. Detected 168 non-operational path(s) clocked by clock \"uIR9\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Register8:IR\|inst10 Registers:inst7\|Register8:R0\|inst10 uIR9 2.358 ns " "Info: Found hold time violation between source  pin or register \"Register8:IR\|inst10\" and destination pin or register \"Registers:inst7\|Register8:R0\|inst10\" for clock \"uIR9\" (Hold time is 2.358 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.028 ns + Largest " "Info: + Largest clock skew is 6.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 destination 11.578 ns + Longest register " "Info: + Longest clock path from clock \"uIR9\" to destination register is 11.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 8 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 8; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1568 416 584 1584 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.370 ns) 3.823 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.449 ns) + CELL(0.370 ns) = 3.823 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { uIR9 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 5.854 ns Register8:IR\|inst10 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.061 ns) + CELL(0.970 ns) = 5.854 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 6.507 ns Selector2:inst28\|inst34 4 COMB LCCOMB_X26_Y8_N26 14 " "Info: 4: + IC(0.447 ns) + CELL(0.206 ns) = 6.507 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.494 ns) 8.202 ns Registers:inst7\|inst48 5 COMB LCCOMB_X26_Y11_N2 1 " "Info: 5: + IC(1.201 ns) + CELL(0.494 ns) = 8.202 ns; Loc. = LCCOMB_X26_Y11_N2; Fanout = 1; COMB Node = 'Registers:inst7\|inst48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { Selector2:inst28|inst34 Registers:inst7|inst48 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 0 584 648 48 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.000 ns) 10.016 ns Registers:inst7\|inst48~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.814 ns) + CELL(0.000 ns) = 10.016 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Registers:inst7\|inst48~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { Registers:inst7|inst48 Registers:inst7|inst48~clkctrl } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 0 584 648 48 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 11.578 ns Registers:inst7\|Register8:R0\|inst10 7 REG LCFF_X22_Y12_N1 1 " "Info: 7: + IC(0.896 ns) + CELL(0.666 ns) = 11.578 ns; Loc. = LCFF_X22_Y12_N1; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R0\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.710 ns ( 32.04 % ) " "Info: Total cell delay = 3.710 ns ( 32.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.868 ns ( 67.96 % ) " "Info: Total interconnect delay = 7.868 ns ( 67.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.578 ns" { uIR9 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst48 Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.578 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst48 {} Registers:inst7|inst48~clkctrl {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 2.449ns 1.061ns 0.447ns 1.201ns 1.814ns 0.896ns } { 0.000ns 1.004ns 0.370ns 0.970ns 0.206ns 0.494ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 source 5.550 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR9\" to source register is 5.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 8 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 8; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1568 416 584 1584 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.370 ns) 3.823 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.449 ns) + CELL(0.370 ns) = 3.823 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { uIR9 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.666 ns) 5.550 ns Register8:IR\|inst10 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.061 ns) + CELL(0.666 ns) = 5.550 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.040 ns ( 36.76 % ) " "Info: Total cell delay = 2.040 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.510 ns ( 63.24 % ) " "Info: Total interconnect delay = 3.510 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { uIR9 inst12 Register8:IR|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst10 {} } { 0.000ns 0.000ns 2.449ns 1.061ns } { 0.000ns 1.004ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.578 ns" { uIR9 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst48 Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.578 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst48 {} Registers:inst7|inst48~clkctrl {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 2.449ns 1.061ns 0.447ns 1.201ns 1.814ns 0.896ns } { 0.000ns 1.004ns 0.370ns 0.970ns 0.206ns 0.494ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { uIR9 inst12 Register8:IR|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst10 {} } { 0.000ns 0.000ns 2.449ns 1.061ns } { 0.000ns 1.004ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.672 ns - Shortest register register " "Info: - Shortest register to register delay is 3.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register8:IR\|inst10 1 REG LCFF_X26_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns EN:inst43\|inst1~342 2 COMB LCCOMB_X26_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 1; COMB Node = 'EN:inst43\|inst1~342'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Register8:IR|inst10 EN:inst43|inst1~342 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.370 ns) 2.249 ns EN:inst43\|inst1~343 3 COMB LCCOMB_X22_Y12_N28 7 " "Info: 3: + IC(1.486 ns) + CELL(0.370 ns) = 2.249 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 7; COMB Node = 'EN:inst43\|inst1~343'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { EN:inst43|inst1~342 EN:inst43|inst1~343 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 2.825 ns EN:inst43\|inst1~344 4 COMB LCCOMB_X22_Y12_N14 11 " "Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 2.825 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 11; COMB Node = 'EN:inst43\|inst1~344'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { EN:inst43|inst1~343 EN:inst43|inst1~344 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 120 336 384 152 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.460 ns) 3.672 ns Registers:inst7\|Register8:R0\|inst10 5 REG LCFF_X22_Y12_N1 1 " "Info: 5: + IC(0.387 ns) + CELL(0.460 ns) = 3.672 ns; Loc. = LCFF_X22_Y12_N1; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R0\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { EN:inst43|inst1~344 Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.429 ns ( 38.92 % ) " "Info: Total cell delay = 1.429 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.08 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { Register8:IR|inst10 EN:inst43|inst1~342 EN:inst43|inst1~343 EN:inst43|inst1~344 Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { Register8:IR|inst10 {} EN:inst43|inst1~342 {} EN:inst43|inst1~343 {} EN:inst43|inst1~344 {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 1.486ns 0.370ns 0.387ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.578 ns" { uIR9 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst48 Registers:inst7|inst48~clkctrl Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.578 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst48 {} Registers:inst7|inst48~clkctrl {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 2.449ns 1.061ns 0.447ns 1.201ns 1.814ns 0.896ns } { 0.000ns 1.004ns 0.370ns 0.970ns 0.206ns 0.494ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { uIR9 inst12 Register8:IR|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { uIR9 {} uIR9~combout {} inst12 {} Register8:IR|inst10 {} } { 0.000ns 0.000ns 2.449ns 1.061ns } { 0.000ns 1.004ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { Register8:IR|inst10 EN:inst43|inst1~342 EN:inst43|inst1~343 EN:inst43|inst1~344 Registers:inst7|Register8:R0|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { Register8:IR|inst10 {} EN:inst43|inst1~342 {} EN:inst43|inst1~343 {} EN:inst43|inst1~344 {} Registers:inst7|Register8:R0|inst10 {} } { 0.000ns 0.000ns 1.486ns 0.370ns 0.387ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR10 167 " "Warning: Circuit may not operate. Detected 167 non-operational path(s) clocked by clock \"uIR10\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registers:inst7\|Register8:R2\|inst11 Registers:inst7\|Register8:R2\|inst11 uIR10 2.501 ns " "Info: Found hold time violation between source  pin or register \"Registers:inst7\|Register8:R2\|inst11\" and destination pin or register \"Registers:inst7\|Register8:R2\|inst11\" for clock \"uIR10\" (Hold time is 2.501 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.010 ns + Largest " "Info: + Largest clock skew is 4.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 destination 10.883 ns + Longest register " "Info: + Longest clock path from clock \"uIR10\" to destination register is 10.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 8; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 416 584 1568 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.358 ns) + CELL(0.646 ns) 4.018 ns inst12 2 COMB LCCOMB_X26_Y11_N20 8 " "Info: 2: + IC(2.358 ns) + CELL(0.646 ns) = 4.018 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { uIR10 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 6.049 ns Register8:IR\|inst10 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.061 ns) + CELL(0.970 ns) = 6.049 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 6.702 ns Selector2:inst28\|inst34 4 COMB LCCOMB_X26_Y8_N26 14 " "Info: 4: + IC(0.447 ns) + CELL(0.206 ns) = 6.702 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.580 ns) 8.481 ns Registers:inst7\|inst50 5 COMB LCCOMB_X26_Y11_N12 8 " "Info: 5: + IC(1.199 ns) + CELL(0.580 ns) = 8.481 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { Selector2:inst28|inst34 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 10.883 ns Registers:inst7\|Register8:R2\|inst11 6 REG LCFF_X22_Y12_N21 1 " "Info: 6: + IC(1.736 ns) + CELL(0.666 ns) = 10.883 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 37.51 % ) " "Info: Total cell delay = 4.082 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.801 ns ( 62.49 % ) " "Info: Total interconnect delay = 6.801 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.883 ns" { uIR10 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.883 ns" { uIR10 {} uIR10~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.358ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.014ns 0.646ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 source 6.873 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR10\" to source register is 6.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 8; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1552 416 584 1568 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.499 ns) 3.873 ns Registers:inst7\|inst49~55 2 COMB LCCOMB_X26_Y11_N30 3 " "Info: 2: + IC(2.360 ns) + CELL(0.499 ns) = 3.873 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 3; COMB Node = 'Registers:inst7\|inst49~55'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { uIR10 Registers:inst7|inst49~55 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 400 584 648 448 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 4.471 ns Registers:inst7\|inst50 3 COMB LCCOMB_X26_Y11_N12 8 " "Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 4.471 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Registers:inst7|inst49~55 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.666 ns) 6.873 ns Registers:inst7\|Register8:R2\|inst11 4 REG LCFF_X22_Y12_N21 1 " "Info: 4: + IC(1.736 ns) + CELL(0.666 ns) = 6.873 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.385 ns ( 34.70 % ) " "Info: Total cell delay = 2.385 ns ( 34.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.488 ns ( 65.30 % ) " "Info: Total interconnect delay = 4.488 ns ( 65.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { uIR10 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { uIR10 {} uIR10~combout {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.360ns 0.392ns 1.736ns } { 0.000ns 1.014ns 0.499ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.883 ns" { uIR10 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.883 ns" { uIR10 {} uIR10~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.358ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.014ns 0.646ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { uIR10 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { uIR10 {} uIR10~combout {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.360ns 0.392ns 1.736ns } { 0.000ns 1.014ns 0.499ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns - Shortest register register " "Info: - Shortest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst7\|Register8:R2\|inst11 1 REG LCFF_X22_Y12_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.366 ns) 0.814 ns Registers:inst7\|EN:inst10\|inst~104 2 COMB LCCOMB_X22_Y12_N6 2 " "Info: 2: + IC(0.448 ns) + CELL(0.366 ns) = 0.814 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 2; COMB Node = 'Registers:inst7\|EN:inst10\|inst~104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 1.403 ns EN:inst43\|inst~460 3 COMB LCCOMB_X22_Y12_N20 13 " "Info: 3: + IC(0.383 ns) + CELL(0.206 ns) = 1.403 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 13; COMB Node = 'EN:inst43\|inst~460'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.511 ns Registers:inst7\|Register8:R2\|inst11 4 REG LCFF_X22_Y12_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.511 ns; Loc. = LCFF_X22_Y12_N21; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 45.00 % ) " "Info: Total cell delay = 0.680 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.831 ns ( 55.00 % ) " "Info: Total interconnect delay = 0.831 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 736 232 296 816 "inst11" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.883 ns" { uIR10 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.883 ns" { uIR10 {} uIR10~combout {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.358ns 1.061ns 0.447ns 1.199ns 1.736ns } { 0.000ns 1.014ns 0.646ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { uIR10 Registers:inst7|inst49~55 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { uIR10 {} uIR10~combout {} Registers:inst7|inst49~55 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.000ns 2.360ns 0.392ns 1.736ns } { 0.000ns 1.014ns 0.499ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { Registers:inst7|Register8:R2|inst11 Registers:inst7|EN:inst10|inst~104 EN:inst43|inst~460 Registers:inst7|Register8:R2|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { Registers:inst7|Register8:R2|inst11 {} Registers:inst7|EN:inst10|inst~104 {} EN:inst43|inst~460 {} Registers:inst7|Register8:R2|inst11 {} } { 0.000ns 0.448ns 0.383ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Register8:STA\|inst8 uIR8 uIR11 23.331 ns register " "Info: tsu for register \"Register8:STA\|inst8\" (data pin = \"uIR8\", clock pin = \"uIR11\") is 23.331 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.947 ns + Longest pin register " "Info: + Longest pin to register delay is 32.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 PIN PIN_101 9 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 9; PIN Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { -392 -1080 -912 -376 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.561 ns) + CELL(0.650 ns) 9.195 ns ALU:inst36\|EN:inst6\|inst3~333 2 COMB LCCOMB_X23_Y10_N16 5 " "Info: 2: + IC(7.561 ns) + CELL(0.650 ns) = 9.195 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 5; COMB Node = 'ALU:inst36\|EN:inst6\|inst3~333'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { uIR8 ALU:inst36|EN:inst6|inst3~333 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.395 ns) + CELL(0.650 ns) 12.240 ns EN:inst43\|inst~455 3 COMB LCCOMB_X22_Y10_N8 52 " "Info: 3: + IC(2.395 ns) + CELL(0.650 ns) = 12.240 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 52; COMB Node = 'EN:inst43\|inst~455'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { ALU:inst36|EN:inst6|inst3~333 EN:inst43|inst~455 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.623 ns) 14.034 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|inst~16 4 COMB LCCOMB_X22_Y8_N28 1 " "Info: 4: + IC(1.171 ns) + CELL(0.623 ns) = 14.034 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 1; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|inst~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { EN:inst43|inst~455 ALU:inst36|Multi:inst18|MultiUnit:inst5|inst~16 } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.651 ns) 15.866 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|inst 5 COMB LCCOMB_X23_Y12_N20 2 " "Info: 5: + IC(1.181 ns) + CELL(0.651 ns) = 15.866 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|inst~16 ALU:inst36|Multi:inst18|MultiUnit:inst5|inst } "NODE_NAME" } } { "MultiUnit.bdf" "" { Schematic "F:/Remake/MultiUnit.bdf" { { 152 320 368 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.614 ns) 16.880 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10 6 COMB LCCOMB_X23_Y12_N30 2 " "Info: 6: + IC(0.400 ns) + CELL(0.614 ns) = 16.880 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst5\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|inst ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 17.465 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2 7 COMB LCCOMB_X23_Y12_N8 2 " "Info: 7: + IC(0.379 ns) + CELL(0.206 ns) = 17.465 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst8\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.623 ns) 18.453 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10 8 COMB LCCOMB_X23_Y12_N6 2 " "Info: 8: + IC(0.365 ns) + CELL(0.623 ns) = 18.453 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst16\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.206 ns) 19.783 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27 9 COMB LCCOMB_X23_Y9_N24 2 " "Info: 9: + IC(1.124 ns) + CELL(0.206 ns) = 19.783 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst17\|FullAdder:inst2\|inst2~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.647 ns) 20.841 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10 10 COMB LCCOMB_X23_Y9_N10 2 " "Info: 10: + IC(0.411 ns) + CELL(0.647 ns) = 20.841 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst23\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 21.901 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10 11 COMB LCCOMB_X23_Y9_N14 2 " "Info: 11: + IC(0.409 ns) + CELL(0.651 ns) = 21.901 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst24\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 22.655 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2 12 COMB LCCOMB_X23_Y9_N0 2 " "Info: 12: + IC(0.384 ns) + CELL(0.370 ns) = 22.655 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst25\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.366 ns) 23.706 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10 13 COMB LCCOMB_X23_Y9_N26 2 " "Info: 13: + IC(0.685 ns) + CELL(0.366 ns) = 23.706 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst32\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.206 ns) 24.940 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25 14 COMB LCCOMB_X24_Y9_N2 2 " "Info: 14: + IC(1.028 ns) + CELL(0.206 ns) = 24.940 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst33\|FullAdder:inst2\|inst2~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.615 ns) 25.944 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10 15 COMB LCCOMB_X24_Y9_N20 2 " "Info: 15: + IC(0.389 ns) + CELL(0.615 ns) = 25.944 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst38\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.366 ns) 26.695 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10 16 COMB LCCOMB_X24_Y9_N30 2 " "Info: 16: + IC(0.385 ns) + CELL(0.366 ns) = 26.695 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst39\|FullAdder:inst2\|inst5~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 168 568 632 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 28.182 ns ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2 17 COMB LCCOMB_X23_Y8_N16 2 " "Info: 17: + IC(1.117 ns) + CELL(0.370 ns) = 28.182 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|MultiUnit:inst40\|FullAdder:inst2\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 } "NODE_NAME" } } { "FullAdder.bdf" "" { Schematic "F:/Remake/FullAdder.bdf" { { 80 472 536 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.370 ns) 29.235 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26 18 COMB LCCOMB_X22_Y8_N30 3 " "Info: 18: + IC(0.683 ns) + CELL(0.370 ns) = 29.235 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 3; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|44~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.651 ns) 30.524 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34 19 COMB LCCOMB_X23_Y8_N10 2 " "Info: 19: + IC(0.638 ns) + CELL(0.651 ns) = 30.524 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74182:inst5\|15~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 328 352 416 400 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.370 ns) 31.587 ns ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77 20 COMB LCCOMB_X22_Y8_N20 2 " "Info: 20: + IC(0.693 ns) + CELL(0.370 ns) = 31.587 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'ALU:inst36\|Multi:inst18\|YBDecoder:inst54\|74181:inst2\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.534 ns) 32.839 ns ALU:inst36\|inst20 21 COMB LCCOMB_X23_Y8_N0 1 " "Info: 21: + IC(0.718 ns) + CELL(0.534 ns) = 32.839 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 1; COMB Node = 'ALU:inst36\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "F:/Remake/ALU.bdf" { { 272 1752 1816 320 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 32.947 ns Register8:STA\|inst8 22 REG LCFF_X23_Y8_N1 1 " "Info: 22: + IC(0.000 ns) + CELL(0.108 ns) = 32.947 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.831 ns ( 32.87 % ) " "Info: Total cell delay = 10.831 ns ( 32.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.116 ns ( 67.13 % ) " "Info: Total interconnect delay = 22.116 ns ( 67.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.947 ns" { uIR8 ALU:inst36|EN:inst6|inst3~333 EN:inst43|inst~455 ALU:inst36|Multi:inst18|MultiUnit:inst5|inst~16 ALU:inst36|Multi:inst18|MultiUnit:inst5|inst ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "32.947 ns" { uIR8 {} uIR8~combout {} ALU:inst36|EN:inst6|inst3~333 {} EN:inst43|inst~455 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|inst~16 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|inst {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 7.561ns 2.395ns 1.171ns 1.181ns 0.400ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.650ns 0.623ns 0.651ns 0.614ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 destination 9.576 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR11\" to destination register is 9.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1536 416 584 1552 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.013 ns) + CELL(0.370 ns) 4.377 ns inst10 2 COMB LCCOMB_X26_Y11_N22 1 " "Info: 2: + IC(3.013 ns) + CELL(0.370 ns) = 4.377 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.383 ns" { uIR11 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 8.021 ns inst10~clkctrl 3 COMB CLKCTRL_G1 19 " "Info: 3: + IC(3.644 ns) + CELL(0.000 ns) = 8.021 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 9.576 ns Register8:STA\|inst8 4 REG LCFF_X23_Y8_N1 1 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 9.576 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'Register8:STA\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 448 232 296 528 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 21.20 % ) " "Info: Total cell delay = 2.030 ns ( 21.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.546 ns ( 78.80 % ) " "Info: Total interconnect delay = 7.546 ns ( 78.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { uIR11 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { uIR11 {} uIR11~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.013ns 3.644ns 0.889ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.947 ns" { uIR8 ALU:inst36|EN:inst6|inst3~333 EN:inst43|inst~455 ALU:inst36|Multi:inst18|MultiUnit:inst5|inst~16 ALU:inst36|Multi:inst18|MultiUnit:inst5|inst ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 ALU:inst36|inst20 Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "32.947 ns" { uIR8 {} uIR8~combout {} ALU:inst36|EN:inst6|inst3~333 {} EN:inst43|inst~455 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|inst~16 {} ALU:inst36|Multi:inst18|MultiUnit:inst5|inst {} ALU:inst36|Multi:inst18|MultiUnit:inst5|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst8|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst16|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst17|FullAdder:inst2|inst2~27 {} ALU:inst36|Multi:inst18|MultiUnit:inst23|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst24|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst25|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|MultiUnit:inst32|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst33|FullAdder:inst2|inst2~25 {} ALU:inst36|Multi:inst18|MultiUnit:inst38|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst39|FullAdder:inst2|inst5~10 {} ALU:inst36|Multi:inst18|MultiUnit:inst40|FullAdder:inst2|inst2 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|44~26 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74182:inst5|15~34 {} ALU:inst36|Multi:inst18|YBDecoder:inst54|74181:inst2|77 {} ALU:inst36|inst20 {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 7.561ns 2.395ns 1.171ns 1.181ns 0.400ns 0.379ns 0.365ns 1.124ns 0.411ns 0.409ns 0.384ns 0.685ns 1.028ns 0.389ns 0.385ns 1.117ns 0.683ns 0.638ns 0.693ns 0.718ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.650ns 0.623ns 0.651ns 0.614ns 0.206ns 0.623ns 0.206ns 0.647ns 0.651ns 0.370ns 0.366ns 0.206ns 0.615ns 0.366ns 0.370ns 0.370ns 0.651ns 0.370ns 0.534ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { uIR11 inst10 inst10~clkctrl Register8:STA|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { uIR11 {} uIR11~combout {} inst10 {} inst10~clkctrl {} Register8:STA|inst8 {} } { 0.000ns 0.000ns 3.013ns 3.644ns 0.889ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START Bus5 ALU:inst36\|Register8:inst4\|inst6 22.740 ns register " "Info: tco from clock \"START\" to destination pin \"Bus5\" through register \"ALU:inst36\|Register8:inst4\|inst6\" is 22.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 12.232 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 12.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -680 -512 1312 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.589 ns Driver:inst3\|inst5 2 REG LCFF_X25_Y9_N25 1 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.589 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 1; REG Node = 'Driver:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { START Driver:inst3|inst5 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 168 320 384 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.624 ns) 5.385 ns Driver:inst3\|inst4 3 COMB LCCOMB_X26_Y11_N26 10 " "Info: 3: + IC(1.172 ns) + CELL(0.624 ns) = 5.385 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Driver:inst3|inst5 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.589 ns) 7.033 ns inst10 4 COMB LCCOMB_X26_Y11_N22 1 " "Info: 4: + IC(1.059 ns) + CELL(0.589 ns) = 7.033 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 1; COMB Node = 'inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { Driver:inst3|inst4 inst10 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.644 ns) + CELL(0.000 ns) 10.677 ns inst10~clkctrl 5 COMB CLKCTRL_G1 19 " "Info: 5: + IC(3.644 ns) + CELL(0.000 ns) = 10.677 ns; Loc. = CLKCTRL_G1; Fanout = 19; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 696 744 1464 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.232 ns ALU:inst36\|Register8:inst4\|inst6 6 REG LCFF_X23_Y8_N19 1 " "Info: 6: + IC(0.889 ns) + CELL(0.666 ns) = 12.232 ns; Loc. = LCFF_X23_Y8_N19; Fanout = 1; REG Node = 'ALU:inst36\|Register8:inst4\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst10~clkctrl ALU:inst36|Register8:inst4|inst6 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 256 232 296 336 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 32.69 % ) " "Info: Total cell delay = 3.999 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.233 ns ( 67.31 % ) " "Info: Total interconnect delay = 8.233 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst10 inst10~clkctrl ALU:inst36|Register8:inst4|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} ALU:inst36|Register8:inst4|inst6 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 256 232 296 336 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.204 ns + Longest register pin " "Info: + Longest register to pin delay is 10.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst36\|Register8:inst4\|inst6 1 REG LCFF_X23_Y8_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y8_N19; Fanout = 1; REG Node = 'ALU:inst36\|Register8:inst4\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst36|Register8:inst4|inst6 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 256 232 296 336 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.370 ns) 2.279 ns ALU:inst36\|EN:inst6\|inst5~332 2 COMB LCCOMB_X21_Y8_N28 1 " "Info: 2: + IC(1.909 ns) + CELL(0.370 ns) = 2.279 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 1; COMB Node = 'ALU:inst36\|EN:inst6\|inst5~332'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { ALU:inst36|Register8:inst4|inst6 ALU:inst36|EN:inst6|inst5~332 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 376 336 384 408 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.206 ns) 3.520 ns ALU:inst36\|EN:inst6\|inst5~333 3 COMB LCCOMB_X22_Y10_N10 1 " "Info: 3: + IC(1.035 ns) + CELL(0.206 ns) = 3.520 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst36\|EN:inst6\|inst5~333'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { ALU:inst36|EN:inst6|inst5~332 ALU:inst36|EN:inst6|inst5~333 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 376 336 384 408 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.615 ns) 4.534 ns ALU:inst36\|EN:inst6\|inst5~334 4 COMB LCCOMB_X22_Y10_N20 6 " "Info: 4: + IC(0.399 ns) + CELL(0.615 ns) = 4.534 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 6; COMB Node = 'ALU:inst36\|EN:inst6\|inst5~334'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { ALU:inst36|EN:inst6|inst5~333 ALU:inst36|EN:inst6|inst5~334 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 376 336 384 408 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(3.116 ns) 10.204 ns Bus5 5 PIN PIN_147 0 " "Info: 5: + IC(2.554 ns) + CELL(3.116 ns) = 10.204 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'Bus5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { ALU:inst36|EN:inst6|inst5~334 Bus5 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 200 2192 2368 216 "Bus5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.307 ns ( 42.21 % ) " "Info: Total cell delay = 4.307 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.897 ns ( 57.79 % ) " "Info: Total interconnect delay = 5.897 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.204 ns" { ALU:inst36|Register8:inst4|inst6 ALU:inst36|EN:inst6|inst5~332 ALU:inst36|EN:inst6|inst5~333 ALU:inst36|EN:inst6|inst5~334 Bus5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.204 ns" { ALU:inst36|Register8:inst4|inst6 {} ALU:inst36|EN:inst6|inst5~332 {} ALU:inst36|EN:inst6|inst5~333 {} ALU:inst36|EN:inst6|inst5~334 {} Bus5 {} } { 0.000ns 1.909ns 1.035ns 0.399ns 2.554ns } { 0.000ns 0.370ns 0.206ns 0.615ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst10 inst10~clkctrl ALU:inst36|Register8:inst4|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst10 {} inst10~clkctrl {} ALU:inst36|Register8:inst4|inst6 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 1.059ns 3.644ns 0.889ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.204 ns" { ALU:inst36|Register8:inst4|inst6 ALU:inst36|EN:inst6|inst5~332 ALU:inst36|EN:inst6|inst5~333 ALU:inst36|EN:inst6|inst5~334 Bus5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.204 ns" { ALU:inst36|Register8:inst4|inst6 {} ALU:inst36|EN:inst6|inst5~332 {} ALU:inst36|EN:inst6|inst5~333 {} ALU:inst36|EN:inst6|inst5~334 {} Bus5 {} } { 0.000ns 1.909ns 1.035ns 0.399ns 2.554ns } { 0.000ns 0.370ns 0.206ns 0.615ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR8 Bus3 20.755 ns Longest " "Info: Longest tpd from source pin \"uIR8\" to destination pin \"Bus3\" is 20.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 PIN PIN_101 9 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 9; PIN Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { -392 -1080 -912 -376 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.901 ns) + CELL(0.370 ns) 9.255 ns 3-8:inst40\|inst13~105 2 COMB LCCOMB_X25_Y9_N20 8 " "Info: 2: + IC(7.901 ns) + CELL(0.370 ns) = 9.255 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 8; COMB Node = '3-8:inst40\|inst13~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.271 ns" { uIR8 3-8:inst40|inst13~105 } "NODE_NAME" } } { "3-8.bdf" "" { Schematic "F:/Remake/3-8.bdf" { { 536 488 552 584 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.614 ns) 12.463 ns ALU:inst36\|EN:inst6\|inst3~334 3 COMB LCCOMB_X23_Y10_N4 1 " "Info: 3: + IC(2.594 ns) + CELL(0.614 ns) = 12.463 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst36\|EN:inst6\|inst3~334'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { 3-8:inst40|inst13~105 ALU:inst36|EN:inst6|inst3~334 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.366 ns) 13.200 ns ALU:inst36\|EN:inst6\|inst3~335 4 COMB LCCOMB_X23_Y10_N30 1 " "Info: 4: + IC(0.371 ns) + CELL(0.366 ns) = 13.200 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 1; COMB Node = 'ALU:inst36\|EN:inst6\|inst3~335'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { ALU:inst36|EN:inst6|inst3~334 ALU:inst36|EN:inst6|inst3~335 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 13.776 ns ALU:inst36\|EN:inst6\|inst3~336 5 COMB LCCOMB_X23_Y10_N8 1 " "Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 13.776 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst36\|EN:inst6\|inst3~336'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { ALU:inst36|EN:inst6|inst3~335 ALU:inst36|EN:inst6|inst3~336 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.370 ns) 15.570 ns ALU:inst36\|EN:inst6\|inst3~337 6 COMB LCCOMB_X26_Y11_N0 6 " "Info: 6: + IC(1.424 ns) + CELL(0.370 ns) = 15.570 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 6; COMB Node = 'ALU:inst36\|EN:inst6\|inst3~337'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { ALU:inst36|EN:inst6|inst3~336 ALU:inst36|EN:inst6|inst3~337 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 248 336 384 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(3.106 ns) 20.755 ns Bus3 7 PIN PIN_145 0 " "Info: 7: + IC(2.079 ns) + CELL(3.106 ns) = 20.755 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'Bus3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.185 ns" { ALU:inst36|EN:inst6|inst3~337 Bus3 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 168 2192 2368 184 "Bus3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.016 ns ( 28.99 % ) " "Info: Total cell delay = 6.016 ns ( 28.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.739 ns ( 71.01 % ) " "Info: Total interconnect delay = 14.739 ns ( 71.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.755 ns" { uIR8 3-8:inst40|inst13~105 ALU:inst36|EN:inst6|inst3~334 ALU:inst36|EN:inst6|inst3~335 ALU:inst36|EN:inst6|inst3~336 ALU:inst36|EN:inst6|inst3~337 Bus3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.755 ns" { uIR8 {} uIR8~combout {} 3-8:inst40|inst13~105 {} ALU:inst36|EN:inst6|inst3~334 {} ALU:inst36|EN:inst6|inst3~335 {} ALU:inst36|EN:inst6|inst3~336 {} ALU:inst36|EN:inst6|inst3~337 {} Bus3 {} } { 0.000ns 0.000ns 7.901ns 2.594ns 0.371ns 0.370ns 1.424ns 2.079ns } { 0.000ns 0.984ns 0.370ns 0.614ns 0.366ns 0.206ns 0.370ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Registers:inst7\|Register8:R2\|inst5 uIR5 START 7.278 ns register " "Info: th for register \"Registers:inst7\|Register8:R2\|inst5\" (data pin = \"uIR5\", clock pin = \"START\") is 7.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 13.668 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 13.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1296 -680 -512 1312 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.589 ns Driver:inst3\|inst5 2 REG LCFF_X25_Y9_N25 1 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.589 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 1; REG Node = 'Driver:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { START Driver:inst3|inst5 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 168 320 384 248 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.624 ns) 5.385 ns Driver:inst3\|inst4 3 COMB LCCOMB_X26_Y11_N26 10 " "Info: 3: + IC(1.172 ns) + CELL(0.624 ns) = 5.385 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 10; COMB Node = 'Driver:inst3\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Driver:inst3|inst5 Driver:inst3|inst4 } "NODE_NAME" } } { "Driver.bdf" "" { Schematic "F:/Remake/Driver.bdf" { { 104 416 480 152 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.623 ns) 6.427 ns inst12 4 COMB LCCOMB_X26_Y11_N20 8 " "Info: 4: + IC(0.419 ns) + CELL(0.623 ns) = 6.427 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 8; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { Driver:inst3|inst4 inst12 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 1400 792 840 1464 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.970 ns) 8.458 ns Register8:IR\|inst10 5 REG LCFF_X26_Y8_N1 2 " "Info: 5: + IC(1.061 ns) + CELL(0.970 ns) = 8.458 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'Register8:IR\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { inst12 Register8:IR|inst10 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 640 232 296 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 9.111 ns Selector2:inst28\|inst34 6 COMB LCCOMB_X26_Y8_N26 14 " "Info: 6: + IC(0.447 ns) + CELL(0.206 ns) = 9.111 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 14; COMB Node = 'Selector2:inst28\|inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Register8:IR|inst10 Selector2:inst28|inst34 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 336 344 408 384 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.580 ns) 10.890 ns Registers:inst7\|inst50 7 COMB LCCOMB_X26_Y11_N12 8 " "Info: 7: + IC(1.199 ns) + CELL(0.580 ns) = 10.890 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 8; COMB Node = 'Registers:inst7\|inst50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { Selector2:inst28|inst34 Registers:inst7|inst50 } "NODE_NAME" } } { "Registers.bdf" "" { Schematic "F:/Remake/Registers.bdf" { { 800 568 632 848 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.112 ns) + CELL(0.666 ns) 13.668 ns Registers:inst7\|Register8:R2\|inst5 8 REG LCFF_X21_Y10_N1 1 " "Info: 8: + IC(2.112 ns) + CELL(0.666 ns) = 13.668 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { Registers:inst7|inst50 Registers:inst7|Register8:R2|inst5 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 160 232 296 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.789 ns ( 42.35 % ) " "Info: Total cell delay = 5.789 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.879 ns ( 57.65 % ) " "Info: Total interconnect delay = 7.879 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.668 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.668 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst5 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.447ns 1.199ns 2.112ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 160 232 296 240 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.696 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 10 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 10; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "Remake.bdf" "" { Schematic "F:/Remake/Remake.bdf" { { 424 -536 -368 440 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.651 ns) 3.619 ns Selector2:inst28\|inst35 2 COMB LCCOMB_X26_Y8_N12 14 " "Info: 2: + IC(1.984 ns) + CELL(0.651 ns) = 3.619 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 14; COMB Node = 'Selector2:inst28\|inst35'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { uIR5 Selector2:inst28|inst35 } "NODE_NAME" } } { "Selector2.bdf" "" { Schematic "F:/Remake/Selector2.bdf" { { 432 344 408 480 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.206 ns) 5.336 ns EN:inst43\|inst~455 3 COMB LCCOMB_X22_Y10_N8 52 " "Info: 3: + IC(1.511 ns) + CELL(0.206 ns) = 5.336 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 52; COMB Node = 'EN:inst43\|inst~455'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { Selector2:inst28|inst35 EN:inst43|inst~455 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 56 336 384 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.366 ns) 6.588 ns ALU:inst36\|EN:inst6\|inst6~335 4 COMB LCCOMB_X21_Y10_N0 9 " "Info: 4: + IC(0.886 ns) + CELL(0.366 ns) = 6.588 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 9; COMB Node = 'ALU:inst36\|EN:inst6\|inst6~335'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { EN:inst43|inst~455 ALU:inst36|EN:inst6|inst6~335 } "NODE_NAME" } } { "EN.bdf" "" { Schematic "F:/Remake/EN.bdf" { { 440 336 384 472 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.696 ns Registers:inst7\|Register8:R2\|inst5 5 REG LCFF_X21_Y10_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.696 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 1; REG Node = 'Registers:inst7\|Register8:R2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst36|EN:inst6|inst6~335 Registers:inst7|Register8:R2|inst5 } "NODE_NAME" } } { "Register8.bdf" "" { Schematic "F:/Remake/Register8.bdf" { { 160 232 296 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 34.57 % ) " "Info: Total cell delay = 2.315 ns ( 34.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.381 ns ( 65.43 % ) " "Info: Total interconnect delay = 4.381 ns ( 65.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { uIR5 Selector2:inst28|inst35 EN:inst43|inst~455 ALU:inst36|EN:inst6|inst6~335 Registers:inst7|Register8:R2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst35 {} EN:inst43|inst~455 {} ALU:inst36|EN:inst6|inst6~335 {} Registers:inst7|Register8:R2|inst5 {} } { 0.000ns 0.000ns 1.984ns 1.511ns 0.886ns 0.000ns } { 0.000ns 0.984ns 0.651ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.668 ns" { START Driver:inst3|inst5 Driver:inst3|inst4 inst12 Register8:IR|inst10 Selector2:inst28|inst34 Registers:inst7|inst50 Registers:inst7|Register8:R2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.668 ns" { START {} START~combout {} Driver:inst3|inst5 {} Driver:inst3|inst4 {} inst12 {} Register8:IR|inst10 {} Selector2:inst28|inst34 {} Registers:inst7|inst50 {} Registers:inst7|Register8:R2|inst5 {} } { 0.000ns 0.000ns 1.469ns 1.172ns 0.419ns 1.061ns 0.447ns 1.199ns 2.112ns } { 0.000ns 1.150ns 0.970ns 0.624ns 0.623ns 0.970ns 0.206ns 0.580ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { uIR5 Selector2:inst28|inst35 EN:inst43|inst~455 ALU:inst36|EN:inst6|inst6~335 Registers:inst7|Register8:R2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { uIR5 {} uIR5~combout {} Selector2:inst28|inst35 {} EN:inst43|inst~455 {} ALU:inst36|EN:inst6|inst6~335 {} Registers:inst7|Register8:R2|inst5 {} } { 0.000ns 0.000ns 1.984ns 1.511ns 0.886ns 0.000ns } { 0.000ns 0.984ns 0.651ns 0.206ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 09:33:09 2021 " "Info: Processing ended: Sun May 23 09:33:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Info: Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
