[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of IMX415-AAQR-C production of SONY CORP. from the text: \n \n1 \nCopyright 2018 Sony Semiconductor Solutions Corporation  \n Diagonal 6.43 mm (Type 1/ 2.8) CMOS Solid -state Image Sensor with Square Pixel for  \nColor Cameras  \n IMX415 -AAQR -C \n \n Description  \nThe IMX415-AAQR -C is a diagonal 6.4 mm (Type 1/ 2.8) CMOS active pixel type solid- state image sensor with a  \nsquare pixel array and 8.46 M effective pixels. This chip operates with analog 2.9  V, digital 1.1 V, and interface 1.8 V  \ntriple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved \nthrough the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable \ncharge-integration time.  \n(Applications: Surveillance cameras, FA cameras, Industrial cameras ) \n \nFeatures  \n◆ CMOS active pixel type dots  \n◆ Built-in timing adjustment circuit, H/V driv er and serial communication circuit  \n◆ Input frequency:  24 MHz / 27 MHz / 37.125 MHz / 72  MHz / 74.25 MHz \n◆ Number of recommended recording pixels:  3840 (H) × 2160 (V) approx. 8.29M pixel  \n◆ Readout mode  \nAll-pixel scan mode  \nHorizontal  / Vertical 2/2 -line binning m ode \nWindow cropping mode  \nHorizontal / Vertical direction  - Normal / Inverted readout mode \n◆ Readout rate  \nMaximum frame rate in  \nAll-pixel scan mode:  12 bit: 60.3 frame/ s, 10 bit: 90.9  frame/ s \n◆ High dynamic range ( HDR) function \nMultiple exposure H DR \nDigital overlap H DR \n◆ Synchronizing sensors function  \n◆ Variable -speed shutter function (resolution 1H units)  \n◆ CDS  / PGA function  \n0 dB to 30 dB : Analog Gain 30 dB (step pitch 0. 3 dB) \n30.3 dB to 72 dB  : Analog Gain 30 dB  + Digital  Gain 0.3 dB to 42 dB (step pitch 0.3 dB)  \n◆ Supports I/O  \nCSI-2 serial data output ( 2 Lane /  4 Lane ), RAW10 / RAW12 output  \n◆ Recommended exit pupil distance: –30 mm to –∞ \n \n \n \n \n \n \n  Sony Semiconductor Solutions Corporation  reserves the right to change products and specifications without prior notice.  \nThis information does not convey any license by any implication or otherwise under any patents or other right.  \nApplication circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions  \nCorporation  cannot assume responsibility  for any problems arising out of the us e of these circuits.  \n E19504\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n2 \n \n Device Structure  \n◆ CMOS image sensor  \n◆ Image size  \nDiagonal 6.4 mm  (Type 1/2.8) approx. 8.40 M pixels , All pixels  \n◆ Total number of pixels  \n3864 (H) × 2228 (V)  approx.  8.60 M pixels  \n◆ Number of effective pixels  \n3864 (H) × 2192 (V)  approx. 8.46 M pixels  \n◆ Number of active pixels  \n3864 (H) × 2176 (V)  approx.  8.40 M pixels  \n◆ Number of recommended recording pixels  \n3840 (H) × 2160 (V)  approx. 8.29 M pixels  \n◆ Unit cell size  \n1.45 µm (H) × 1.45 µm (V) \n◆ Optical black  \nHorizontal (H) direction: F ront 0 pixels, rear 0 pixels  \nVertical (V) direction : Front 36  pixels, rear 0 pixels  \n◆ Dummy  \nHorizontal (H) direction: Front 0 pixels, rear 0 pixels  \nVertical (V) direction : Front 1 pixels, rear 1 pixels  \n◆ Substrate material  \nSilicon  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n3 \n \n Absolute Maximum Ratings  \nItem Symbol  Min. Max.  Unit Remarks  \nSupply voltage (analog: 2.9 V) AVDD -0.3 3.3 V  \nSupply voltage (interface : 1.8 V) OV DD -0.3 3.3 V  \nSupply voltage (digital : 1.1 V) DVDD -0.3 2.0 V  \nInput voltage  VI -0.3 OV DD + 0.3  V Not exceed 3.3 V  \nOutput voltage  VO -0.3 OV DD + 0.3  V Not exceed 3.3 V  \nOperating temperature  Topr -30 85 ˚C  \nStorage temperature  Tstg -40 85 ˚C  \n \nApplication Conditions  \nItem Symbol  Min. Typ. Max.  Unit \nSupply voltage (analog: 2.9  V) AVDD1 2.80 2.90 3.00 V \nSupply voltage (interface : 1.8 V) OV DD 1.70 1.80 1.90 V \nSupply voltage (digital : 1.1 V) DVDD1 1.00 1.10 1.20 V \nPerformance guarantee temperature  Tspec  -10 ─ 60 ˚C \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n4 \n \n USE RESTRICTION NOTICE  \n \n   This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the  \nimage sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions  \nCorporation  ("SSS") may,  at any time, modify this Notice which will be available to you in the latest  \nspecifications book for the  Products. You should abide by the latest version of this Notice. If a SSS  \nsubsidiary or distri butor has its  own use restriction notice on the Products, such a use restriction notice will \nadditionally apply between  you and the subsidiary or distributor. You should consult a sales representative of  \nthe subsidiary or  distributor of SSS on such a use restriction notice when you consider using the Products.  \n \n Use Restrictions  \n\uf06c The Products are intended for incorporation into such general electronic equipment as office products,  \ncommunication products, measurement products, and home electronics products i n accordance with  \nthe terms and conditions set forth in this specifications book and otherwise notified by SSS from time  \nto time.  \n\uf06c You should not use the Products for critical applications which may pose a life - or injury -threatening  \nrisk or are highly likely to cause significant property damage in the event of failure of the Products. You  \nshould consult your sales representative beforehand when you consider using the Products for such  \ncritical applications. In addition, you should not use  the Products in weapon or military equipment.  \n\uf06c SSS disclaims and does not assume any liability and damages arising out of misuse, improper use,  \nmodification, use of the Products for the above -mentioned critical applications, weapon and military  \nequipment, or any deviation from the requirements set forth in this specifications book.  \n \n Design for Safety  \n\uf06c SSS is making continuous efforts to further improve the quality and reliability of the Products; however,  \nfailure  of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care  \nto ensure the safe design of your products such as component redundancy, anti -conflagration features,  \nand features to prevent mis -operation in order to avoid  accidents resulting in injury or death, fire or  \nother social damage as a result of such failure.  \n \n Export Control  \n\uf06c If the Products are controlled items under the export control laws or regulations of various countries,  \napproval may be required for the expo rt of the Products under the said laws or regulations.  \nYou should be responsible for compliance with the said laws or regulations.  \n \n No License Implied  \n\uf06c The technical information shown in this specifications book is for your reference purposes only. The  \navailability of this specifications book shall not be construed as giving any indication that SSS and its  \nlicensors will license any intellectual property rights in such information by any implication or otherwise.  \nSSS will not assume responsibility for an y problems in connection with your use of such information or  \nfor any infringement of third -party rights due to the same. It is therefore your sole legal and financial  \nresponsibility to resolve any such problems and infringement.  \n \n Governing Law  \n\uf06c This Notic e shall be governed by and construed in accordance with the laws of Japan, without reference  \nto principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating  \nto this Notice shall be submitted to the exclusive j urisdiction of the Tokyo District Court in Japan as the  \ncourt of first instance.  \n \n Other Applicable Terms and Conditions  \n\uf06c The terms and conditions in the SSS additional specifications, which will be made available to you when  \nyou order the Products, shall a lso be applicable to your use of the Products as well as to this  \nspecifications book. You should review those terms and conditions when you consider purchasing  \nand/or using the Products.  \n \n \nGeneral -0.0.9 \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n5 \n \n Contents  \nDescription  ............................................................................................................................................................................. 1 \nFeatures  ................................................................................................................................................................................. 1 \nDevice Structure  ..................................................................................................................................................................... 2 \nAbsolute Maximum Ratings  .................................................................................................................................................... 3 \nApplication Conditions  ............................................................................................................................................................ 3 \nUSE RESTRICTION NOTICE  ................................................................................................................................................ 4 \nOptical Center  ........................................................................................................................................................................ 7 \nPixel Arrangement  .................................................................................................................................................................. 8 \nBlock Diagram and Pin Configuration  ..................................................................................................................................... 9 \nPin Description  ...................................................................................................................................................................... 11 \nElectrical Characteristics  ...................................................................................................................................................... 14 \nDC Characteristics  ............................................................................................................................................................ 14 \nCurrent Consumption  ........................................................................................................................................................ 15 \nAC Characteristics  ............................................................................................................................................................ 16 \nMaster Clock Waveform (INCK)  .................................................................................................................................... 16 \nSystem Clear (XCLR)  .................................................................................................................................................... 17 \nXVS / XHS Input Characteristics in Slave Mode (Register XMASTER = 1)  .................................................................. 18 \nXVS / XHS Input Characteristics in Master Mode (Register XMASTER = 0)  ................................................................ 18 \nSerial Communication  ................................................................................................................................................... 19 \nI/O Equivalent Circuit Diagram  ............................................................................................................................................. 21 \nSpectral Sensitivity Characteristics  ...................................................................................................................................... 22 \nImage Sensor Characteristics  .............................................................................................................................................. 23 \nImage Sensor Characteristics Measurement Method........................................................................................................... 24 \nMeasurement Conditions  .................................................................................................................................................. 24 \nColor Coding of Physical Pixel Array  ................................................................................................................................ 24 \nDefinition of standard imaging conditions  ......................................................................................................................... 24 \nMeasurement Method ....................................................................................................................................................... 25 \nSetting Registers Using Serial Communication  .................................................................................................................... 26 \nDescription of Setting Registers (I2C) ............................................................................................................................... 26 \nRegister Communication Timing (I2C) ............................................................................................................................... 27 \nCommunication Protocol  ................................................................................................................................................... 28 \nRegister Write and Read (I2C) .......................................................................................................................................... 29 \nSingle Read f rom Random Location  ............................................................................................................................. 29 \nSingle Read from Current Location  ............................................................................................................................... 29 \nSequential Read Starting from Random Location  ......................................................................................................... 30 \nSequential Read Starting from Current Location  ........................................................................................................... 30 \nSingle Write to Random Location  .................................................................................................................................. 31 \nSequential Write Starti ng from Random Location  ......................................................................................................... 31 \nRegister Map ........................................................................................................................................................................ 32 \nReadout Drive mode  ............................................................................................................................................................ 48 \nOperating mode  ................................................................................................................................................................ 48 \nImage Data Output Format (CSI -2 output)  ........................................................................................................................ 50 \nFrame Format  ............................................................................................................................................................... 50 \nFrame Structure  ............................................................................................................................................................ 50 \nEmbedded Data Line  .................................................................................................................................................... 51 \nImage Data Output Format  ............................................................................................................................................... 53 \nAll-pixel mode  ................................................................................................................................................................ 54 \nHorizontal/Vertical 2/2- line binning mode ...................................................................................................................... 57 \nWindow Cropping Mode  ................................................................................................................................................ 62 \nDescription of Var ious Function  ............................................................................................................................................ 64 \nStandby Mode................................................................................................................................................................... 64 \nSlave Mode and Master Mode .......................................................................................................................................... 65 \nGain Adjustment Function  ................................................................................................................................................. 67 \nBlack Level Adjustment Function  ...................................................................................................................................... 68 \nNormal Operation and Inverted Operation  ........................................................................................................................ 69 \nShutter and Integration Time Settings  ............................................................................................................................... 70 \nExample of Integration Time Setting  ............................................................................................................................. 70 \nNormal Exposure Operation (Controlling the Inte gration Time in 1H Units)  ...................................................................... 71 \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n6 \n \n Long Exposure Operation (Control by Expanding the Number of Lines per Frame)  ......................................................... 72 \nExample of Integration Time S ettings  ............................................................................................................................... 73 \nSignal Output  .................................................................................................................................................................... 74 \nCSI-2 output ...................................................................................................................................................................... 74 \nMIPI Transmitter  ............................................................................................................................................................... 76 \nNumber of Internal A/D Conversion Bits Setting  ............................................................................................................ 77 \nOutput Signal Range  ..................................................................................................................................................... 77 \nINCK Setting  ..................................................................................................................................................................... 78 \nRegister Hold Setting  ........................................................................................................................................................ 81 \nMode Transitions  .............................................................................................................................................................. 82 \nOther Function  .................................................................................................................................................................. 83 \nPower -on and Power -off Sequence  ...................................................................................................................................... 84 \nPower -on sequence  .......................................................................................................................................................... 84 \nSlew Rate Limitation of Power -on Sequence  .................................................................................................................... 85 \nPower -off sequence  .......................................................................................................................................................... 86 \nSensor Setting Flow  .......................................................................................................................................................... 87 \nSetting Flow in Sensor Slave Mode  .............................................................................................................................. 87 \nSetting Flow in Sensor Master Mode  ............................................................................................................................ 88 \nPeripheral Circuit  .................................................................................................................................................................. 89 \nSpot Pixel Spec ifications  ...................................................................................................................................................... 90 \nZone Definition  .................................................................................................................................................................. 90 \nNotice on White Pixels Specifications  .................................................................................................................................. 91 \nMeasurement Method for Spot Pixels  .................................................................................................................................. 92 \nSpot Pixel Pattern Specification ........................................................................................................................................... 93 \nMarking ................................................................................................................................................................................ 94 \nNotes On Handling  ............................................................................................................................................................... 95 \nPackage Outline  ................................................................................................................................................................... 97 \nList of Trademark Logos and Definition Statements  ............................................................................................................. 98 \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n7 \n \n Optical Cent er \n Sensor\nscanning V\ndirection (normal )Sensor\nscanning H\ndirection (normal )Package\noutline V\ndirection4.65 ± 0.075 mm6.00 ± 0.075 mmTop View\nPackage center\nOptical center\nA1-Pin P1-Pin\nA11-Pin P11-PinPackage\noutline H\ndirectionPackage reference (H, V)\n12.0 ± 0.1 mm9.30 ± 0.10 mmEffective pixel areaChip area\n \n \nOptical Center  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n8 \n \n Pixel Arrangement  \n \nA11 pinTop View\nReference pin\nOB side ignored area8\n1718Vertical scan direction (Normal)\nHorizontal scan direction (Normal)Vertical(V) direction effective OBTotal number of pixels: 3864(H) × 2228(V) =  8.60 M\nNumber of effective pixels: 3864(H) × 2192(V) =  8.46 M\nNumber of active pixels: 3864(H) × 2176(V) =  8.40 M\nNumber of recommended recording pixels:\n3840(H) × 2160(V) =  8.29 M\n12\nEffective margin for color processing\n13 38409 Effective margin for color processing\nEffective margin for color processingRecording Pixel area\nG\n12 Effective pixel ignored area0 0\nIgnored area of effective pixel sideEffective margin for color processingIgnored area of effective pixel side\nGB\nR21602 Effective pixel ignored area\nRGGB\n1 OB side ignored areaA1 pin P1 pin\nP11 pinDummy 1\n1 DummyG\nGB\nRGR\nGBGR\nGB\nGR\nGBGR\nGB\nG\nGB\nR\n \n \n* Reference pin number is consecutive numbering of package pin array.  \n See the Pin Configuration for the number of each pin.  \n Dummy is the e ffective pixels to ignore the data content.  \n The last Effective line and column are not read -out. \n \nPixel Arrangem ent \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n9 \n \n Block Diagram and Pin Configuration  \n \nSensor\nDrive CircuitPLL\nBiasSensor Control Unit\nCDS/Column Circuit2/4 lane CSI-2 Output\n12/10 Bit digital OutputCDS/Column Circuit\n \n \nBlock Diagram  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n10 \n \n  \nA B C D E F G H J K\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10NC NC\nNC NC\nNCNC\nNC\nNCNC\nNC\nNCNC\nVDDLSC\nVRLTVSSHPX (GND)\nPower Supply (2.9V)\nPower Supply (1.8V)GND (2.9V)\nGND (1.8V / 1.1V)\nClock\nData output DMO1N VSSLSC DCKN\nVDDLSCDMO3N\nDMO1P VSSLSC VSSLSC DMO3P\nVSSHPX\nVDDHPXVDDHPX\nVSSHPX(GND)(GND)\nSCL (GND)(GND)VDDHPXTVMON\nVRLRSVRHTVSSLSCVSSLSC VDDLIF\nVSSHPX(GND)\n(GND)\n(GND)\n(GND)\nVSSLSC(GND)\n(GND)VDDLIF\nVSSLSC DCKP\n(GND)\nVDDHPX\nVDDHPX\nVSSHPXNC NC\nNC\nNC NC(GND)\n(GND)\n(GND) (GND)VSSLSC VSSLSC\nVDDLSC VSSLSC\nNC(GND)\nPower Supply (1.1V)VDDLPL2\nVSSLCNVSSLPL2DMO4N\nVSSLPL1VSSLSC DMO2N\n(GND)\nTOUTNCDMO4P\nVSSLSCDMO2P VSSLSC\nVSSLSC\nVSSLSC\nVSSLSC\nINCKL M N\n11NCNCNCNC\nSDA VDDMIOSLAMODE0\nVDDLSC(GND)\n(GND)\nNC(GND) XVS XCLR XHSTENABLENC(GND)\nNC(GND)\nNC(GND)\nNC(GND)NC(GND)\n(GND)VSSHAN VDDHANNC NC(GND)\n(GND)P\nVDDMIO\nVDDMIO\nVDDLCNVSSLSCVSSLSC\nVSSLCNVSSHPX\nVSSHPX\nVSSHPX\nVSSHPXVDDHANVSSLSC\nVDDHAN VSSHPX\nSLAMODE1(GND)NC(GND)(GND)\nNC(GND)VDDLPL1\nVDDMIO\nVDDLSC\nVDDLCNBottom View\nCapacitor connection  \n \n*The N.C . pin with (GND)  can be connected to GND.  \n \nPin Configuration  \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n11 \n \n Pin Description  \nNo. Pin No  I/O Analog \n/ Digital  Symbol  Description  \n1 A1 ― ― N.C. GND connectable  \n2 A3 Power  D VDDLSC 1.1 V power supply  \n3 A4 Power  D VDDMIO  1.8 V power supply  \n4 A5 Power  D VDDMIO  1.8 V power supply  \n5 A6 Power  D VDDLSC 1.1 V power supply  \n6 A7 Power  D VDDLCN 1.1 V power supply  \n7 A8 ― ― N.C. GND connectable  \n8 A9 O A VRHT  Capacitor connection  \n9 A11 ― ― N.C. GND connectable  \n10 B3 GND  D VSSLSC  1.1V GND  \n11 B4 GND  D VSSLSC  1.1V GND  \n12 B5 GND  D VSSLSC  1.1V GND  \n13 B6 GND  D VSSLSC  1.1V GND  \n14 B7 GND  D VSSLCN  1.1V GND  \n15 B8 ― ― N.C. GND connectable  \n16 B9 GND  A VSSHPX 2.9V GND  \n17 C1 Power  D VDDLIF  1.1 V power supply  \n18 C2 GND  D VSSLSC  1.1V GND  \n19 C3 ― ― N.C. GND connectable  \n20 C4 O A TVMON  TEST output pin, OPEN  \n21 C5 ― ― N.C. GND connectable  \n22 C6 ― ― N.C. GND connectable  \n23 C7 ― ― N.C. GND connectable  \n24 C8 ― ― N.C. GND connectable  \n25 C9 ― ― N.C. GND connectable  \n26 C10 GND  A VSSHPX 2.9V GND  \n27 C11 O A VRLRS  Capacitor connection  \n28 D1 GND  D VSSLSC  1.1V GND  \n29 D2 GND  D VSSLSC  1.1V GND  \n30 D3 ― ― N.C. GND connectable  \n31 D4 GND  A VSSHAN  2.9V GND  \n32 D5 GND  A VSSHPX 2.9V GND  \n33 D6 GND  A VSSHPX 2.9V GND  \n34 D7 GND  A VSSHPX 2.9V GND  \n35 D8 GND  A VSSHPX 2.9V GND  \n36 D9 ― ― N.C. GND connectable  \n37 D10 GND  A VSSHPX 2.9V GND  \n38 D11 O A VRLT  Capacitor connection  \n39 E1 O D DMO3N  CSI-2 output (data)  \n40 E2 O D DMO3P  CSI-2 output (data)  \n41 E3 ― ― N.C. GND connectable  \n42 E4 Power  A VDDHAN  2.9 V power supply  \n43 E5 Power  A VDDHAN  2.9 V power supply  \n44 E6 Power  A VDDHPX  2.9 V power supply  \n45 E7 Power  A VDDHPX  2.9 V power supply  \n46 E8 Power  A VDDHPX  2.9 V power supply  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n12 \n \n No. Pin No  I/O Analog \n/ Digital  Symbol  Description  \n47 E9 ― ― N.C. GND connectable  \n48 E10 ― ― N.C. GND connectable  \n49 E11 ― ― N.C. GND connectable  \n50 F1 O D DMO1N  CSI-2 output (data)  \n51 F2 O D DMO1P  CSI-2 output (data)  \n52 F10 GND  D VSSLSC  1.1V GND  \n53 F11 Power  D VDDLSC 1.1 V power supply  \n54 G1 GND  D VSSLSC  1.1V GND  \n55 G2 GND  D VSSLSC  1.1V GND  \n56 G10 I D TENABLE  Test enable, OPEN  \n57 G11 Power  D VDDMIO  1.8 V power supply  \n58 H1 O D DCKN  CSI-2 output (clock)  \n59 H2 O D DCKP  CSI-2 output (clock)  \n60 H10 I D SLAMODE0  Select slave address  \n61 H11 I D XCLR  System clear  \n62 J1 GND  D VSSLSC  1.1V GND  \n63 J2 GND  D VSSLSC  1.1V GND  \n64 J10 I D SLAMODE1  Select slave address  \n65 J11 I/O D SDA Serial data communication  \n66 K1 O D DMO2N  CSI-2 output (data)  \n67 K2 O D DMO2P  CSI-2 output (data)  \n68 K3 ― ― N.C. GND connectable  \n69 K4 ― ― N.C. GND connectable  \n70 K5 Power  A VDDHAN  2.9 V power supply  \n71 K6 ― ― N.C. GND connec table  \n72 K7 Power  A VDDHPX  2.9 V power supply  \n73 K8 Power  A VDDHPX  2.9 V power supply  \n74 K9 ― ― N.C. GND connectable  \n75 K10 I/O D SCL Serial clock input  \n76 K11 I/O D XVS Vertical sync signal  \n77 L1 O D DMO4N  CSI-2 output (data)  \n78 L2 O D DMO4P  CSI-2 output (data)  \n79 L3 ― ― N.C. GND connectable  \n80 L4 ― ― N.C. GND connectable  \n81 L5 GND  A VSSHPX 2.9V GND  \n82 L6 ― ― N.C. GND connectable  \n83 L7 GND  A VSSHPX  2.9V GND  \n84 L8 GND  A VSSHPX 2.9V GND  \n85 L9 ― ― N.C. GND connectable  \n86 L10 I/O D TOUT  Digital TEST output pin, OPEN  \n87 L11 I/O D XHS Horizontal sync signal  \n88 M1 GND  D VSSLSC  1.1V GND  \n89 M2 GND  D VSSLSC  1.1V GND  \n90 M3 ― ― N.C. GND connectable  \n91 M4 ― ― N.C. GND connectable  \n92 M5 ― ― N.C. GND connectable  \n93 M6 ― ― N.C. GND connectable  \n94 M7 ― ― N.C. GND connectable  \n95 M8 ― ― N.C. GND connectable  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n13 \n \n No. Pin No  I/O Analog \n/ Digital  Symbol  Description  \n96 M9 ― ― N.C. GND connectable  \n97 M10 GND  D VSSLSC  1.1V GND  \n98 M11 I D INCK  Master clock input  \n99 N3 GND  D VSSLSC  1.1V GND  \n100 N4 GND  A VSSLPL2  1.1V GND  \n101 N5 GND  A VSSLPL1  1.1V GND  \n102 N6 GND D VSSLSC  1.1V GND  \n103 N7 GND  D VSSLSC  1.1V GND  \n104 N8 GND  D VSSLSC  1.1V GND  \n105 N9 GND  D VSSLCN  1.1V GND  \n106 P1 ― ― N.C. GND connectable  \n107 P3 Power  D VDDLIF  1.1 V power supply  \n108 P4 Power  A VDDLPL2  1.1 V power supply  \n109 P5 Power  A VDDLPL1  1.1 V power supply  \n110 P6 Power  D VDDLSC 1.1 V power supply  \n111 P7 Power  D VDDMIO  1.8 V power supply  \n112 P8 Power  D VDDLSC 1.1 V power supply  \n113 P9 Power  D VDDLCN 1.1 V power supply  \n114 P11 ― ― N.C. GND connectable  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n14 \n \n Electrical Characteristics \nDC Char acteristics  \nItem Pins Symbol  Condition  Min. Typ. Max.  Unit \nSupply \nvoltage  Analog  VDDHx  AVDD  2.80 2.90 3.00 V \nInterface  VDD Mx OV DD  1.70 1.80 1.90 V \nDigital VDDL x DVDD  1.00 1.10 1.20 V \nDigital input voltage  XHS \nXVS \nXCLR  \nINCK  \nSLAMODE0  \nSLAMODE1  VIH \nXVS / XHS \nSlave Mode 0.8 × OV DD ― ― V \nVIL — ― 0.2 × OV DD V \nDigital output voltage  XHS \nXVS \nTOUT  VOH  XVS / XHS \nMaster Mode OV DD – 0.2 ― ― V \nVOL ― ― 0.2 V \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n15 \n \n Current Consumption  \nItem Symbol  Typ. Max.  Unit \nOperating current  \nMIPI CSI -2 / 4  Lane,  2079 Mbps  \n12 bit, 60 fra me/s  \nAll-pixel  mode   IAVDD 128 156 mA \nIOVDD 3 3 mA \nIDVDD 187 250 mA \nStandby current  IAVDD_STB － 0.2 mA \nIOVDD_STB － 0.2 mA \nIDVDD_STB － 15.1 mA \n \nOperating current :  (Typ. ) Supply voltage  2.9 V / 1.8 V / 1.1  V, Tj = 25 ˚C , standard luminous intensity.  \n(Max. ) Supply voltage 3.0 V / 1.9 V / 1.2  V, Tj = 60 ˚C , worst state of internal circuit \noperating current  consumption,  \nStandby :  (Max. ) Supply voltage 3.0 V / 1.9 V / 1.2  V, Tj = 60 ˚C , INCK : 0 V, light-obstructed state.  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n16 \n \n AC Charact eristics  \nMaster Clock Waveform  (INCK)  \nINCK0.8 × OV DD\n0.2 × OV DD0.5 × OV DD1/fINCK\ntP\nDuty Ratio = tWP / tP × 100tWPtWHINCK\ntWLINCKTr_inck Tf_inck\n \n \nINCK 24MHz, 27MHz, 37125MHz, 72MHz, 74.25MHz  \n \nItem Symbol  Min. Typ. Max.  Unit Remark s \nINCK clock frequency  fINCK fINCK × 0.96  fINCK fINCK × 1.02  MHz \nfINCK = 24 MHz, 27 MHz, \n37.125 MHz, 72 MHz, \n74.25 MHz  INCK Low  level pulse width  tWLINCK  4 ― ― ns \nINCK High  level pulse width  tWHINCK  4 ― ― ns \nINCK clock duty  ― 45 50 55 % Define with 0.5 × OV DD \nINCK Rise time  Tr_inck  ― ― 5 ns 20 % to 80 %  \nINCK Fall time  Tf_inck ― ― 5 ns 80 % to 20 %  \n \n*  The INCK fluctuation affects the frame rate.  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n17 \n \n Syst em Clear  (XCLR ) \n \nXCLR0.8 × OV DD\n0.2 × OV DDtWLXCLR\nTf_xclr Tr_xclr \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nXCLR Low  level pulse width  tWLXCLR  4 / f INCK  ― ― ns  \nXCLR Rise time  Tr_xclr ― ― 5 ns 20 % to 80 % \nXCLR Fall time  Tf_xclr ― ― 5 ns 80 % to 20 % \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n18 \n \n XVS / XHS Input C haracteristics in Slave Mode ( Register XMASTER  = 1) \n0.8 × OV DD\n0.2 × OV DDXVS\nXHStWLXHS\ntHFDLY tVRDLYtWHXHS\n0.8 × OV DD\n0.2 × OV DDTf_xvs Tr_xvs\nTf_xhs Tr_xhs\n \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nXHS Low  level pulse width  tWLXHS  4 / f INCK ― ― ns  \nXHS High level pulse width tWHXHS  4 / f INCK ― ― ns  \nXVS - XHS fall width  tHFDLY  1 / f INCK ― ― ns  \nXHS - XVS rise width tVRDLY  1 / f INCK ― ― ns  \nXVS Rise time  Tr_xvs  ― ― 5 ns 20 % to 80 %  \nXVS Fall time  Tf_xvs ― ― 5 ns 80 % to 20 %  \nXHS Rise time  Tr_xhs  ― ― 5 ns 20 % to 80 %  \nXHS Fall time  Tf_xhs  ― ― 5 ns 80 % to 20 %  \n \n \nXVS / XHS I nput Characteristics in  Master Mode ( Register XMASTER  = 0) \n* XVS and XHS cannot be used for the sync signal to pixels.  \nBe sure to detect sync code to detect the start of effective pixels in 1 line.  \nFor the output waveforms in master mode, see the item of “Slave Mode and Master Mode” \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n19 \n \n Serial Communication  \nI2C \n \nRepeated\nStart \ncondition\nSDA\nSCLVIH/VOH\nVIL/VOL\nVILVIHtBUF\ntr tLOWtHD;DAT\ntSU;DAT\ntHD;STAtf\ntrtHIGHtHD;STAtSU;STA\ntSU;STOStart \nconditionStop \ncondition\ntof\n \n \nI2C Specification  \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nLow level input voltage  VIL –0.3 — 0.3 × OV DD V  \nHigh level input voltage  VIH 0.7 × OV DD — 1.9 V  \nLow level out put voltage  VOL 0 — 0.2 × OV DD V OV DD < 2 V, Sink 3  mA \nHigh level out put voltage  VOH 0.8 × OV DD — — V  \nInput current  Ii –10 — 10 µA 0.1 × OV DD to 0.9 × OV DD \nInput Capacitance for  \nSCL / SDA  Ci — — 10 pF  \n \n \nI2C AC Characteristics  (Standard- mode, Fast-mode)  \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nSCL clock frequency  fSCL 0 — 400 kHz  \nHold time (Start Condition)  tHD;STA  0.6 — ― µs  \nLow period of the SCL clock  tLOW 1.3 — ― µs  \nHigh period of the SCL clock  tHIGH 0.6 — ― µs  \nSet-up time (Repeated Start Condition)  tSU;STA  0.6 — ― µs  \nData hold time  tHD;DAT  0 — 0.9 µs  \nData set -up time  tSU;DAT  100 — ― ns  \nRise time of both SDA  and SCL signals  tr ― — 300 ns  \nFall time of both SDA and SCL signals  tf ― — 300 ns  \nSet-up time (Stop Condition)  tSU;STO  0.6 — ― µs  \nBus free time between a STOP and \nSTART Condition  tBUF 1.3 — ― µs  \nOutput fall time  tof — — 250 ns Load 10 pF to 400 pF ,  \n0.7 × OV DD to 0.3 × OV DD \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n20 \n \n I2C AC Characteristics (Fast-mode Plus) \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nSCL clock frequency  fSCL 0 — 1000  kHz INCK ≥ 16 MHz \nHold time (Start Condition)  tHD;STA  0.26 — ― µs  \nLow period of the SCL  clock  tLOW 0.5 — ― µs  \nHigh period of the SCL clock  tHIGH 0.26 — ― µs  \nSet-up time  (Repeated Start Condition)  tSU;STA  0.26 — ― µs  \nData hold time  tHD;DAT  0 — 0.9 µs  \nData set -up time  tSU;DAT  50 — ― ns  \nRise time of both SDA and SCL signals  tr ― — 120 ns  \nFall time of both SDA and SCL signals  tf ― — 120 ns  \nSet-up time  (Stop Condition)  tSU;STO  0.26 — ― µs  \nBus free time between a STOP and \nSTART Condition  tBUF 0.5 — ― µs  \nOutput fall time  tof — — 120 ns Load 10 pF to 400 pF,  \n0.7 × OV DD to 0.3 × OV DD \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n21 \n \n  \nI/O Eq uivalent Circuit Diagram  \nTENABLE\nSDA\nSCLXVS\nXHS\nTOUT\nXCLR\nSLAMODE1\nSLAMODE2\nVRLRS\nVRLTSymbol Equivalent circuit Symbol:\u3000External pin\nEquivalent circuit\nTVMONDMOPx\nDMOMx\nDMCKP\nDMCKMINCK\nVRHTVSSLSCVDDMIO\nin\n100 kΩ\nVSSLSCVDDMIO\ninout100 kΩ\nVSSLPLVDDMIO\nin\nVSSLSCVDDMIO\nin\nVSSLSCVDDMIO\ninout\nVRLxVSSHPX\nVSSHANVDDHAN\nin/out\nVSSLIFVDDLIF\nDMOPx\nDMCKP\nDMOMx\nDMCKM\nVSSHPXVRHx\n \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n22 \n \n Spectral Sensitivity Characteristics  \n(Characteristics  in the wafer  status ) \n \n \n  0.00.10.20.30.40.50.60.70.80.91.0\n400 450 500 550 600 650 700 750 800 850 900 950 1000Relative response [a.u.]\nWave Length [nm]Red Green Blue\n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n23 \n \n Image Sensor Characteristics \n (AV DD = 2.9 V, OV DD = 1.8 V, DV DD = 1.1 V, Tj = 60 ˚C, All -pixel mode, 12 bit 30 frame/s,  Gain: 0 dB) \nItem Symbol  Min. Typ. Max.  Unit Measurement  \nmethod  Remarks  \nG sensitivity  S 1740  \n(255)  2048  \n(300) ― Digit \n(mV)  1 1/30 s storage  \n12 bit converted value  \nSensitivity \nratio R / G  RG 0.42 ― 0.58 ― \n2 ― \nB / G  BG 0.26 ― 0.44 ― \nSaturation signal  Vsat 3895  \n(570)  ― ― Digit \n(mV)  3 12 bit converted value  \nVideo signal shading  SH ― ― 25 % 4 ― \nVertical line  VL ― ― 90 µV 5 12 bit converted value  \nDark signal  Vdt ― ― 0.89 \n(0.13)  Digit \n(mV)  6 1/30 s storage  \n12 bit converted value  \nDark signal shading  ΔVdt  ― ― 0.89 \n(0.13)  Digit \n(mV)  7 1/30 s storage  \n12 bit converted value  \n \nNote)  1. Converted value into mV using 1Digit =  0.1465 mV for 12 -bit output and 1Digit =  0.5865 mV for 10 -bit output.  \n2. The v ideo signal shading is the measured value in the wafer status (including color filter) and does not  \ninclude characteristics of the seal glass.  \n3. The characteristics above apply to effective pixel area.  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n24 \n \n Image Sensor Characteristics Measurement Method  \nMeasurement Conditions  \n1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and \nclock voltage conditions.  \n2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the opti cal black (OB) \nlevel is used as the reference for the signal output . \n \nColor Coding of Physical Pixel Array  \nThe primary color fil ters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb \nrepresent the G signal on the same line as the R and B signals, respectively. The R signal and Gr signal lines and the \nGb signal and B signal lines are output successively.  \n \nRB Gb\nGr RB Gb\nGr\nRB Gb\nGr RB Gb\nGrVertical scan direction \n(Normal )\nHorizontal scan direction \n(Normal ) \n \nColor Coding Diagram  \n \nDefinition of standard imaging conditions  \n◆ Standard imaging condition I: \nUse a pattern box (luminance: 706 cd/m2, color temperature of 3200 K halo gen source) as a subject. (Pattern for \nevaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at \nF5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standar d sensitivity \ntesting luminous intensity.  \n \n◆ Standard imaging condition II: \nImage a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a \ntesting standard lens with CM500S (t = 1.0 mm) as an IR cut filter.  The luminous intensity is adjusted to the value \nindicated in each testing item by the lens diaphragm.  \n \n◆ Standard imaging condition III: \nImage a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a \ntesting standard lens (exit pupil distance - 30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous \nintensity is adjusted to the value indicated in each testing item by the lens diaphragm.  \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n25 \n \n Measurement Method  \n1. Sensitivity  \nSet the measurement conditi on to the standard imaging condition I. After setting the electronic shutter mode with \na shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and \nsubstitute the values into the following formula.  \n \nS = (VGr + VGb) / 2 × 100  / 30 [mV]  \n \n2. Sensitivity ratio  \nSet the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr \nand Gb signal outputs to 300 mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, \nVGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute \nthe values into the following formulas.  \n \nVG = (VGr + VGb) / 2  \nRG = VR / VG  \nBG = VB / VG  \n \n3. Saturation signa l \nSet the measurement condi tion to the standard imaging condition II. After adjusting the luminous intensity to 20 \ntimes the intensity with the average value of the Gr and Gb signal outputs,  300 mV, measure the  minimum  values \nof the Gr, Gb, R and B signal outputs.  \n \n4. Video signal shading  \nSet the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the \nluminous intensity so that the average value of the Gr and Gb signal outputs is  300 mV. Then measure the \nmaximum value (G max [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute \nthe values into the following formula.  \n \nSH = (Gmax –  Gmin) /  300 × 100 [%]  \n \n5. Vertical Line  \nWith the device junction temperature of 60 ˚C and the device in the l ight-obstructed state, calculates each \naverage output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent \ncolumn on the same color (VL [µV]).  \n \n6. Dark signal  \nWith the device junction temperature of 60 ˚C and the devi ce in the light -obstructed state, divide the output \ndifference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to \n1/30 s integration. Measure the average value of this output (Vdt [mV]).  \n \n7. Dark signal shading \nAfter the measurement item 6 , measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) \nof the dark signal output, and substitute the values into the following formula.  \n \nΔVdt = Vdmax –  Vdmin [mV]  \n \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n26 \n \n Setting Registers Using Serial Comm unication  \nThis sensor can write and read the setting values of the various registers shown in the Register Map by I2C \ncommunication. See the Register Map for the addresses and setting values to be set.  \n \nDescription of Setting Registers  (I2C) \nThe serial dat a input order is MSB -first transfer. The table below shows the various data types and descriptions.  \nUsing SLAMODE 0 and SLAMODE1 pins, SLAVE address can be changed.  \n \nMaster\nSDASensorSCL\n \n \nPin connection of serial communication  \n \nSLAVE Address  \nSLAMODE1  \npin SLAMODE0  \npin MSB   LSB \nLow Low 0 0 1 1 0 1 0 R / W  \nLow High 0 0 1 0 0 0 0 R / W  \nHigh Low 0 1 1 0 1 1 0 R / W  \nHigh High 0 1 1 0 1 1 1 R / W  \n* R/W is data direction bit  \n \nR / W  \nR / W bit  Data direction  \n0 Write (Master to  Sensor)  \n1 Read (S ensor to  Master)  \n \nI2C pin description  \nSymbol  Pin No.  Remarks  \nSCL K10 I2C serial clock input  \nSDA J11 I2C serial data communication  \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n27 \n \n Register Communication Timing  (I2C) \nIn I2C communication system, communication can be performed excluding the prohibited 1H peri od as described in \nthe below figure.  \nFor the registers marked "V" in the item of Reflection timing, when the communication is performed in the \ncommunication period shown in the figure below they are reflected by “F rame reflection register re flection timing ”. \nFor the registers marked “I” in the item of Reflection timing, the settings  are reflected when the communication is \nperformed.  \nUsing REG HOLD function is recommended for register setting using I2C communication. For REGHOLD function,  \nsee “Register Transmission Setting” in “Description of Functions”.  \n \nBlank lineXVS\nXHS\nData line\nData line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank lineFrame reflection register \nreflection timing\nRecommended serial communication period\nData line\nData line\nData line\nData lineBlank line1XHS periodCommunication prohibited period\n6XHS period\nBlank line\nBlank line\nData line\nData line\nData line\n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n28 \n \n Communication Protocol  \nI2C serial communication supports a 16-bit register address and 8 -bit data message type.   \n \n \nCommunication Protocol  \n \nData is transferred serially, MSB first in 8 -bit units. After each data byte is transferred, A (Acknowledge) / A―\n \n(Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock ( SCL) cycle. SDA can change only  \nwhile SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing  \nfrom High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase  \nand Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start  \ncondition.  \n \n \nStart Conditi on \n \n \nStop Condition  \n \n \nRepeated Start Condition  \n \nAfter transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and \nrelease (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the \nStop C ondition and end the communication.   \n \n \nAcknowledge and Negative Acknowledge  \n  From Master to Slave\nFrom Slave to MasterS : Start Condition\nSr : Repeated Start Condition\nP : Stop Condition\nA : Acknowledge\nA : Negative Acknowledge Direction depend on operationR/W=\n0: Write (Master → Sensor )\n1: Read (Sensor → Master )SSlave \nAddress\n[7:1]R\n/\nWRegister \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ADATA\n[7:0]A\n/\nAP\nS\nThe data changes while the clock is lowA7 A6 A5 A4 A3 A2 A1 R/W ACKMSB LSB\nSDA\nSCLStart condition\nD5 D4 D3 D2 D1 D0 R/WACK/\nNACKP\nStop conditionBus free state\nSDA\nSCL\nSDA\nSCLA7 A6 A5 A4 A3ACK/\nNACKMSB\nSr\nThe stop condition is not generated.Start condition\nSDA\nSCL\nSDA\nSCLA2 A1 R/W ACK\nA2 A1 R/W NACK\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n29 \n \n Register Write and Read (I2C) \nThis sensor corresponds to four reed modes and the two write modes.  \n \nSingle Read from Random Location  \nThe sensor has an index function that indicat es which address it is focusing on. In reading the data at an optional  \nsingle address, the Master must set the index value to the address to be read. For this purpose,  it performs \ndummy  write operation up to the register address. The upper level of the fig ure below shows the sensor internal \nindex  value,  and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value \nto M by  designating the sensor slave address with a write request, then designating the address (M). Then, the \nMaster  generates the start condition. The Start Condition is generated without generating the Stop Condition, so it \nbecomes  the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the \nsensor  outputs an Acknowl edge immediately followed by the index address data on SDA. After the Master \nreceives the data, it  generates a Negative Acknowledge and the Stop Condition to end the communication.  \n \n \n \nSingle Read from Random Location  \n \nSingle Read from Current Location  \nAfter the slave address is transmitted by a write request, that address is designated by the next communication \nand the index holds that value. In addition, when data read/write is performed, the index is incremented by the \nsubsequent Acknowledge/Negative Ack nowledge timing. When the index value is known to indicate the address \nto be read, sending the slave address with a read request allows the data to be read immediately after \nAcknowledge.  After receiving the data, the Master generates a Negative Acknowledge  and the Stop Condition to \nend the communication, but the index value is incremented, so the data at the next address can be read by \nsending the slave address with a read request.  \n \n \n \nSingle Read from Current Location  \n  Previous index value\nSSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ASrSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex MIndex\nM+1\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative AcknowledgeSr : Repeated Start Condition\nPrevious index value , K\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex\nK+2\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex\nK+1\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n30 \n \n Sequential Read Starting from Random  Location  \nIn reading data sequentially, which is starting from an optional address, the Master must set the index value to the  \nstart of the addresses to be read. For this purpose, dummy write operation includes the register address setting.  \nThe Master sets  the sensor index value to M by designating the sensor slave address with a read request, then \ndesignating the address (M). Then, the Master generates the Repeated Start Condition.  \nNext, when the Master  sends the slave address with a read request, the sens or outputs an Acknowledge followed \nimmediately by the index  address data on SDA. When the Master outputs an Acknowledge after it receives the \ndata, the index value inside the sensor is incremented and the data at the next address is output on SDA. This \nallows the Master to read data  sequentially. After reading the necessary data, the Master generates a Negative \nAcknowledge and the Stop Condition to end the communication.  \n \n \n \nSequential Read Starting from Random Location  \n \nSequential Read Starting from Curren t Location  \nWhen the index value is known to indicate the address to be read, sending the slave address with a read request  \nallows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it  \nreceives the data, the index value inside the sensor is incremented and the data at the next address is output on \nSDA.  \nThis allows the Master to read data sequentially. After reading the necessary data, the Master generates a \nNegative Acknowledge and the Stop Condition to end the communication.  \n \n \n \nSequential Read Starting from Current Location  \n  SSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ASrSlave \nAddress\n[7:1]1ADATA\n[7:0]DATA\n[7:0]A ADATA\n[7:0]A APIndex MIndex\nM+1Index\n(M+L)Index\n(M+L-1)\nL bytes of dataPrevious index value , K\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative AcknowledgeSr : Repeated Start Condition\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]ADATA\n[7:0]A ADATA\n[7:0]AP\nL bytes of dataIndex\n(M+L)Index KIndex\nK+1Index\n(K+L-1)\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n31 \n \n Single Write to Random Location  \nThe Master sets the sensor index value to M by designating the sensor slave address with a write request, and \ndesignating the address (M). After that the Master can write the value in the designated register by transmitting \nthe data to be written. After writing the necessary data, the Master generates the Stop Condition to end the \ncommunication.  \n \n \n \nSingle Write to Random Location  \n \nSequential Write Starting  from Random Location  \nThe Master can write a value to register address M by designating the sensor slave address with a write request,  \ndesignating the address (M), and then transmitting the data to be written. After the sensor receives the write data, \nit outputs an Acknowledge and at the same time increments the register address, so the Master can write to the \nnext address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it \ngenerates  the Stop Condition to end the communication.  \n \n \n \nSequential Write Starting from Random Location  \n  SSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ADATA\n[7:0]A\n/\nAPIndex M Previous index valueIndex\nM+1\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge\nSSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A AIndex M\nDATA\n[7:0]APrevious index value\nDATA\n[7:0]Index\nM+1Index\n(M+L)Index\n(M+L-1)\nA ADATA\n[7:0]A\n/\nAP\nL bytes of data Index, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge\n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n32 \n \n Register Map  \nThis sensor has a total of  4352 bytes  (256 × 17) of registers, composed of registers with LSB addresses 00h to F Fh \nthat correspond to MSB address 3 0h to 40 h. Use the initial values for empty address. Some registers must be \nchange from the initial values, so the sensor control side should be capable of setting 4352 bytes.  \n \nThere are three different register reflection timings.  \nAbout the Reflection timing column of the Register Map, registers noted as "I" are reflected immediately after writing \nto register, registers noted as "S" are set during standby mode and reflected after standby canceled, registers noted \nas "V" are reflected at “Fame reflection register reflection timing” on the figure described in the section of “Setting \nRegisters with Serial Communication”.  \n \nDo not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors. \nHowever, other registers that requires communication to address not listed above may be added, so addresses up to \nFFh should be supported for LSB address ; 3000h to 40 FFh. \n \n* For the register that is writing "  * " to the setting value in description (Indicated by red letter) , change the value  \n from the default value after the  reset.  \n** In Gain setting only, it is reflected on the next frame which was settings.  \n*** Setting except for the setting values described in the description column is prohibited.  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n33 \n \n (1) Registers corresponding to address = 30**h. \n  \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3000h 0 STANDBY  Standby  \n0: Operating   1: Standby  1h \n01h I \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0 h” 0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3001h 0 REGHOLD Register hold  \n(Function not to update V reflection \nregister)  \n0: Invalid   1: Valid  0h \n00h I \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3002h 0 XMSTA  Setting of master mode operation  \n0: Master mode operation start  \n1: Master mode operation stop  1h \n01h I \n1 ― Fixed to “ 0h” 0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3003h 0 XMASTER  Select Master /Slave mode  \n0: Master mode  \n1: Slave  mode  0h \n00h S \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n34 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3008h 0 \nBCWAIT_TIME  \n[9:0] LSB \n0FFh  FFh \nS 1 \nThe value is set according to INCK . \nRefer to “INCK setting”  2 \n3 \n4 \n5 \n6 \n7 \n3009h 0 \n00h 1 MSB  \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to  “0h” 0h ― \n300Ah 0 \nCPWAIT_TIME \n[9:0] LSB \n0B6h B6h \nS 1 \nThe value is set according to INCK.   \nRefer to “INCK setting”  2 \n3 \n4 \n5 \n6 \n7 \n300Bh 0 \nA0h 1 MSB  \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “1h”  1h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “1h”  1h ― \n301Ch 0 \nWINMODE  \n[3:0] Window mode setting  \n0: All -pixel mode , Horizontal/Vertical \n2/2-line binning  \n4: Window cropping mode  0h \n00h V 1 \n2 \n3 \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n35 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3020h 0 HADD Mode setting  \n0h: All -pixel mode  \n1h: Horizontal 2 binning  0h \n00h S \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3021h 0 VADD  Mode setting  \n0h: All -pixel mode  \n1h: Vertical 2 binning  0h \n00h S \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3022h 0 ADDMODE  \n[1:0] Mode setting  \n0h: All -pixel mode  \n1h: Horizontal/Vertical 2/2 -line binning  0h \n00h S \n1 \n2 ― Fixed to  “0h” 0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n36 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3024h 0 \nVMAX  \n[19:0]  LSB  \n008CAh CAh \nV 1 \nWhen sensor master mode vertical  \nspan setting.  \n \nFor details, see the item of  \n“Slave Mode and Master Mode”  \nin the section of  \n“Description of Various Functions”.  2 \n3 \n4 \n5 \n6 \n7 \n3025h 0 \n08h 1 \n2 \n3 \n4 \n5 \n6 \n7 \n3026h 0 \n00h 1 \n2 \n3 MSB  \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3028h 0 \nHMAX  \n[15:0]  LSB \n0226h 26h \nV 1 \nWhen sensor master mode horizontal  \nspan setting.  \n \nFor details, see the item of  \n“Slave Mode and Master Mode”  \nin the section of  \n“Description of Various Functions”.  2 \n3 \n4 \n5 \n6 \n7 \n3029h 0 \n02h 1 \n2 \n3 \n4 \n5 \n6 \n7 MSB  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n37 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3030h 0 HREVERSE  Horizontal direction  \nReadout inversion control  \n0: Normal  \n1: Inverted  0h \n00h V \n1 VREVERSE  Vertical direction  \nReadout inversion control  \n0: Normal  \n1: Inverted  0h V \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3031h 0 ADBIT  \n[1:0]  AD conversion bits setting  \n0: AD 10 bit  \n1: AD 12 bit ( 11 bit + digital dither )  1h \n01h S 1 \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3032h 0 MDBIT  Number of output bit setting  \n0: 10 bit  \n1: 12 bit  1h \n01h S \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3033h 0 \nSYS_MODE \n[3:0] Output IF mode setting  \n0: 2376 Mbps  \n2: 2079 Mbps  \n4: 1782 Mbps  \n5: 891 Mbps  \n7: 594 Mbps  \n8: 1140 / 1485 Mbps  \n9: 720 Mbps  4h \n04h S 1 \n2 \n3 \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h ” 0h ― \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n38 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3040h 0 \nPIX_HST  \n[12:0]  LSB \n0000h 00h \nV 1 \nIn window cropping mode  \nStart position  \n(Horizontal direction)  \n \nMultiples of 2  2 \n3 \n4 \n5 \n6 \n7 \n3041h 0 \n00h 1 \n2 \n3 \n4 MSB  \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3042h 0 \nPIX_HWIDTH  \n[12:0]  LSB \n0F18h 18h \nV 1 \nIn window cropping mode  \nCropping width  \n(Horizontal direction)  \n \nMultiples of 24  2 \n3 \n4 \n5 \n6 \n7 \n3043h 0 \n0Fh 1 \n2 \n3 \n4 MSB  \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3044h 0 \nPIX_VST  \n[12:0]  LSB \n0000h 00h \nV 1 \nIn window cropping mode  \nStart position  \n(Vertical direction)  \n \nDesignated in Line ×2,   \nMultiples of 4  2 \n3 \n4 \n5 \n6 \n7 \n3045h 0 \n00h 1 \n2 \n3 \n4 MSB  \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n39 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3046h 0 \nPIX_VWIDTH  \n[12:0]  LSB \n1120h 20h \nV 1 \nIn window cropping mode  \nCropping width  \n(Vertical direction)  \n \nDesignated in Line × 2,  \nMultiples of 4  2 \n3 \n4 \n5 \n6 \n7 \n3047h 0 \n11h 1 \n2 \n3 \n4 MSB  \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3050h 0 \nSHR0  \n[19:0]  LSB \n00066h 66h \nV 1 \nStorage time adjustment  \nDesignated in line units.  2 \n3 \n4 \n5 \n6 \n7 \n3051h 0 \n00h 1 \n2 \n3 \n4 \n5 \n6 \n7 \n3052h 0 \n00h 1 \n2 \n3 MSB  \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n3081h  [7:0] ― Fixed to “00h” 00h 00h S \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n40 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3090h 0 \nGAIN_PCG_0  \n[8:0] LSB \n000h 00h V 1 \nGain setting  \n(0.0dB to 72.0dB  / 0.3dB step)  2 \n3 \n4 \n5 \n6 \n7 \n3091h 0 MSB  \n00h 1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n30C0h 0 XVSOUTSEL  \n[1:0] XVS pin setting in master mode  \n0: Fixed to Low  \n2: VSYNC output  2h \n2Ah I 1 \n2 XHSOUTSEL  \n[1:0] XHS pin setting in master mode \n0: Fixed to Low  \n2: HSYNC out put 2h I 3 \n4 ― Fixed to “2h”  2h ― 5 \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n30C1h 0 XVS_DRV  \n[1:0] XVS pin setting  \n0: XVS output (Master mode)  \n3: HiZ (Slave mode)  3h \n0Fh S 1 \n2 XHS_DRV  \n[1:0] XHS pin setting \n0: XHS output (Master mode)  \n3: HiZ (Slave mode)  3h S 3 \n4 ― Fixed to “0h”  0h ― 5 \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n41 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n30CCh  0 ― Fixed to “0h”  0h \n00h ― \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 \nXVSLNG  \n[1:0] XVS pulse width setting  \nin master mode.  \n0: 1H  \n1: 2H  \n2: 4H  \n3: 8H  0h I 5 \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n30CDh  0 ― Fixed to “0h”  0h \n00h ― \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 \nXHSLNG  \n[1:0] XHS pulse width setting  \nin master mode.  \n0: 16clock  \n1: 32clock  \n2: 64clock  \n3: 128clock  0h I 5 \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n30D9h 0 \nDIG_CLP_VSTART  \n[4:0] The value is set according to  Readout \nmode . \n2: Horizontal / Vertical 2/2 -line binning \nmode  \n6: All-pixel scan mode  06h \n06h S 1 \n2 \n3 \n4 \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n30DA h 0 \nDIG_CLP_ VNUM  \n[1:0] The value is set according to  Readout \nmode . \n1: Horizontal / Vertical 2/2- line binning \nmode  \n2: All-pixel scan mode  2h \n02h S 1 \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n42 \n \n Address  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n30E2h 0 \nBLKLEVEL  \n[9:0] LSB \n032h 32h \nI 1 \nBlack level offset value setting  \n \n10-bit readout mode: 1digit/1h  \n12-bit readout mode: 4digit/1h  2 \n3 \n4 \n5 \n6 \n7 \n30E3h 0 \n00h 1 MSB  \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h” 0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n43 \n \n (2) Registers corresponding to address = 31**h.  \n  \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3115h [7:0] INCKSEL1  \n[7:0] The value is set according to INCK.  \nRefer to “INCK setting”  00h 00h S \n3116h [7:0] INCKSEL2  \n[7:0] The value is set according to INCK.  \nRefer to “INCK setting”  28h 28h S \n3118h 0 \nINCKSEL3  \n[10:0]  LSB \n0C0h C0h \nS 1 \nThe value is set according to INCK.  \nRefer to “INCK setting”  2 \n3 \n4 \n5 \n6 \n7 \n3119h 0 \n00h 1 \n2 MSB  \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n311Ah 0 \nINCKSEL4  \n[10:0]  LSB \n0E0h E0h \nS 1 \nThe value is set according to INCK.  \nRefer to “INCK setting”  2 \n3 \n4 \n5 \n6 \n7 \n311Bh 0 \n00h 1 \n2 MSB  \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n311Eh [7:0] INCKSEL5  \n[7:0] The value is set according to INCK.  \nRefer to “INCK setting”  28h 28h S \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n44 \n \n (3) Registers corresponding to address = 32 **h. \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \nAddress  \n32D4h [7:0] ― Set to “ 21h” 20h 20h S \n32ECh [7:0] ― Set to “ A1h” A0h A0h S \n \n(4) Registers corresponding to address = 34 **h. \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \nAddress  \n3452h [7:0] ― Set to “7F h” 00h 00h S \n3453h [7:0] ― Set to “03 h” 00h 00h S \n \n(5) Registers corresponding to address = 35**h.  \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n358Ah  [7:0] ― Set to “04h”  06h 06h S \n35A1h [7:0] ― Set to “02 h” 00h 00h S \n \n(6) Registers corresponding to address = 36 **h. \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \nAddress  \n36BCh  [7:0] ― Set to “0C h” 00h 00h S \n36CCh  [7:0] ― Set to “53 h” FFh FFh S \n36CDh  [7:0] ― Set to “ 00h” 01h 01h S \n36CEh  [7:0] ― Set to “ 3Ch” 00h 00h S \n36D0h  [7:0] ― Set to “ 8Ch” FFh FFh S \n36D1h  [7:0] ― Set to “ 00h” 01h 01h S \n36D2h  [7:0] ― Set to “ 71h” 00h 00h S \n36D4h  [7:0] ― Set to “ 3Ch” 00h 00h S \n36D6h  [7:0] ― Set to “ 53h” FFh FFh S \n36D7h  [7:0] ― Set to “ 00h” 01h 01h S \n36D8h  [7:0] ― Set to “ 71h” 00h 00h S \n36DAh  [7:0] ― Set to “ 8Ch” FFh FFh S \n36DBh  [7:0] ― Set to “00 h” 01h 01h S \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n45 \n \n (7) Registers corresponding to address = 37**h.  \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3701h [7:0] ADBIT1  \n[7:0] The value is set according to AD \nConversion bits  \n00h: AD 10- bit \n03h: AD 12 -bit ( 11 bit + digital dither )  03h 03h S \n3724h [7:0] ― Set to “02 h” 0Ah 0Ah S \n3726h [7:0] ― Set to “02h”  0Ah 0Ah S \n3732h [7:0] ― Set to “02h”  00h 00h S \n3734h [7:0] ― Set to “0 3h” 0Ah 0Ah S \n3736h [7:0] ― Set to “0 3h” 0Ah 0Ah S \n3742h  [7:0] ― Set to “0 3h” 00h 00h S \n \n(8) Registers corresponding to address = 38 **h. \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflecti on \ntiming  By \nregister  By \naddress  \n3862h [7:0] ― Set to “ E0h” 7Fh 7Fh S \n38CCh [7:0] ― Set to “30 h” 33h 33h S \n38CDh [7:0] ― Set to “2 Fh” 33h 33h S \n \n(9) Registers corresponding to address = 39 **h. \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n395Ch  [7:0] ― Set to “0C h” 00h 00h S \n \n(10) Registers corresponding to address = 3A **h. \nAddress  bit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  By \nregister  By \naddress  \n3A42h [7:0] ― Set to “ D1h” 11h 11h S \n3A4Ch [7:0] ― Set to “77 h” 37h 37h S \n3AE0h [7:0] ― Set to “02 h” 00h 00h S \n3AECh [7:0] ― Set to “ 0Ch” 00h 00h S \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n46 \n \n (11) Registers corresponding to address = 3B **h. \nAddress  bit Register  \nname  Description  Default value  \nafter res et Reflection  \ntiming  By \nregister  By \naddress  \n3B00h  [7:0] ― Set to “2E h” 28h 28h S \n3B06h  [7:0] ― Set to “ 29h” 23h 23h S \n3B98h [7:0] ― Set to “25 h” 19h 19h S \n3B99h  [7:0] ― Set to “21h” 19h 19h S \n3B9Bh  [7:0] ― Set to “ 13h” 19h 19h S \n3B9Ch  [7:0] ― Set to “ 13h” 19h 19h S \n3B9Dh  [7:0] ― Set to “ 13h” 19h 19h S \n3B9Eh  [7:0] ― Set to “ 13h” 16h 16h S \n3BA1h  [7:0] ― Set to “ 00h” 04h 04h S \n3BA2h  [7:0] ― Set to “ 06h” 09h 09h S \n3BA3h  [7:0] ― Set to “ 0Bh” 09h 09h S \n3BA4h  [7:0] ― Set to “ 10h” 0Dh 0Dh S \n3BA5 h [7:0] ― Set to “ 14h” 0Dh 0Dh S \n3BA6h  [7:0] ― Set to “ 18h” 0Dh 0Dh S \n3BA7h  [7:0] ― Set to “ 1Ah” 0Dh 0Dh S \n3BA8h  [7:0] ― Set to “ 1Ah” 0Dh 0Dh S \n3BA9h  [7:0] ― Set to “ 1Ah” 0Dh 0Dh S \n3BACh  [7:0] ― Set to “ EDh” 00h 00h S \n3BADh  [7:0] ― Set to “ 01h” 00h 00h S \n3BAEh  [7:0] ― Set to “ F6h” 22h 22h S \n3BAFh  [7:0] ― Set to “ 02h” 00h 00h S \n3BB0h  [7:0] ― Set to “ A2h” 84h 84h S \n3BB1h  [7:0] ― Set to “ 03h” 00h 00h S \n3BB2h  [7:0] ― Set to “ E0h” A2h A2h S \n3BB3h  [7:0] ― Set to “ 03h” 00h 00h S \n3BB4h  [7:0] ― Set to “ E0h” 11h 11h S \n3BB5h  [7:0] ― Set to “ 03h” 01h 01h S \n3BB6h  [7:0] ― Set to “ E0h” ECh ECh S \n3BB7h  [7:0] ― Set to “ 03h” 01h 01h S \n3BB8h  [7:0] ― Set to “ E0h” 7Ah 7Ah S \n3BBAh  [7:0] ― Set to “ E0h” D1h D1h S \n3BBCh  [7:0] ― Set to “ DAh” ECh ECh S \n3BBEh  [7:0] ― Set to “ 88h” F5h F5h S \n3BC0h  [7:0] ― Set to “ 44h” 43h 43h S \n3BC2h  [7:0] ― Set to “ 7Bh” 7Ah 7Ah S \n3BC4h  [7:0] ― Set to “ A2h” A1h A1h S \n3BC8h  [7:0] ― Set to “ BDh” D1h D1h S \n3BCAh  [7:0] ― Set to “ BDh” DBh DBh S \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n47 \n \n (12) Registers corresponding to address =  40**h. \nAddress  bit Register  \nname  Description  Default value  Reflection  \ntiming  By \nregister  By \naddress  \n4001h 0 LANEMODE  \n[2:0] Output interface selection  \n1: CSI -2  2lane  \n3: CSI -2  4lane  3h \n03h S 1 \n2 \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed t o “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n4004h  [7:0] TXCLKESC_FREQ  \n[15:0]  The value is set according to INCK.  \nRefer to “INCK setting”  1290h 90h S 4005h  [7:0] 12h \n400Ch 0 INCKSEL6  The value is set acc ording to INCK.  \nRefer to “INCK setting”  1h \n01h S \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n4018h  [7:0] TCLKPOST  \n[15:0] Global timing setting  00B7h B7h S 4019h  [7:0] 00h \n401Ah  [7:0] TCLKPREPARE  \n[15:0]  Global timing setting  0067h 67h S 401Bh  [7:0] 00h \n401Ch  [7:0] TCLKTRAIL  \n[15:0]  Global timing setting  006Fh 6Fh S 401Dh  [7:0] 00h \n401Eh  [7:0] TCLKZERO  \n[15:0] Global timing setting  01DFh DFh S 401Fh  [7:0] 01h \n4020h  [7:0] THSPREPARE  \n[15:0]  Global timing setting  006Fh 6Fh S 4021h  [7:0] 00h \n4022h  [7:0] THSZERO  \n[15:0]  Global timing setting  00CFh CFh S 4023h  [7:0] 00h \n4024h  [7:0] THSTRAIL  \n [15:0 ] Global timing setting   006Fh 6Fh S 4025h  [7:0] 00h \n4026h  [7:0] THSEXIT  \n [15:0]  Global timing setting  00B7h B7h S 4027h  [7:0] 00h \n4028h  [7:0] TLPX  \n[15:0]  Global timing setting  005Fh 5Fh S 4029h  [7:0] 00h \n4074h 0 INCKSEL7  \n[2:0] The value is set according to INCK.  \nRefer to “INCK setting”  0h \n00h S 1 \n2 \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n \n      \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n48 \n \n Readout Drive mode  \nOperating mode  \nThe table below shows  the operating modes available with this sensor.  \nThese frame rates indicate the m aximum rates for each mode.  When using a typical frame rate, please refer to the \n“List of Setting Register ” at section “Image Data Output Format ”. \n \nMode  Lane Data rate  \n[Mbps/Lane]  AD \nconversion  \n[bit] Output  \nbit width \n[bit] Frame  \nrate \n[frame/s]  Recording Pixels  INCK  \n[MHz]  1H period \n[Clock ] 1V period  \n[XHS]  H \n[pixels]  V \n[lines]  \n           \nAll pixel 2 2079 10 10 44.4 \n3840 2160 27, 37.125, \n74.25  746  (*1) \n2238 12 12 37.5 887  (*1) \n1782 10 10 38.5 27, 37.125, \n74.25  861  (*1) \n12 12 32.4 1022  (*1) \n1440  10 10 31.6 24, 72 1016   (*2) \n891 10 10 19.8 27, 37.125, \n74.25  1668  (*1) \n12 12 16.6 1990  (*1) \n720 10 10 16.2 24, 72 1985  (*2) \n594 10 10 13.4 27, 37.125, \n74.25  2238  (*1) \n12 12 11.2 2958  (*1) \n4 2376 10 10 90.9 27, 37.125, \n74.25  365  (*1) \n2079 10 10 82.9 27, 37.125, \n74.25  400  (*1) \n12 12 60.3 550  (*1) \n1782 10 10 72.4 27, 37.125, \n74.25  458  (*1) \n12 12 60.3 550  (*1) \n1485 10 10 61.6 27, 37.125, \n74.25  538  (*1) \n1440 10 10 60.4 24, 72 532  (*2) \n12 12 51.1 629  (*2) \n891 10 10 38.5 27, 37.125, \n74.25  861  (*1) \n12 12 32.4 1022  (*1) \n720 10 10 31.6 24, 72 1017   (*2) \n12 12 26.5 1210   (*2) \n594 10 10 26.2 27, 37.125, \n74.25  1265   (*1) \n12 12 22.0 1506   (*1) \n \n(*1)  Clock freq uency = 74.25 [MHz]  \n(*2)  Clock frequency = 72 [MHz]  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n49 \n \n  \nMode  Lane Data rate  \n[Mbps/Lane]  AD \nconversion  \n[bit] Output  \nbit width \n[bit] Frame  \nrate \n[frame/s]  Recordin g Pixels  INCK  \n[MHz]  1H period \n[Clock*]  1V period  \n[XHS]  H \n[pixels]  V \n[lines]  \n           \nHorizontal/  \nVertical \n2/2-line \nbinning 2 2079 10 12 70.5 \n1920 1080 27, 37.125, \n74.25  470  (*1) \n2238 1782 10 12 61.5 27, 37.125, \n74.25  539  (*1) \n891 10 12 32.4 27, 37.125, \n74.25  1024  (*1) \n594 10 12 21.9 27, 37.125, \n74.25  1509  (*1) \n4 2079 10 12 90.9 27, 37.125, \n74.25  365  (*1) \n1782 10 12 90.9 27, 37.125, \n74.25  365  (*1) \n1440  10 12 88.1 24, 72 365  (*2) \n891 10 12 61.5 27, 37.125, \n74.25  539  (*1) \n720 10 12 51.0 24, 72 630  (*2) \n594 10 12 42.4 27, 37.125, \n74.25  782  (*1) \n \n(*1)  Clock frequency = 74.25 [MHz]  \n(*2)  Clock frequ ency = 72 [MHz]  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n50 \n \n Image Data Output Format (CSI -2 output)  \nFrame Format  \nEach line of each image frame is output like the General Frame Format of CSI -2. The settings for each packet  \nheader are shown below.  \n \nDATA Type  \nHeader [5:0]  Name  Setting register  \n(I2C) Description  \n00h Frame Start Code  N/A FS \n01h Frame End Code  N/A FE \n10h NULL  N/A Invalid data  \n12h Embedded Data  N/A Embedded data  \n2Bh RAW10  Address: 3032h \nMDBIT [0]  0A0Ah  \n2Ch RAW12  0C0Ch  \n37h OB Data  N/A Vertical OB line data  \n \nFrame Structure  \nRecording pixel area\n(Effective pixels , color processing margin )EBD(Embedded data )\nVertical effective OBIgnored OB\nFrame blanking\nLine blankingFS\nPH\nPH\nPHPF\nFEIgnored OB\nNext Frame FS\nPH EBD(Embedded data ) PFBRG\nG\nBRG\nG BRG\nGBRG\nGDummy\nDummy\n \n \nFrame Structure of CSI -2 output  \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n51 \n \n Embedded Data Line  \nThe Embedded data line is output in a line following the sync code FS.  \nTag Data Packet HeaderEmbedded Data Format\nA5hTag Data Tag Data Tag Data Tag Data 07h07h Packet Footer\nRAW10 \nPacket Header A5h\nRAW12 Tag Data Tag 55h Data Tag Data Tag 55h Data Tag Data 07h 55h Packet Footer\nPacket Header A5h Tag 55h Data Tag 55h Data Tag 55h Data Tag 55h Data 07h 55h Packet FooterA5h\n[9:2]Tag\n[9:2]Data\n[9:2]Tag\n[9:2]55h\n[1:0]\nA5h\n[1:0]Tag\n[1:0]Data\n[1:0]Tag\n[1:0]\nA5h\n[11:4]Tag\n[11:4]55h\n[3:0]\nA5h\n[3:0]Tag\n[3:0] \nThe end of the address and the register value is determined according to the t ags embedded in the data.  \n \nEmbedded Data Line Tag \nTag Data Byte Description  \n00h Illegal Tag. If found treat as end of Data.  \n07h End of Data.  \nAAh CCI Register Index MSB [15:8]  \nA5h CCI Register Index LSB [7:0]  \n5Ah Auto increment the CCI index after the data byte – valid data  \nData byte contains valid CCI register data.  \n55h Auto increment the CCI index after the data byte – null data  \nA CCI register does not exist for the current CCI index.  \nThe data byte value is the 07h.  \nFFh Illegal Tag. If found treat a s end of Data.  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n52 \n \n Specific output examples are shown below.  \n \nPixel  \n(8bit)  bit I2C address  \n[HEX]  Data Byte Description  Description  \n1 [7:0] － － ignored  \n2 [3:0] 301C[3:0]  WINMODE   \n3 [3:0] － － ignored  \n[4] 3030[0]  HREVERSE   \n[6:5] 3022[1:0]  ADDMODE   \n[7] － － ignored  \n4 to 8  [7:0] － － ignored  \n9 [4:0] － － ignored  \n[5] 3030[1]  VREVERSE   \n[7:6] － － ignored  \n10 [7:0] － － ignored  \n11 [5:0] － － ignored  \n[7:6] 3031[1:0]  ADBIT   \n12 [7:0] － － ignored  \n13 [2:0] 4001[2:0]  LANEMODE   \n[3] 3032[0]  MDBIT   \n[7:4] 3030[3:0]  SYS_MODE   \n18 to 23  [7:0] － － ignored  \n24 [7:0] 3050[7:0]  \nSHR0   25 [7:0] 3051[7:0]  \n26 [3:0] 3052[3:0]  \n[7:4] － － ignored  \n27 to 53  [7:0] － － ignored  \n54 [7:0] 30E2[7:0]  BLKLEVEL   \n55 [1:0] 30E3[1:0]  \n[7:2] － － ignored  \n56 to 216  [7:0] － － ignored  \n \nOutput data is Data[7:0] = 00h from 217 to 224 pixel.  \nOutput data is Data[7:0] = 07h from 225 to end pixel.  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n53 \n \n Image Data Output Format \nThe table below shows the register setting example of typical frame rate . \nThe fram e rate is obtained by the following formula  when using other  frame rate s. \n \nFrame rate [frame / s] = 1 / (  VTTL × (1H period) )  \n VTTL : 1 frame line length or VMAX  \n  : “1V period” or more in  “Operating mode”  \n 1H period (unit [ s]) : “1H period” or more in  “Operating mode”  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n54 \n \n  \nAll-pixel mode  \nList of Setting Register  \nAddress  bit Register  \nName  Initial  \nValue CSI-2 serial / 2lane  Remarks  \n10 15 15.74  30 30 30.01  [frame/s]  \n594 891 720 1782  2079  1440  [Mbps/lane]  \n44.5 29.7 28.3 14.9 14.9 14.9 1H period [μs] \n3008h  [7:0] BCWAIT_TIME  0FFh  \nRefer to “INCK setting”   3009h  [1:0] \n300Ah  [7:0] CPWAIT_TIME  0B6h 300Bh  [1:0] \n301Ch  [3:0] WINMODE  0h 0h All pixel mode  \n3022h  [1:0] ADDMODE  0h 0h All pixel mode  \n3024h  [7:0] \nVMAX  8CAh  8CAh   3025h  [7:0] \n3026h  [3:0] \n3028h  [7:0] HMAX  226h CE4h  898h 7F0h 44Ch 44Ch 42Ah  3029h  [7:0] \n3030h [0] HREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n[1] VREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n3031h  [1:0] ADBIT  1h 0h / 1h  0h / 1h  0h 0h / 1h  0h / 1h  0h 0: 10 bit, 1: 12 bit  \n3032h  [0] MDBIT  1h 0h / 1h  0h / 1h  0h 0h / 1h  0h / 1h  0h 0: 10 bit, 1: 12 bit  \n3033h  [3:0] SYS_MODE  4h 7h 5h 9h 4h 2h 8h  \n3115h  [7:0] INCKSEL1  00h \nRefer to “INCK setting”   3116h  [7:0] INCKSEL2  28h \n3118h  [7:0] INCKSEL3  0C0h 3119h  [2:0] \n311Ah  [7:0] INCKSEL4  0E0h 311Bh  [2:0] \n311Eh  [7:0] INCKSEL5  28h \n3200h \nto \n3BFFh [7:0]  Refer to “Register Map”   \n4001h  [2:0] LAMEMODE  3h 1h 2lame  \n4004h  [7:0] TXCLCKES_F\nREQ  1290h  Refer to “INCK setting”   4005h  [7:0] \n400Ch  [0] INCKSEL6  1h \n4018h  [7:0] TCLKPOST  00B7h  0067h 007Fh 006Fh 00B7h 00D7h 009Fh Global timing  4019h  [7:0] \n401Ah  [7:0] TCLKPREPAR\nE 0067h  0027h 0037h 002Fh 0067h 007Fh 0057h Global timing  401Bh  [7:0] \n401Ch  [7:0] TCLKTRAIL  006Fh  0027h 0037h 002Fh 006Fh 007Fh 0057h Global timing  401Dh  [7:0] \n401Eh  [7:0] TCLKZERO  01DFh  00B7h 00F7h 00BFh  01DFh 0237h 0187h Global timing  401Fh  [7:0] \n4020h  [7:0] THSPREPARE  006Fh  002Fh 003Fh  002Fh 006Fh 0087h 005Fh Global timing  4021h  [7:0] \n4022h  [7:0] THSZERO  00CFh  004Fh 006Fh 0057h 00CFh 00EFh  00A7h Global timing  4023h  [7:0] \n4024h  [7:0] THSTRAIL  006Fh  002Fh 003Fh 002Fh 006Fh 0087h 005Fh Global timing  4025h  [7:0] \n4026h  [7:0] THSEXIT  00B7h  0047h 005Fh 004Fh 00B7h 00DFh 0097h Global timing  4027h  [7:0] \n4028h  [7:0] TLPX  005Fh  0027h 002Fh 0027h 005Fh 006Fh 004Fh Global timing  4029h  [7:0] \n4074h  [2:0] INCKSEL7  0h Refer to “INCK setting”   \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n55 \n \n  \nAddress  bit Register  \nName  Initial  \nValue CSI-2 serial / 4lane  Remarks  \n20 /  \n25 25 /  \n30.01 30 30.01 / \n60.03 60 60 60 90 [frame/s]  \n594 720 891 1440  1485  1782  2079  2376  [Mbps/lane]  \n 22.3 / \n17.8 17.8 / \n14.9 14.9 14.9 / \n7.5 7.5 7.5 7.5 5.0 1H period [μ s] \n3008h  [7:0] BCWAIT_TIME  0FFh  \nRefer to “INCK setting”   3009h  [1:0] \n300Ah  [7:0] CPWAIT_TIME  0B6h 300Bh  [1:0] \n301Ch  [3:0] WINMODE  0h 0h All pixel mode  \n3022h  [1:0] ADDMODE  0h 0h All pixel mode  \n3024h  [7:0] \nVMAX  8CAh  8CAh   3025h  [7:0] \n3026h  [3:0] \n3028h  [7:0] HMAX  226h 672h / \n528h 500h / \n42Ah  44Ch 42Ah / \n215h  226h 226h 226h 16Eh  3029h  [7:0] \n3030h [0] HREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n[1] VREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n3031h  [1:0] ADBIT  1h 1h / 0h  1h / 0h  0h / 1h  1h / 0h  0h 0h / 1h  0h / 1h  0h 0: 10 bit, 1: 12 bit  \n3032h  [0] MDBIT  1h 1h / 0h  1h / 0h  0h / 1h  1h / 0h  0h 0h / 1h  0h / 1h  0h 0: 10 bit, 1: 12 bit  \n3033h  [3:0] SYS_MODE  4h 7h 9h 5h 8h 8h 4h 2h 0h  \n3115h  [7:0] INCKSEL1  00h \nRefer to “INCK setting”   3116h  [7:0] INCKSEL2  28h \n3118h  [7:0] INCKSEL3  0C0h 3119h  [2:0] \n311Ah  [7:0] INCKSEL4  0E0h 311Bh  [2:0] \n311Eh  [7:0] INCKSEL5  28h \n3200h \nto \n3BFFh [7:0]  Refer to “Register Map”   \n4001h  [2:0] LANEMODE  3h 3h 4lane  \n4004h  [7:0] TXCLCKES_F\nREQ  1290h Refer to “INCK setting”   4005h  [7:0] \n400Ch  [0] INCKSEL6  1h \n4018h  [7:0] TCLKPOST  00B7h 0067h 006Fh 007Fh 009Fh 00A7h 00B7h 00D7h 00E7 h Global timing  4019h  [7:0] \n401Ah  [7:0] TCLKPREPAR\nE 0067h 0027h 002Fh 0037h 0057h 0057h 0067h 007Fh 008F h Global timing  401Bh  [7:0] \n401Ch  [7:0] TCLKTRAIL  006Fh 0027h 002Fh 0037h 0057h 005F h 006Fh 007Fh 008F h Global timing  401Dh  [7:0] \n401Eh  [7:0] TCLKZERO  01DFh  00B7h 00BFh  00F7h 0187h 0197h 01DFh 0237h 027Fh Global  timing  401Fh  [7:0] \n4020h  [7:0] THSPREPARE  006Fh 002Fh 002Fh 003Fh 005Fh 005Fh 006Fh 0087h 0097h  Global timing  4021h  [7:0] \n4022h  [7:0] THSZERO  00CFh  004Fh 0057h 006Fh 00A7h 00AFh  00CFh 00EFh  010Fh Global timing  4023h  [7:0] \n4024h  [7:0] THSTRAIL  006Fh 002Fh 002Fh 003Fh 005Fh 005Fh 006Fh 0087h 0097h  Global timing  4025h  [7:0] \n4026h  [7:0] THSEXIT  00B7h 0047h 004Fh 005Fh 0097h 009Fh 00B7h 00DFh 00F7 h Global timing  4027h  [7:0] \n4028h  [7:0] TLPX  005Fh 0027h 0027h 002Fh 004Fh 004Fh 005Fh 006Fh 007F h Global timing  4029h  [7:0] \n4074h  [2:0] INCKSEL7  0h Refer to “INCK setting”   \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n56 \n \n Effective margin for color processing\nEffective margin for color processingEffective margin\nfor color processing2160\n818\nRecording pixel area1 EBD(Embedded data)\n12 384017\n12Vertical effective OBIgnored OB\nEffective margin\nfor color processing\nVB Vertical blanking\nHorizontal blankingR\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nG\nHBR\nBG\nGFS\nPH\nPH\nPHPF1\nFEIgnored area of effective pixel 12\nR\nBG\nGR\nBG\nGR\nBG\nGIgnored OB 1\nIgnored area of effective pixel 21\n8\n1Dummy\nDummyXVSXHSVertical read out directionHorizontal read out direction\n \n \nPixel Array Image Drawing  in All pixel mode \n \nXVS\nXHS\nLine No . during \nnormal operation2 3 20 37\nLine No . during \ninverted operation\n122 3 20 37\n: Embedded data\n: Ineffective OB  / Blanking\n: Effective OB: Ignored area of effective pixel\n: Margin for color processing\n: Recording pixel area: Packet header / Packet footer\nHB : Horizontal blanking1\n1\n: FS / FE19\n19\n* It outputs in the format of RAW 10 or RAW 12.52 2219 60 59\n2218 2221 2220 512220 2227\n50 43\n8\nHorizontal pixel output image \nnormal operation1 12 3852 13 3853 3864\n2 13 3853 14 3854 3865Horizontal pixel output image \ninverted operation40 51\n2230 221938\n382228 2229\n42 41\nVB : Vertical blanking39 2230\n40 2231\n: Dummy1 1 17 18 1 1 12 2160 8 8 2 11 1 12 8 2160 8 1\nVB\n12 12 3840 HB2\n \n \nDrive Timing Chart for  All pixel mode \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n57 \n \n Horizontal/Vertical 2/2 -line binning  mode  \nList of Setting Register  \nAddress  bit Register  \nName  Initial  \nValue CSI-2 serial / 2lane  Remarks  \n10 15 30 30 [frame/s]  \n594 891 1782  2079  [Mbps/lane]  \n44.5 29.7 14.9 14.9 1H period [μs] \n3008h  [7:0] BCWAIT_TIME  0FFh  \nRefer to “INCK setting”   3009h  [1:0] \n300Ah  [7:0] CPWAIT_TIME  0B6h 300Bh  [1:0] \n301Ch  [3:0] WINMODE  0h 0h All pixel mode  \n3020h  [0] HADD  0h 1h Horizontal 2 binning  \n3021h  [0] VADD  0h 1h Vertical 2 bi nning  \n3022h  [1:0] ADDMODE  0h 1h H/V 2/2 -line binning  \n3024h  [7:0] \nVMAX  8CAh  8CAh   3025h  [7:0] \n3026h  [3:0] \n3028h  [7:0] HMAX  226h CE4h  898h 44Ch 44Ch  3029h  [7:0] \n3030h [0] HREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n[1] VREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n3031h  [1:0] ADBIT  1h 0h 10 bit  \n3032h  [0] MDBIT  1h 1h 12 bit  \n3033h  [3:0] SYS_MODE  4h 7h 5h 4h 2h  \n30D9h [4:0] DIG_CLP_VST\nAET 06h 02h H/V 2/2- line binning  \n30DAh [1:0] DIG_VLP_VNU\nM 2h 1h H/V 2/2- line binning  \n3115h  [7:0] INCKSEL1  00h \nRefer to “INCK setting”   3116h  [7:0] INCKSEL2  28h \n3118h  [7:0] INCKSEL3  0C0h 3119h  [2:0] \n311Ah  [7:0] INCKSEL4  0E0h 311Bh  [2:0] \n311Eh  [7:0] INCKSEL5  28h \n3200h \nto \n3BFFh [7:0]  Refer to “Register Map”   \n4001h  [2:0] LAMEMODE  3h 1h 2lame  \n4004h  [7:0] TXCLCKES_F\nREQ  1290h  Refer to “INCK setting”   4005h  [7:0] \n400Ch  [0] INCKSEL6  1h \n4018h  [7:0] TCLKPOST  00B7h  0067h 007Fh 00B7h 00D7h Global timing  4019h  [7:0] \n401Ah  [7:0] TCLKPREPAR\nE 0067h  0027h 0037h 0067h 007Fh Global t iming  401Bh  [7:0] \n401Ch  [7:0] TCLKTRAIL  006Fh  0027h 0037h 006Fh 007Fh Global timing  401Dh  [7:0] \n401Eh  [7:0] TCLKZERO  01DFh  00B7h 00F7h 01DFh 0237h Global timing  401Fh  [7:0] \n4020h  [7:0] THSPREPARE  006Fh  002Fh 003Fh 006Fh 0087h Global timing  4021h  [7:0] \n4022h  [7:0] THSZERO  00CFh  004Fh 006Fh 00CFh 00EFh  Global timing  4023h  [7:0] \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n58 \n \n Address  bit Register  \nName  Initial  \nValue CSI-2 serial / 2lane  Remarks  \n10 15 30 30 [frame/s]  \n594 891 1782  2079  [Mbps/lane]  \n4024h  [7:0] THSTRAIL  006Fh  002Fh 003Fh 006Fh 0087h Global timing  4025h  [7:0] \n4026h  [7:0] THSEXIT  00B7h  0047h 005Fh 00B7h 00DFh Global timing  4027h  [7:0] \n4028h  [7:0] TLPX  005Fh  0027h 002Fh 005Fh 006Fh Global timing  4029h  [7:0] \n4074h  [2:0] INCKSEL7  0h Refer to “INCK setting”   \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n59 \n \n  \nAddress  bit Register  \nName  Initial  \nValue CSI-2 serial  / 4lane Remarks  \n20 25 30 30.01  60 60 [frame/s]  \n594 720 891 1440  1782  2079  [Mbps/lane]  \n22.3 17.8 14.9 14.9 7.5 7.5 1H period [μs] \n3008h  [7:0] BCWAIT_TIME  0FFh  \nRefer to “INCK setting”   3009h  [1:0] \n300Ah  [7:0] CPWAIT_TIME  0B6h 300Bh  [1:0] \n301Ch  [3:0] WINMODE  0h 0h All pixel mode  \n3020h  [0] HADD  0h 1h Horizontal 2 binning  \n3021h  [0] VADD  0h 1h Vertical 2 bi nning  \n3022h  [1:0] ADDMODE  0h 1h H/V 2/2 -line binning  \n3024h  [7:0] \nVMAX  8CAh  8CAh   3025h  [7:0] \n3026h  [3:0] \n3028h  [7:0] HMAX  226h 672h 4FFh  44Ch 42Ah 226h 226h   3029h  [7:0] \n3030h [0] HREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n[1] VREVERSE  0h 0h / 1h  0: Nor. , 1: Inv.  \n3031h [1:0] ADBIT  1h 0h 10 bit  \n3032h  [0] MDBIT  1h 1h 12 bit \n3033h  [3:0] SYS_MODE  4h 7h 9h 5h 8h 4h 2h  \n30D9h [4:0] DIG_CLP_VST\nAET 06h 02h H/V 2/2- line binning  \n30DAh [1:0] DIG_VLP_VNU\nM 2h 1h H/V 2/2- line binning  \n3115 h [7:0] INCKSEL1  00h \nRefer to “INCK setting”   3116 h [7:0] INCKSEL2  28h \n3118h  [7:0] INCKSEL3  0C0h 3119h  [2:0] \n311Ah  [7:0] INCKSEL4  0E0h 311Bh  [2:0] \n311E h [7:0] INCKSEL5  28h \n3200h \nto \n3BFFh  [7:0]  Refer to “Register Map”   \n4001h  [2:0] LANEMODE  3h 3h 4lane  \n4004h  [7:0] TXCLCKES_F\nREQ  1290h Refer to “INCK setting”   4005h  [7:0] \n400Ch  [0] INCKSEL6  1h \n4018h  [7:0] TCLKPOST  00B7h 0067h 006Fh 007Fh 009F h 00B7h 00D7h  Global timing  4019h  [7:0] \n401Ah  [7:0] TCLKPREPAR\nE 0067h 0027h 002F h 0037h 0057h  0067h  007F h Global timing  401Bh  [7:0] \n401Ch  [7:0] TCLKTRAIL  006Fh  0027h 002Fh 0037h 0057h  006F h 007F h Global timing  401Dh  [7:0] \n401Eh  [7:0] TCLKZERO  01DFh  00B7h 00BFh  00F7h 0187h  01DFh 0237h  Global timing  401F h [7:0] \n4020h  [7:0] THSPREPARE  006Fh  002F h 002F h 003Fh 005F h 006F h 0087h  Global timing  4021h  [7:0] \n4022h  [7:0] THSZERO  00CFh  004F h 0057h 006Fh 00A7 h 00CF h 00EF h Global timing  4023h  [7:0] \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n60 \n \n Address  bit Register  \nName  Initial  \nValue CSI-2 serial  / 4lane Remarks  \n20 25 30 30.01  60 60 [frame/s]  \n594 720 891 1440  1782  2079  [Mbps/lane]  \n4024h  [7:0] THSTRAIL  006Fh  002F h 002F h 003F h 005F h 006F h 0087h  Global timing  4025h  [7:0] \n4026h  [7:0] THSEXIT  00B7h  0047h 004Fh 005F h 0097h  00B7 h 00DF h Global timing  4027h  [7:0] \n4028h  [7:0] TLPX  005Fh  0027h 0027h 002F h 004F h 005F h 006F h Global timing  4029h  [7:0] \n4074h  [2:0] INCKSEL7  0h Refer to “INCK setting”   \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n61 \n \n Effective margin for color processing\nEffective margin for color processingEffective margin\nfor color processing1080\n46\nRecording pixel area1 EBD(Embedded data)\n6 192011\n4\n6Vertical effective OBIgnored OB\nEffective margin\nfor color processing\nVB Vertical blanking\nHorizontal blankingR\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nG\nHBR\nBG\nGFS\nPH\nPH\nPHPF1\nFEIgnored area of effective pixel 6\nR\nBG\nGR\nBG\nGR\nBG\nGIgnored OB 1\nIgnored area of effective pixel 1121\n1Dummy\nDummy\nDummyXVS\nVertical read out directionHorizontal read out directionXHS XHS\nHB\n \n \nPixel Array Image Drawing  in Horizo ntal /Vertical 2 /2-line binning  mode  \n \nXVS\nXHS\nLine No . during \nnormal operation2 3 14 19\nLine No . during \ninverted operation2 3 14 19\n: Embedded data\n: Ineffective OB  / Blanking\n: Effective OB: Ignored area of effective pixel\n: Margin for color processing\n: Recording pixel area: Packet header / Packet footer\nHB : Horizontal blanking1\n1\n: FS / FE13\n13\n* It outputs in the format of RAW10 or RAW12.28 1111\n2731\n1110 1107 110632 1112 1115\n26 23\nHorizontal pixel output image \nnormal operation1 6 1931 12 1932 1937\n1 6 1931 12 1932 1937Horizontal pixel output image \ninverted operation22 27\n1116 111120\n201116\n22\nVB : Vertical blanking : Dummy1938 1949\n1938 194921\n11171117\n21\n11 111 6 4 1080 4 1\n1 1 6 1 1 4 1080 4 6 1 1 VB\nHB 12 6 1920 61\n \n \nDrive Timing Chart for  Horizontal /Vertical 2/2 -line binning  mode  \n \nIn "2/2 binning", pixels binning by normal direction and inverted direction are shifted by the same color one pixel.  \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n62 \n \n Window Cropping M ode \nSensor signals are cut out and read out in arbitrary positions.  \nThis function support All -pixel mode , Horizontal/Vertical 2/2-line binning mode , Multiple exposure HDR , Digital \noverlap HDR  and Vertical / Horizontal direction-normal / inverted readout mo de of each modes.  \n \nCropping position is set, regarding effective pixel with dumm y start position as origin ( 0, 0) in normal mode \ndirection . That is a start point which is an offset from the origin and cropping width.  \nCropping is  available from each driving  mode and horiz ontal period is  fixed to the value at same as the mode \nbefore window cropping.  Pixels cropped by horizontal cropping setting are output with left shift ed and that extends \nthe horizontal  blanking period.  \nWindow position and size is use d fixe d value. (An ignore frame is output  when it is changed.)  \n \nWindow cropping image is shown in the figure below.  \nThe same physical pixel area as all -pixel mode is cropped when start position and width are same setting in \nHorizontal/Vertical 2/2- line binning m ode, Multiple exposure HDR  and Digital overlap HDR . \nAt inverted  mode, it is the same as the “Recording pixel with Effect ive margin for color processing (green \nrectangle in the figure) “ area in normal  mode . \n \nEffective margin for color processing\n+ Recording pixelEffective margin\nfor color processingEBD(Embedded data)\nVertical effective OBIgnored OB\nVertical blanking\nHorizontal blankingFS\nPH\nPH\nPH\nFEIgnored area of effective pixel Ignored OB\nIgnored area of effective pixel (0, 0)\nPIX_HWIDTH(PIX_HST, PIX_VST/2)1817\n12Vertical scan direction (Normal)\nHorizontal scan direction (Normal)R\nBG\nG\nB\nRGG\nB\nRGG B\nRGG1\n1BG\nR\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nGB\nRGG\nEffective margin\nfor color processingEBD(Embedded data)\nVertical effective OBIgnored OB\nVertical blanking\nHorizontal blankingFS\nPH\nPH\nPH\nFEIgnored OB\nR\nBG\nGR\nBG\nG\nPIX_HWIDTH1817\n1\nR\nBG\nG(PIX_HST, (PIX_VST+20)/2)\nVertical scan direction (Inverted)\nHorizontal scan direction (Inverted)1\nRBG\nGRBG\nG RBG\nG\nRBG\nGEffective margin for color processing\n+ Recording pixelGR\nBG\nB\nGG\nR13 effective pixel3 effective pixel\n(0, 0)(PIX_HST+PIX_HWIDTH, (PIX_VST+PIX_VWIDTH+20)/2)\nH Normal / V Normal H Inverted / V InvertedDummy\nDummy3 effective pixel13 effective pixelDummy\nDummyPIX_VWIDTH/2PIX_VWIDTH/2\nPF PF\n \n \nImage Drawing of Window Cropping Mode in Horizontal /Vertical, normal /inverted direction  \n \nSupplement ) The fi rst readout pixel color is “G ” at windows  cropping mode in inverted direction.  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n63 \n \n  \nList of Setting Register  \nRegister  Register details  Initial  \nvalue  Setting  value  Remarks  Address  bit \nWINMODE  301Ch  [3:0] 0h 4h: Window Cropping mode   \nPIX_HST  3040h  [7:0] 0000h  Effective pixel Start position  \n(Horizontal direction)  Specifi ed as a multiple of 2  3041h  [4:0] \nPIX_HWIDTH  3042h  [7:0] 0F18h  Effective pixel Cropping width  \n(Horizontal direction)  Specified as a multiple of 24  3043h  [4:0] \nPIX_VST  3044h  [7:0] \n0000h  Effective pixel Star position  \n(Vertical direction)  \nDesigna ted in V units ( Line×2 )  Specified as a multiple of 4  \n3045h  [4:0] \nPIX_VWIDTH  3046h  [7:0] \n1120h  Effective pixel Cropping width  \n(Vertical direction)  \nDesignated in V units ( Line×2 )  Specified as a multiple of 4  \n3047h  [4:0] \n \nRestrictions on Wind ow cropping mode  \nThe register settings should satisfy following conditions:  \n \nSet WINMODE: 4h.  \n \n◆ PIX_VST, PIX_VWIDTH  \nSet PIX_VST, PIX_VWIDTH  to a multiple of 4.  \n \n PIX_VST = n 1×4 \n PIX_VWIDTH = n 2×4 \n \nCropped start ing position and width is set multiple of 2 addresses, because PIX_VST, PIX_VWIDTH  is internal \nV address unit.  \n \nCropped area is needed to set pre 13 pixel , rear  3 pixel  for signal processing.  \n \n◆ PIX_HST, PIX_HWIDTH  \nSet PIX_HST to a multiple of 2. \nSet PIX_HWIDTH to a multiple of 24.  \n \n PIX_HST = n 3×2 \n PIX_ VWIDTH = n 4×24 \n \nWhere n 1~4 are integer equal or more than 0.  \n \n \nVTTL (1frame  line length or VMAX) ≥ (PIX_VWIDTH / 2) +  46 \nSet VTTL to 1222 or more.  \n \n VTTL ≥ 1222  \n \n \n◆ Frame rate on Window cropping mode  \nFrame rate [frame/s] = 1 / ( VTTL × (1H period))   \n 1H period (unit: [ s]) : Set "1H period " or more in the table of " Operating mode " before cropping mode.  \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n64 \n \n Description of Various Function  \nStandby Mode  \nThis sensor stops its operation and goes into standby mode which reduces the power consumption by writing “1” to \nthe stand by control register STANDBY.  Standby mode is also established after power -on or other system reset \noperation.  \n \nList of Standby Mode Setting \nRegister  Register details  Initial   \nvalue  Setting  value  Remarks  \nAddress  bit \nSTANDBY  3000h  [0] 1h 1h: Standby  \n0h: Operating  Register communication is \nexecuted in standby mode.  \n \nThe serial communication registers hold  the previous values. However, the address registers transmitted in standby  \nmode are overwritten. The serial communication block operates even in standby mode, so standby mode can be \ncanceled by setting the STANDBY register to “0”. Some time is required for sensor internal circuit stabilization after  \nstandby mode is canceled. After standby mode is canceled, a normal image is output from the 9  frames  after internal  \nregulator stabilization 24 ms or more . \nFor details of the sequence of setting and cancel standby mode, see the sensor setting flow after power on.  \n \nRegister\ninitial settingsInitial regulator \nstabilization period\n24 ms\nSDA\nSCL\nInitialization period 8 frames Normal image outputStandby \ncancel\nXVS\n \n \nSequence from Standby Cancel to Stable Image Output  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n65 \n \n Slave Mode and Master Mode \nThe sensor can be switched between slave mode and master mode. The switching is made by the XMASTER  \nregister . Establish the XMASTER  status before canceling the system reset. (Do not switch this register  status during \noperation.)  \n \nInput a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode.  \nFor sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating \nmode for horizontal sync  signal.  See the section of "Operating mode" for the number of output data line and 1H \nperiod.  \nSet the XMSTA register  0h in order to start the operation after setting to master  mode. In addition, set the count \nnumber of sync signal in vertical direction by  the VMAX [1 9:0] register and the clock number in horizontal direction by \nthe HMAX [1 5:0] register.  See the description of Operation Mode for details of the section of “Operating Modes”.  \n \nList of Slave and Master Mode Setting  \nRegister  Register details  Initial \nvalue  Setting value  Remarks  Address  bit \nXMASTER   3003h  [0] 0h 0h: Master mode  \n1h: Slave mode   \n \n \nList of Register in Master Mode  \nRegister  Register details  Initial \nvalue  Setting value  Remarks  Address  bit \nXMSTA  3002h  [0] 1h 1h: Master operati on ready  \n0h: Master operation start  The master operation  starts \nby setting 0.  \nVMAX [19:0]  3024h [7:0] \n008CAh  See the item of each drive \nmode.  Line number per frame \ndesignated  3025 h [7:0] \n3026 h [3:0] \nHMAX [15:0]  3028 h [7:0] 0226h  See the item of  each drive \nmode.  Clock number per line  \ndesignated  3029 h [7:0] \nXVSOUTSEL \n[1:0] 30C0h  [1:0] 2h 0h: Fixed to Low  \n2h: VSYNC output   \nXHSOUTSEL \n[1:0] [3:2] 2h 0h: Fixed to Low  \n2h: HSYNC output   \nXVS_DRV [1:0]  \n30C1h  [1:0] 3h 0h: XVS output (Master mode)  \n3h: Hi -z (Slave mode)   \nXHS_DRV [1:0]  [3:2] 3h 0h: XHS output (Master mode)  \n3h: Hi -z (Slave mode)   \nXVSLNG [1:0]  30CCh  [5:4] 0h 0h: 1H, 1 h: 2H, 2 h: 4H, 3 h: 8H XVS low level pulse  width \ndesignated  \nXHSLNG [1:0]  30CDh  [6:5] 0h 0h: 16clock, 1 h: 32clock   \n2h: 64clock, 3 h: 128clock   \nSee the next  XHS low level pulse width \ndesignated  \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n66 \n \n XVS\nXHS\nXHS\nXHSLNG = 0\nXHSLNG = 1\nXHSLNG = 2\nXHSLNG = 3\nPH DataOutSystem delayXVSLNG = 1d: 2H widthXVSLNG = 0d: 1H width\nXVSLNG = 2d: 4H width\nXVSLNG = 3d: 8H widthXVS\nXHS\n \n \nXVS/XHS output waveform in sensor master mode  \n \n \nThe XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS \nand XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or \noutput signals. In addition, the output signals are output with an undefined latency time (system delay) relative to the \nXHS. Theref ore, refer to the sync codes output from the sensor and perform synchronization.  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n67 \n \n Gain Ad justment Function  \nThe Programmable Gain Control (PGC) of this device consists of the analog block and digital block.  The total of \nanalog gain and digital gain can be set up t o 72dB  by the GAIN _PCG_0 [8:0] register  setting. The same setting is \napplied in all colors.  \n \nThe value which is 10/3  times the gain is set to register.  (0.3 dB step)  \n \nExample)  \nWhen set to 6 dB: 6 × 10/3  = 20d; GAIN _PCG_0 = 14h \nWhen set to 12.6 dB: 12.6 × 10/3 = 42d; GAIN _PCG_0  = 2Ah \n \n \n \nList of PGC  Register  \nRegister  Register details  \nInitial value  Setting value  \nRemarks  \nAddress  bit Setting  range  \nGAIN_PCG_0 \n[8:0] 3090h  [7:0] \n000h  00h-F0 h \n(0d-240d) Setting value: Gain [dB] × 10/3  \n(0.3 dB step)  3091h [0] \n \nThe gain setting is reflected at the next frame that the communication is performed as shown below.  \nFrame Frame Frame Frame Frame FrameTime baseCommunication period\nRegister Communication\nXVS\nFrameGAIN _PCG _0 = 14h GAIN_PCG_0 = 00h\nGain \nsettingOutput Signal\n0dB6dBGAIN_PCG_0 = 00h\nFrame\n \n \nGain Reflection Timing \n  0.06.012.018.024.030.036.042.048.054.060.066.072.0\n0h\n14h\n28h\n3Ch\n50h\n64h\n78h\n8Ch\nA0h\nB4h\nC8h\nDCh\nF0hGain [dB]\nRegister setting Value [Hex]Analog Gain\nAnalog + Digital Gain\n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n68 \n \n Black Level Ad justment Function  \nThe black level offset (offset variable ra nge: 000h to 3 FFh) can be added relative to the data in which the digital  gain \nmodulation was performed by the BLKLEVEL [ 9:0] register . \nNote that the offset unit changes according to the output bit setting . \nWhen the output data length is 10-bit output, in creasing the register setting value by 1h increases the black level by 1 \nLSB. When the output data length is 12- bit output , increasing the register setting value by 1h increases the black \nlevel by 4 LSB.  \n \n \nUse with values shown below is recommended.  \n10-bit  output: 032 h (50d) \n12-bit output: 032h (2 00d) \n \nList of Black Level Adj ustment Register  \nRegister  Register details  \nInitial value  Setting value  \nAddress  bit \nBLKLEVEL \n[9:0] 30E2h  [7:0] \n032h  000h to 3FFh  \n30E3h  [1:0] \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n69 \n \n Normal Operation and Inverted Op eration  \nThe sensor readout direction (normal / inverted) in vertical direction can be switched by VREVERSE register settings  \nand in horizontal direction can be switched by the HREVERSE register setting.  See the section of “Operating Modes” \nfor the order of  readout lines in normal and inverted modes.  See the section of “List of Setting Register” for the other \nregister settings.  \nOne invalid frame is generated when reading immediately after the readout vertical direction change in order to \nswitch the normal operation and inversion between frames.  \n \nList of Drive Direction Setting Register  \n \nRegister  Register details  \nInitial value  Setting value  \nAddress  bit \nHREVERSE  \n3030h  [0] 0h 0h: Normal  \n1h: Inverted  \nVREVERSE  [1] 0h 0h: Normal  \n1h: Inverted  \n \nIn normal mode In inverted mode\n(Chip outline ) (Chip outline )A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)\n \n \nNormal and Inverted Drive Outline in Vertical Direction ( TOP VIEW ) \n \nIn normal mode In inverted mode\n(Chip outline) (Chip outline)A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)\n \n \nNormal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)  \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n70 \n \n Shutter and Integration Time Settings  \nThis sensor has a variable electr onic shutter function that can control the integration time in line units. In addition,  this \nsensor performs rolling shutter operation in which electronic shutter and readout operation are performed \nsequentially for each line.  \n \nNote)  For integration time control, an image which reflects the setting is output from the frame after the setting   \nchanges.  \n \nExample of Integration Time Setting  \nThe sensor\'s integration time is obtained by the following formula.  \n \nIntegration time  = 1 frame period  - SHR0 × (1H perio d) + Toffset  \n \n  Where T offset is 1.79 [μs] at AD 10bit mode and 2.68 [μ s] at AD 12bit mode.  \n \n*1 The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register \nVMAX value in master mode. The frame period is desi gnated in 1H units, so the time is determined by  \n(Number of lines × 1H period).  \n*2 See “Operating Modes” for the 1H period.  \n \nIn this section , the shutter operation and storage time are shown as in the figure below with the time sequence on the \nhorizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout  operation are \nnoted in line units.  \n \nTime base\nXVS\nSensorXHS\nLast line\nLast-1 line\nLast-2 line\n4 line\n1 line2 line3 line\nOutput\nblanking effective signal blanking effective signalChip bottom sideShutter timing\nReadout timing\nblankingIntegration time\nN frame N+1 frame\nChip top sideCSI-2\nPacketFS (Frame Start)\nFE (Frame End)\nBlanking\nEmbedded Data\nN frame N+1 frame\n \n \nImage Drawing of Shutter Operation  \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n71 \n \n Normal Exposure Operation (Controlling the Integration Time i n 1H Units) \nThe integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the \nintegration time is controlled by the SH R0 [19:0] register. Set SH R0 [19:0] to a value between 8  and (Number of lines \nper frame - 4). When the sensor is  operating in slave mode, the number of lines per frame is determined by the XVS \ninterval (number of lines), using the input XHS interval as the line unit.  \nWhen the sensor is operating in master mode, the number of lines per fr ame is determined by the VMAX register.  \nThe number of lines per frame differs according to the operating mode.  \n \nRegisters Used to Set the Integration Time in 1H Units  \nRegister  Register details  \nInitial value  Setting value  \nAddress  bit \nSHR0 [19:0]  3050 h [7:0] \n00066 h Sets the shutter sweep time.  \n8 to (Number of lines per frame - 4) \n* Others: Setting prohibited  3051 h [7:0] \n3052 h [3:0] \nVMAX [19:0]  3024h  [7:0] \n008CA h Sets the number of lines per frame  \n(only in master mode).  See “Operating  \nModes” for the setting value in  each \nmode.  3025h  [7:0] \n3026h  [3:0] \n \n \n       Frame 5\nintegration time      Frame 4\nintegration timeXVS\nXHSTime base\nFrame1 Output timimg…\nV-BLK Frame2      Frame2\nintegration timeReadout timing \nShutter timingIntegration time\nCommunication period\nSHR0=β SHR0=α\nCSI-2 Packet\nV-BLK Frame3 V-BLK Frame4 V-BLK Frame5 V-BLKβ       Frame3\nintegration timeFS (Frame Start)\nFE (Frame End)Embedded Data\nBlanking\nα β β\n \n \nImage Drawing of Integration Time Control within a Frame  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n72 \n \n Long Exposure Operation (Control by Expanding the Number of Lines per Frame)  \nLong exposure operation can be performed by lengthening the frame period.  \nWhen the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse \ninterval.  \nWhen the sensor is operating in master mode, it is done by designati ng a larger register VMAX [19 :0] value \ncompared to normal operation. When the integration time is extended by increasing the number of lines, the rear V \nblanking increases by an equivalent amount.  \n \nAlthough the maximum value of long exposure operation chan ges in each mode , the maximum of long time exposure \nis approximately 1  s. \nWhen set to a number of V lines or more than that noted for each operating mode, the imaging characteristics are not \nguaranteed during long exposure operation.  \n \n      Frame4\nintegration timeXVS\nXHSTime base\nFrame1 Output timimg V-BLK Frame2      Frame2\nintegration timeReadout timing \nShutter timingIntegration time\nCommunication period\nVMAX=3375\nSHR0=αVMAX=2250\nSHR0=α\nCSI-2 Packet\nV-BLK Frame3 V-BLK Frame4 V-BLK      Frame3\nintegration timeFS (Frame Start )\nFE (Frame End)Embedded Data\nBlanking\nα α α α …\n \n \nImage Drawing of Long Integration Time Control by Adj usting the Frame Period  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n73 \n \n Example of Integration Time Settings  \nThe example of register setting for controlling the storage time is shown below.  \n \nExample of Integration Time Settings   \nOperation  Sensor setting (register ) \nIntegration time  \nVMAX* SHR0** \nAll-pixel scan mode  2250  2246  4H + Toffset  \n… … \nN (2250 - N) H + Toffset  \n… … \n8 2242 H + Toffset  \nWhere T offset is 1.79 [ μs] at AD 10bit mode and 2.68 [ μs] at AD 12bit mode.  \n \n* In sensor master mode. In slave mode, the interval is the same as XVS input.  \n** The SH R0 setting value (N) is set between “ 8” and “the VMAX value (M) –  4”. \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n74 \n \n Signal Output \nCSI-2 output \nThe output formats of this sensor support  the following modes.  \n \nCSI-2 serial  2 Lane / 4 Lane,  RAW10 / RAW12  \n \nThe 2 Lane / 4  Lane serial si gnal output method using t his sensor  is de scribed below.  \nComplied with the CSI -2, data is output using 2 Lane / 4  Lane.  The image data is output fro m the CSI -2 output pin. \nThe DMO1 P / DMO1 N are called the Lane1 data signal, the  DMO 2P / DMO 2N are called the Lane2 data signal, the \nDMO 3P / DMO3N are called the Lane3 data signal, the DMO 4P / DMO 4N are called the Lane4 data signal. In \naddition, the clock signals are output from DCKP  / DCK N of the CSI -2 pins.  \nIn 2 Lane mode, data is output from Lane1 and Lane 2. In 4 Lane mode, data is output from Lane1,  Lane2, Lane3 and \nLane4 . \nThe bit rate maximum value is  2376 Mbps / Lane in 4 Lane mode and 2079 Mbps / Lane in 2 Lane mode.  \nThe select of RAW10 / RAW12 is set by the register: MDBIT  [0]. The number of output lanes is set by the register: \nLANEMODE  [2:0]. \nUnused lanes  output signals conformed to MIPI standard.  \n \nRegister  Register details  Initial \nvalue  Setting value  \nAddress  bit \nMDBIT  3032h  [0] 1h 0h: RAW10  \n1h: RAW12  \nLANEMODE [2:0]  4011h  [2:0] 3h 1h: 2 Lane \n3h: 4  Lane \n \nThe formats of RAW12 and RAW10 are shown below.  \n \n→ RAW12 FormatP0 P1 P2 P3\nP0\n[11:4]\n→ RAW10 Format…\n…P1\n[11:4]P2\n[11:4]\nP0\n[9:2]P3\n[1:0]P2\n[1:0]P1\n[1:0]P0\n[1:0]P1\n[9:2]P2\n[9:2]P3\n[9:2]P1\n[3:0]P0\n[3:0]P3\n[11:4]P3\n[3:0]P2\n[3:0]\nP4\n[9:2] \n \nThe Example of Format of RAW12 / RAW10 \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n75 \n \n The each formal of  2 Lane and 4  Lane are shown below.  \nSensor\nP0P1a) 2 Lane -RAW 12\nP2P3 PH …P0\n[11:4]P0\n[3:0]\nP1\n[11:4]P1\n[3:0]\nP2\n[11:4]P2\n[3:0]P3\n[11:4]\nP3\n[3:0]…\nPHP4\n[11:4]P4\n[3:0]\nP5\n[11:4]P5\n[3:0]\nP6\n[11:4]…\nSensor\nP0P1b) 2 Lane -RAW 10\nP2P3 PH …P0\n[9:2]\nP0[1:0]\nP1\n[9:2]P1[1:0]P2\n[9:2]P2[1:0]\nP3\n[9:2]P3[1:0]\n…\nP4\n[9:2]PH\nP4[1:0]P5\n[9:2]\nP5[1:0]P6\n[9:2]P6[1:0]P7\n[9:2]\nP7[1:0]\n…Lane 1\n(DMO 1P/DMO 1N)\nLane 2\n(DMO 2P/DMO 2N)PH\nPH\nPH\nPHLane 1\n(DMO 1P/DMO 1N)\nLane 2\n(DMO 2P/DMO 2N)\n \n \n2 Lane Output Format  \n \n \nSensor\nP0P1c) 4 Lane -RAW 12\nP2P3 PH …P0\n[11:4]\nP0\n[3:0]P1\n[11:4]\nP1\n[3:0]\nP2\n[11:4]P2\n[3:0]P3\n[11:4]\nP3\n[3:0]…\nPH\nP4\n[11:4]P4\n[3:0]\nP5\n[11:4]P5\n[3:0]\nP6\n[11:4]\nP6\n[3:0]P7\n[11:4]\nP7\n[3:0]…\nPH\nPHP8\n[11:4]\nP8\n[3:0]P9\n[11:4]\nP9\n[3:0]\nP10\n[11:4]P10\n[3:0]P11\n[11:4]\nP11\n[3:0]\nP12\n[11:4]P12\n[3:0]\nP13\n[11:4]P13\n[3:0]\nP14\n[11:4]\nP14\n[3:0]P15\n[11:4]\nP15\n[3:0]…\n…\nSensor\nP0 P1d) 4 Lane-RAW10\nP2 P3 PH …P0\n[9:2]\nP0[1: 0]\nP1\n[9:2]P1[1:0]\nP2\n[9:2]P2[1:0]\nP3\n[9:2]P3[1:0]\n…\nP4\n[9:2]PH\nP8\n[9:2]P4[1:0]\nP5\n[9:2]P5[1:0]\nP6\n[9:2]P6[1:0]P7\n[9:2]\nP7[1:0]\n…\nP9\n[9:2]PH\nPHP10\n[9:2]\nP11\n[9:2]\nP8[1:0]P9[1:0]P10[1:0]P11[1:0]\nP12\n[9:2]P13\n[9:2]\nP14\n[9:2]\nP15\n[9:2]\nP12[1:0]P13[1:0]P14[1:0]P15[1:0]P16\n[9:2]\nP17\n[9:2]\nP18\n[9:2]\nP19\n[9:2]…\n…Lane1\n(DMO1P/DMO1N)\nLane2\n(DMO2P/DMO2N)\nLane3\n(DMO3P/DMO3N)\nLane4\n(DMO4P/DMO4N)\nLane1\n(DMO1P/DMO1N)\nLane2\n(DMO2P/DMO2N)\nLane3\n(DMO3P/DMO3N)\nLane4\n(DMO4P/DMO4N)\n \n \n4 Lane Output Format  \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n76 \n \n MIPI Transmitter  \nOutput pins  (DMOP1 , DMO M1, DMO P2, DMO M2, DMO P3, DMO M3, DMO P4, DMO M4, DCKP, DCK M) are \ndescribed in this section.   \n \nSensor \nDMO1N\nDMO2N\nDMO3N\nDMO4NDMO1P\nDMO2P\nDMO3P\nDMO4P\nDCKNDCKPF2\nF1\nK2\nK1\nE2\nE1\nL2\nL1\nH2\nH1+\n-\n+\n-\n+\n-\n+\n-\n+\n-Data Lane 1\nData Lane 2\nData Lane 3\nData Lane 4\nClock Lane\n \nRelationship between Pin Name and MIPI Out put Lane \n \nThe pixel signals are output by the CSI -2 High- speed serial interface.   \nSee the MIPI Standard  \n・MIPI Alliance Standard for Camera Serial Interface 2 (CSI -2) Version 1. 20.00  \n・MIPI Alliance Specification for D -PHY Version 1 .20.00 \n \nThe CSI -2 transfer s one bit with a pair of differential signals. The transmitter outputs differential current signal after  \nconverting pixel signals to it. Insert external resistance in differential pair in a series or use cells with a built -in \nresistance on the Receiver sid e. When inserting an external resistor, as close as possible to the Receiver.  The \ndifferential signals maintain a constant interval and reach the receiver with the shortest wiring length possible to \navoid malfunction. The maximum bit rate of each Lane is 2376 Mbps / Lane.  \n \nLane Control\nand\nInterface LogicDp\nDnTx\nProtocol Side Line SideClock\nData\nControlLP-Tx\nHS-Tx\n \n \nUniversal Lane Module Functions  \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n77 \n \n Number of Internal A/D Conversion Bits Setting  \nThe number of internal A/D conversion bits can be selected from 10 bits or 12 bits by the register ADBIT. See the \nsection  of “Operating Modes” for the correspondence with each mode.  \n \nList of Bit Width Selection  \nRegister  Register details  \nInitial value  Setting value  \nAddress  bit \nADBIT  3031h  [0] 1h 0: 10 bit  \n1: 12 bit  \n \nOutput Signal Range  \n \nIn CSI -2 output mode, the sensor  output has either a 10  bit or 1 2 bit gradation,  and the maximum output value is the \n3FFh value (1 0 bit output) and the FF Fh one (12 bit output).  \nThe output range for each output gradation is shown in the t able below.  \n \nOutput Gradation and Output Range (CSI-2 Output)  \nOutput gradation  Output value  \nMin. Max.  \n10 bit 000h 3FFh \n12 bit 000h FFFh \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n78 \n \n INCK Setting  \nThe available operation mode varies according to INCK frequency. Input either 24 MHz, 27 MHz , 37.125 MHz , 72 \nMHz or 74.25 MHz for INCK frequency.  The INCK setting register and the list of  INCK settin g are shown in the table \nbelow.  \n \nIn the MIPI Alliance Specification for D -PHY Version 1.2,  \nwhen operating above 1500 Mbps, an initial deskew sequence shall be transmitted before High-Speed Data \nTransmission.  When operating at or below 1500  Mbps, the transmission of the initial deskew sequence is optional.  \nWhen operating at or above 1440 Mbps, this Sensor transmits the initial deskew burst.  \n \nINCK  Setting Regi ster \n \nData rate: 2376Mbps / lane  \nRegister  Register details  Initial  \nvalue INCK  \nAddress  Bit 27 \n[MHz]  37.125 \n[MHz]  74.25 \n[MHz]  \nBCWAIT_TIME  3009-08h [9:0] 0FFh  05Dh  07Fh  0FFh  \nCPWAIT_TIME  300B-0Ah [9:0] 0B6h  042h  05Bh  0B6h  \nSYS_MODE  3034h [3:0] 4h 0h 0h 0h \nINCKSEL1  3115h [7:0] 00h 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 24h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 108h  100h  100h  \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0E7h  0E0h  0E0h  \nINCKSEL 5 311Eh  [7:0] 28h 23h 24h 28h \nTXCLKESC_FREQ  4005-04h [15:0] 1290h  06C0h 0948h  1290h  \nINCKSEL6  400Ch  [0] 1h 1h 1h 1h \nINCKSEL7  4074h  [2:0] 0h 0h 0h 0h \n \nData rate: 2079Mbps / lane  \nRegister  Register details  Initial  \nvalue INCK  \nAddress  bit 27 \n[MHz]  37.125 \n[MHz]  74.25 \n[MHz]  \nBCWAIT_TIME  3009 -08h [9:0] 0FFh  05Dh  07Fh  0FFh  \nCPWAIT_TIME  300B -0Ah [9:0] 0B6h  042h  05Bh  0B6h  \nSYS_MODE  3034h [3:0] 4h 2h 2h 2h \nINCKSEL1  3115h [7:0] 00h 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 24h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 0E7h 0E0h 0E0h \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0E7h 0E0h 0E0h \nINCKSEL 5 311Eh  [7:0] 28h 23h 24h 28h \nTXCLKESC_FREQ  4005 -04h [15:0] 1290h  06C0h  0948h  1290h  \nINCKSEL6  400Ch  [0] 1h 1h 1h 1h \nINCKSEL7  4074h  [2:0] 0h 0h 0h 0h \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n79 \n \n  \nData rate: 1782Mbps / lane  \nRegister  Register details  Initial  \nvalue INCK  \nAddress  bit 27 \n[MHz]  37.125 \n[MHz]  74.25 \n[MHz]  \nBCWAIT_TIME  3009 -08h [9:0] 0FFh  05Dh  07Fh  0FFh  \nCPWAIT_TIME  300B -0Ah [9:0] 0B6h  042h  05Bh  0B6h  \nSYS_MODE  3034h [3:0] 4h 4h 4h 4h \nINCKSEL1  3115h [7:0] 00h 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 24h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 0C6h 0C0h 0C0h \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0E7h 0E0h 0E0h \nINCKSEL 5 311Eh  [7:0] 28h 23h 24h 28h \nTXCLKESC_FREQ  4005 -04h [15:0] 1290h  06C0h  0948h  1290h  \nINCKSEL6  400Ch  [0] 1h 1h 1h 1h \nINCKSEL7  4074h  [2:0] 0h 0h 0h 0h \n \nData rate: 1 485 Mbps / lane \nRegister Register details  Initial  \nvalue INCK  \nAddress  bit 27 \n[MHz]  37.125 \n[MHz]  74.25 \n[MHz]  \nBCWAIT_TIME  3009 -08h [9:0] 0FFh  05Dh  07Fh  0FFh  \nCPWAIT_TIME  300B -0Ah [9:0] 0B6h  042h  05Bh  0B6h  \nSYS_MODE  3034h [3:0] 4h 8h 8h 8h \nINCKSEL1  3115h [7:0] 00h 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 24h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 0A5h  0A0 0A0h  \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0E7h  0E0h  0E0h  \nINCKSEL 5 311Eh  [7:0] 28h 23h 24h 28h \nTXCLKESC_FREQ  4005 -04h [15:0] 1290h  06C0h  0948h  1290h  \nINCKSEL6  400Ch  [0] 1h 1h 1h 1h \nINCKSEL7  4074h  [2:0] 0h 0h 0h 0h \n \nData rate: 1440Mbps / lane  \nRegister  Register details  Initial  \nvalue INCK  \nAddress  bit 24 \n[MHz]  72 \n[MHz]  \nBCWAIT_TIME  3009 -08h [9:0] 0FFh  54h F8h \nCPWAIT_TIME  300B -0Ah [9:0] 0B6h  3Bh B0h \nSYS_MODE  3034h [3:0] 4h 8h 8h \nINCKSEL1  3115h [7:0] 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 0B4h  0A0h  \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0FCh  0E0h  \nINCKSEL 5 311Eh  [7:0] 28h 23h 28h \nTXCLKESC_FREQ  4005 -04h [15:0] 1290h  0600h  1200h  \nINCKSEL6  400Ch  [0] 1h 1h 1h \nINCKSEL7  4074h  [2:0] 0h 0h 0h \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n80 \n \n  \nData rate: 891Mbps / lane  \nRegister  Register details  Initial  \nvalue INCK  \nAddress  bit 27 \n[MHz]  37.125 \n[MHz]  74.25 \n[MHz]  \nBCWAIT_TIME  3009 -08h [9:0] 0FFh  05Dh  07Fh  0FFh  \nCPWAIT_TIME  300B -0Ah [9:0] 0B6h  042h  05Bh  0B6h  \nSYS_MODE  3034h [3:0] 4h 5h 5h 5h \nINCKSEL1  3115h [7:0] 00h 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 24h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 0C6h 0C0h 0C0h \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0E7h 0E0h 0E0h \nINCKSEL 5 311Eh  [7:0] 28h 23h 24h 28h \nTXCLKESC_FREQ  4005-04h [15:0] 1290h  06C0h  0948h  1290h  \nINCKSEL6  400Ch  [0] 1h 0h 0h 0h \nINCKSEL7  4074h  [2:0] 0h 1h 1h 1h \n \nData rate: 720Mbps / lane  \nRegister  Register details  Initial  \nvalue INCK  \nAddress  bit 24 \n[MHz]  72 \n[MHz]  \nBCWAIT_TIME  3009 -08h [9:0] 0FFh  54h F8h \nCPW AIT_TIME  300B -0Ah [9:0] 0B6h  3Bh B0h \nSYS_MODE  3034h [3:0] 4h 9h 9h \nINCKSEL1  3115h [7:0] 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 0B4h  0A0h  \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0FCh  0E0h  \nINCKSEL 5 311Eh  [7:0] 28h 23h 28h \nTXCLKESC_FREQ  4005 -04h [15:0] 1290h  0600h  1200h  \nINCKSEL6  400Ch  [0] 1h 0h 0h \nINCKSEL7  4074h  [2:0] 0h 1h 1h \n \nData rate: 594Mbps / lane  \nRegister  Register details  Initial  \nvalue INCK  \nAddress  bit 27 \n[MHz]  37.125 \n[MHz]  74.25 \n[MHz]  \nBCWAIT_TIME  3009 -08h [9:0] 0FFh 05Dh  07Fh  0FFh  \nCPWAIT_TIME  300B -0Ah [9:0] 0B6h  042h  05Bh  0B6h  \nSYS_MODE  3034h [3:0] 4h 7h 7h 7h \nINCKSEL1  3115h [7:0] 00h 00h 00h 00h \nINCKSEL2  3116h [7:0] 28h 23h 24h 28h \nINCKSEL 3 3119-18h [10:0] 0C0h 084h 080h 080h \nINCKSEL 4 311B -1Ah [10:0] 0E0h 0E7h 0E0h 0E0h \nINCKSEL 5 311Eh  [7:0] 28h 23h 24h 28h \nTXCLKESC_FREQ  4005 -04h [15:0] 1290h  06C0h  0948h  1290h  \nINCKSEL6  400Ch  [0] 1h 0h 0h 0h \nINCKSEL7  4074h  [2:0] 0h 1h 1h 1h \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n81 \n \n Register Hold Setting  \nV reflected r egister setting can be transmitted with divided to several frames and it can be reflected globally at a \ncertain frame by the register REGHOLD. Setting REGHOLD = 1 prevents the registers that  set thereafter from being \nreflect ed at the frame reflecti on timing. The registers that are set when setting REGHOLD = 1 are reflected globally \nby setting REGHOLD = 0 at  the desired frame to reflect the register.  \n \nRegister Hold Setting Register  \nRegister  Register details  \nInitial  value Setting value  \nAddress  bit \nREGHOLD  3001h  [0] 0h 0: Invalid  \n1: Valid (Register hold)  \n \nXVS\nXHSREGHOLD = 1\nRegister A\nis not reflected. \nRegister A\nRegister B\nRegister C\nRegister D\nare reflected. : Communication period\nRegister setting A Register setting B Register setting C Register setting D\nRegister B\nis not reflected. REGHOLD = 0\nRegister C\nis not reflected. Register \nHold\n \n \nRegister Hold Setting  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n82 \n \n Mode Transitions  \nThe Mode transition between operations is shown below. Thes e examples shown in case that setting is completed \nwithin one communication timing.  \n \nList of Mode Transition  \nTransition  State  \nHorizontal direction  normal  → Horizontal direction  inverted  Via the Standby state \nis unnecessary.  Horizontal direction  inverted  → Horizontal direction  normal  \nAll-pixel scan mode  → Window  cropping mode  \nVia the Standby state \nis unnecessary.  \nOne invalid frame is \ngenerated.  Window cr opping mode  → All-pixel scan mode  \nVertical direction  normal  → Vertical direction  inverted  \nVertical direction  inverted  → Vertical direction  normal  \nVertical direction line number change  \n(Master mode  : VMAX  change, Slave mode  : XVS interval change ) \nHorizontal direction 1 H period change  \n(Master mode  : HMAX  change, Slave mode  : XHS interval change ) \n- Transition between modes other than above  \n- Change the input frequency of INCK  *1 \n- Change the register setting noted “S” in the reflection timing column of the Register Map.  Via the standby state \nis necessary.  \n \n*1  When changing input INCK frequency, care should be taken not to be input pulses whose width are shorter than \n the High / Low level width in front and behind of the INCK pulse at the frequency c hange. If the pulses above  \n generate at  the frequency change, change INCK frequency during system reset in the state of XCLR = Low, and  \n then perform  system clear in the state of XCLR = High following the item of "Power on sequence" in the section of  \n "Pow er on / off  sequence". Execute initial setting again because the register settings become default state after \n system clear.  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n83 \n \n Other Function  \nThis sensor has the function as below. About detail, refer to each application note.  \n \n\uf09f Digital overlap HDR  (2 / 3 frame)  \n\uf09f Multi ple exposure HDR  (2 / 4 frame)  \n\uf09f Additional Function of Synchronizing Sensors  \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n84 \n \n Power -on and Power -off Sequence  \nPower -on sequence  \n1. Turn On the power supplies so that the power supplies rise in order of 1. 1 V power supply (DV DD) →1.8 V  power \nsuppl y (OV DD) → 2.9 V power supply (AV DD). In addition, all power supplies should finish rising  within 200 ms.  \n2. The register values are undefined immediately after power -on, so the system must be cleared. Hold XCLR at  Low \nlevel for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear \nare the default values.)  \n3. The system clear is applied by setting XCLR to High level. T he maser clock input after setting the XCLR pin to High \nlevel.  \n4. Make the sensor setting by register communication after the system clear.  \n2.9 V power supply (AV DD)\n1.8 V power supply (OV DD)\n1.1 V power supply (DV DD)\nINCK\nSDA\nSCL\nXVS\nXHST1 T0T2\nInitial settingStandby mode cancel\nTSYNCDepend on the rising of \n1.8V power supplyXCLRTLOW\nT3\nSlave mode   : XVS and XHS must not be over OV DD\nMaster mode : Depend on the rising of 1.8V power supplyT4\nSLAMODE0\nSLAMODE1After rising of OV DD\n \n \nPower -on Sequence  \n \nItem Symbol  Min. Max.  Unit \n1.1 V power supply rising → 1.8 V power supply rising  T0 0 ― ns \n1.8 V power supply rising → 2.9 V power supply rising  T1 0 ― ns \nRising time of all power supply  T2 ― 200 ms \n2.9 V power supply rising   → Clear OFF  TLOW 500 ― ns \nClear OFF → INCK rising  T3 1 ― µs \nClear OFF → Commun ication start  T4 20 ― µs \nStandby OFF (communication)  \n→ External input XHS,  XVS (slave mode only)  TSYNC 24 ― ms \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n85 \n \n Slew Rate Limitation of Power -on Sequence  \nConform the slew rate limitation shown below when power supply change 0 V to each voltage (0 % to  100 %) in \npower -on sequence.  \n \nOV DD\nAVDDDV DD\nOV DD\nAVDD\n0V100%\nSR = ΔV/Δt\nΔtΔVDV DD\n \n \n \nItem Symbol  Power supply  Min. Max.  Unit Remarks  \nSlew rate  SR DVDD (1.1 V) — 25 mV/μs \n OV DD (1.8 V)  — 25 mV/μs \nAVDD (2.9 V)  — 25 mV/μs \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n86 \n \n Power- off sequence  \nTurn Off the power supplies so that the pow er supplies fall in order of 2.9  V power supply (AV DD) → 1.8 V power  \nsupply (OV DD) → 1.1  V power supply (DV DD). In addition, all power supplies should be falling  within 200 ms.  Set each \ndigital input pin (INCK,  SDA, SCL, XCLR,  XVS, XHS) to 0  V before the 1.8 V power supply (OV DD) falls.   \n \nXCLR\nSDA\nSCL\nXVS\nXHST5 T6T7\n1.8 V power supply (OV DD)\nFixed to 0 before\nOV DD supplies have finished fowling.Depend on the falling of\nOV DD power supplyFixed to the high impedance state or 0 before\nthe power supplies have finished fowling.2.9 V power supply (AV DD)\n1.1 V power supply (DV DD)\nINCKFixed to 0 before\nOV DD supplies have finished fowling.\nSLAMODE0\nSLAMODE1Fixed to 0 before\nOV DD supplies have finished fowling.\n \n \nPower -off Sequence  \n \nItem Symbol  Min. Max.  Unit \n2.9 V power shut down → 1.8 V power shut down  T5 0 ― ns \n1.8 V power shut down → 1.1 V power shut down  T6 0 ― ns \nShut down time of all power supply  T7 ― 200 ms \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n87 \n \n Sensor Setting Flow  \nSetting Flow in Sensor Slave Mode  \nThe figure below shows operating flow in sensor slave mode.  \nFor details of "Power -on" to "Reset cancel", see the item of "Power -on sequence" in this section.  \nFor detai ls of “Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".  \n“Standby setting (power save mode) can be made by setting the STANDBY register to “1” during “Operation”.   \n \nPower -on\nRegister settings\nWait for internal regulator stabilization\n24ms\nWait for image stabilization\n8frame\nOperation INCK input\nXVS and XHS input start Standby cancel\nSTANDBY =0\nStandby setting\n(power save mode )\nSTANDBY =1\nRegister changes\nShutter\nGain\nOtherPin settingsStart\nXVS and XHS input stopChange to settings after standby release .\nSet XMASTER = 1 in slave modeSystem clear\nXCLR pin : Low → High\n \n \nSensor Setting Flow (Sensor Slave Mode)  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n88 \n \n Setting Flow in Sensor Master Mode  \nThe figure below shows operating flow in sensor master  mode.  \nFor details of "Power -on" to "Reset cancel", see the item of "Power on sequence" in this section.  \nFor details of “S tandby cancel" until "Wait for image stabilization", see the item of "Standby mode".  \nIn master mode, “Master mode start” by setting register XMSTA to “0” after “Waiting for  internal regulator \nstabilization”  \n“Standby setting (power save mode) can be made by  setting the STANDBY register to “1” during “Operation”. This \ntime set "master mode stop" by setting XMSTA to "1".  \n \nPower -on\nRegister settings\nStandby cancel\nSTANDBY=0\nWait for image stabilization \n8frame\nOperation INCK input\nMaster mode start\nXMSTA=0Wait for internal regulator stabilization\n24ms\nXVS and XHS output start Pin settingsStart\nSystem clear\nXCLR pin : Low     High\nChange to settings  after standby release .\nRegister changes\nShutter\nGain\nOtherStandby setting\n(power save mode)\nSTANDBY=1Master mode stop\nXMSTA=1\n \n \nSensor Setting Flow (Sensor Master  Mode)  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n89 \n \n Peripheral Circuit  \n \nCommon \nGND\nIMX415\nClock Lane\nMIPI Lane1\nMIPI Lane2\nMIPI Lane3\nMIPI Lane4MIPI Rx\nH2 DCKP\nH1 DCKN\nF2 DMO1P\nF1 DMO1N\nK2 DMO2P\nK1 DMO2N\nE2 DMO3P\nE1 DMO3N\nL2 DMO4P\nL1 DMO4NIMX415\nA9VRHT\nC11VRLRS\nD11VRLT1.0uF\n10uF\n4.7uF\nCommon\nGNDG10TENABLE\nL10TOUTC4TVMON OPEN\nOPEN\nOPENIMX415OVDD\n 1.8V1kΩ1kΩ\nK10SCL\nJ11SDA\nL11XHS\nK11XVS\nH10SLAMODE0\nJ10SLAMODE1H11XCLRN7E4E5 E8 K5 K8VDDHANE7 K7VDDHPXA4A5G11P7VDDMIOA3A6Ｆ11P6VDDLSCA7P9VDDLCNC1P3\nVDDLIFP5 P4VDDLPL1\nVDDLPL2\nIMX415VDDHAN\nVDDHAN\nVDDHPXVDDHPX\nVDDHPX\nVDDLCNVDDMIO\nVDDMIO\nVDDMIO\nVSSLSC\nD4\nVSSHAN\nN4\nVSSLPL2\nN5\nVSSLPL1\nN8\nVSSLSC\nN6\nVSSLSC\nN3\nVSSLSC\nM10\nVSSLSC\nM2\nVSSLSC\nM1\nVSSLSC\nJ2\nVSSLSC\nJ1\nVSSLSC\nG2\nVSSLSC\nG1\nVSSLSC\nF10\nVSSLSC\nD2\nVSSLSC\nD1\nVSSLSC\nC2\nVSSLSC\nB6\nVSSLSC\nB5\nVSSLSC\nB4\nVSSLSC\nB3\nVSSLSC\nB7\nVSSLCN\nN9\nVSSLCN\nL7\nVSSHPX\nL5\nVSSHPX\nD10\nVSSHPX\nD7\nVSSHPX\nD6\nVSSHPX\nD5\nVSSHPX\nC10\nVSSHPX\nB9\nVSSHPX\nL8\nVSSHPX\nD8\nVSSHPX\nVDDLIFVDDLSC\nVDDLSC\nVDDLSCE6\nVDDHPXDVDD\n 1.1V\n0.1uF\n1.0uF0.01uF\n1.0uF0.1uF\n4.7uF0.1uF\n4.7uF0.1uF\n1.0uFAVDD \n2.9VOVDD\n 1.8V\n0.01uF\n1.0uF\n0.1uF\n4.7uF\n0.1uF\n1.0uF\nP8\nVDDLSC\nM11INCK\n \n \n \nApplication circuits shown are typical examples illustrating the operation of the devices.  \nSony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of t he use \nof these circuits or for any infringement of third party and other right due to same.  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n90 \n \n Spot  Pixel Specifications \n(AV DD = 2.9 V, OV DD = 1.8 V, DVDD = 1.1 V, Tj = 60 ˚C, 30 frame/s , Gain : 0 dB) \nType of distortion  Level  Maximum distorted pixels in each zone  \nMeasurement \nmethod  Remarks  \nII\' Effective  \nOB III Ineffective  \nOB \nBlack or white  \npixels at high light  30 % < D   60 No evaluation  \ncriteria applied  1  \nWhite pixels   \nin the dark  5.6 mV < D   800 No evaluation \ncriteria applied  2 1/30 s storage \nBlack pixels at  \nsignal saturated    D < 428 mV 0 No evaluation \ncriteria applied  3  \n \nNote)  1. Zone is specified based on all -pixel drive mode  \n 2. D Spot pixel level  \n 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.  \n \nZone Definition  \n18OB side ignored area 17 (1, 1)\nV.OB\n(3864, 35)Vertical effective OB\n(3864, 2225)38642176Ignored area of effective pixel 12\n(1, 50)(1, 18)\n1 OB side ignored area (1, 36)\n1 (1, 37)\n(1, 38)ZoneIII\nZoneII’\nIgnored area of effective pixel 2\n1(3864, 2227)\n(3864, 2228)Dummy\nDummy \n \n  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n91 \n \n Notice on White Pixels Specifications  \n \n19 pcs\n10 pcs\n4 pcs\n2 pcs\n1 pcsAnnual number of occurrence\n50.0 mV or higher\n72.0 mV or higherWhite Pixel Level (in case of integration time = 1/30 s)\n(Tj =  60 ˚ C)\n5.6 mV or higher\n10.0 mV or higher\n24.0 mV or higher\n \n \n  After delivery inspection of CMOS image sensors, particle radiation such as cosmic rays etc.  may distort pixels of  \n CMOS image sensors,  and then distorted pixels may cause white point effects in dark signals in picture images.  \n (Such white point  effects shall be hereinafte r referred to as "White Pixels".)  \n Unfortunately, it is not possible with current scientific  technology for CMOS imag e sen sors to prevent such White  \n Pixels. It is recommended that when you use CMOS  image sensors, you should consider taking measures against  \n such White Pixels, such as adoption of automatic  compensation systems for W hite Pixels in dark signals and   \n establishment of quality assurance standards.  \n Unless the Seller\'s liability for White Pixels is otherwise set forth in an agreement between you and the Seller,  \nSony Semiconductor Solutions Corporation  or its distributors (hereinafter collectively referred t o as the "Seller")  \nwill, at the Seller\'s  expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered  \nby the Seller  are found to be to the Seller\'s satisfaction, to have over the allowable range of White Pixels as set forth \nabove under the heading "Spot Pixels Specifications", within the period of three months after the delivery  date of  \nsuch CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not  assume any liability \nafter you have incorporate d such CMOS image sensors into other products.  \n Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated,  \n altered or modified after delivery to you, (2) CMOS image sensors incorporated into other produc ts, (3) CMOS  \n image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you  \nover three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions  \nCorporation  nor its  distri butors will assume any liability for White Pixels. Please resolve any problem or trouble arising \nfrom or in  connection with White Pixels at your costs and expenses.  \n \n \n  [For Your Reference] The Annual Number of White Pixels Occurrence  \nThe chart below shows the predictable data on the annual number of White Pixels occurren ce in a single -story  \nbuilding  in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against  \nthe annual White Pixels, such as a doption of automatic compensation systems appropriate for each annual \nnumber of W hite Pixels  occurrence .  \n  The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels  \n  calculated according to structures a nd electrical properties of each device. Moreover, the data in the chart is  \n  for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.  \n \n  Example of Annual Number of Occurrence  \n \n \n  Note 1)  The above data indicates the number of White Pixels occurrence when a  CMOS image sensor is left  \n    for a year. \n  Note 2)  The annual number of White Pixels occurrence  fluctuates depending on the CMOS image sensor storage  \n    environment  (such as altitude, geomagnetic latitude and building structure), time (solar activity effects)  \n    and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an  \n    example of test data with experiments that have be ing conducted over a specific time period and in  \n    a specific environment.  \n  Note 3)  This data does not guarantee the upper limits of the number of White Pixels occur rence.  \n \n \n \nMaterial_No.03 -0.0.10 \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n92 \n \n  \nMeasurement M ethod for Spot Pixels  \nAfter setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage \nconditions. Configure the drive circuit according to the example and measure.  \n \n1. Black or white pixels at high light  \nAfter adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs i s 300 mV, \nmeasure the local dip point (black pixel at high light, V iB) and peak point (white pixel at high light, V iK) in the Gr / \nGb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.  \n \n    Spot pixel level D = ((V iB or V iK) / Average value of Vi) × 100 [%]  \n \nWhite pixel\nViKViB\nVi (i = R, G, B, VG = 300 mV )\nBlack pixel\n \n \nSignal output waveform of R / G / B channel  \n \n2. White pixels in the dark  \nSet the device to a dark setting and measure the local peak point of the signal output waveform,  using the \naverage value of the dark signal output as a reference.  \n \n3. Black pixels at signal saturated \nSet the device to operate in saturation and measure the local dip point, using the OB output as a reference.  \n \nLevel DVsat (Min = 570 mV ) Black pixel\nOB output \n \nSignal output waveform of R/G/B channel  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n93 \n \n Spot  Pixel Pattern Specification  \nWhite Pixel, Black Pixel and Bright Pixel are j udged from the pattern whether they are allowed or rej ected, and  \ncounted.  \n \nList of White Pixel, Black Pixel and Bright Pixel Pattern  \n2No. Pattern\n●● 1\n●\n●R\nBG\nG\nRejectedWhite pixel\nBlack pixel\nBright pixel\nRejected\n \n \nNote)   1.”●” shows  the position of white pixel, black pixel and bright pixel.  \nWhite pixel, black pixel and bright pixel are specified separately according the pattern.  \n(Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not judged to  \nbe rej ected.)  \n2. When one or more spot pixels indicated “Re jected” is selected and removed.  \n3. Spot pixels other than described in the table above are all counted including the number of allowable  \nspot pixels by zone.  \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n94 \n \n Marking  \n \n \n \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n95 \n \n Notes On Hand ling \n \n \n   1. Static charge prevention  \n Image sensors are easily damaged by static discharge. Before handling be sure to take the following  \n protective measures.  \n  (1) Either handle bare handed or use non -chargeable gloves, clothes or material.  \n   Also use conductive shoes.  \n  (2) Use a wrist strap when handling directly.  \n  (3) Install grounded conductive mats on the floor and working table to prevent the generation of static  \n   electricity.  \n  (4) Ionized air is recommended for discharge when handling image sensors.  \n  (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.  \n \n 2. Protection from dust and dirt  \n Image sensors are packed and delivered with care ta ken to protect the element glass surfaces from  \n harmful dust and dirt. Clean glass surfaces with the following operations as required before use.  \n  (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).  \n  (2) Do not touch  the glass surface with hand and make any object contact with it.  \n   If dust or other is stuck to a glass surface, blow it off with an air blower.  \n   (For dust stuck through static electricity, ionized air is recommended.)  \n  (3) Clean with a cotton swab wi th ethyl alcohol if grease stained. Be careful not to scratch the glass.  \n  (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or  \n   precool when moving to a room with great temperature differences.  \n  (5) When a  protective tape is applied before shipping, remove the tape applied for electrostatic  \n   protection just before use. Do not reuse the tape.  \n \n 3. Installing (attaching)  \n  (1) If a load is applied to the entire surface by a  hard component, bending stress may be generated  \n   and the package may fracture, etc., depending on the flatness of the bottom of the package.  \n   Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.  \n  (2) The ad hesive may cause the marking on the rear surface to disappear.  \n  (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and  \n   generate dust.  \n  (4) Acrylate  anaerobic adhesives are generally used to attach this produ ct. In addition, cyanoacrylate  \n   instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold  \n   the product in place until th e adhesive completely hardens. (Reference)  \n  (5) Note that the sensor may be damaged when using u ltraviolet ray and infrared laser for mounting it .  \n \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n96 \n \n  \n \n   4. Recommended reflow soldering conditions  \n The following items should be observed for reflow soldering.  \n  (1) Temperature profile for reflow soldering  \nControl item\n1. Preheating\n2. Temperature up (down)\n3. Reflow temperature\n4. Peak temperatureProfile (at part side surface)\n150 to 180 °C\n60 to 120 s\nOver 230 °C\n10 to 30 s\nMax. 5 °C/s\nMax. 240 ± 5 °C+4 °C/s or less ( –6 °C/s or less)\nTemperature\nPeak 240 ± 5 °C\n230 °C\nMax. 5 °C/s\n–6 °C/s or less\n+4 °C/s \nor less180 °C\n150 °C10 to 30 s\n60 to 120 s\nReflow\nTimePreheating\n \n  (2) Reflow conditions  \n   (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the  \n    package does not exceed 245  °C. \n   (b) Perform the reflow soldering only one time.  \n   (c) Finish reflow soldering within 72 h after unseali ng the degassed packing.  \n    Store the products under the  condition of temperature of 30 °C or less and humidity of  \n    70 %  RH or less after unsealing the package.  \n   (d) Perform re -baking only one time under the condition at 125  °C for 24 h.  \n  (e) Note that condensation on glass or discoloration on resin interfaces may o ccur if the actual temperature  \n    and time exceed the conditions mentioned above.  \n  (3) Others  \n   (a) Carry out evaluation for the solder joint reliability in your company.  \n   (b) After  the reflow, the paste residue of protective tape may remain around the seal glass.  \n    (The paste residue of protective tape should be ignored except remarkable one.)  \n   (c) Note that X -ray inspection may damage characteristics of the sensor.  \n \n 5. Others  \n  (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will  \n   be discolored.  \n  (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage  \n   or use in such condit ions.  \n  (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical  \n   shocks or force.  \n  (4) Note that imaging characteristics of the sensor may be affected when approaching strong  \n   electromagnetic wave or magnetic field during operation.  \n(5) Note that image may be affected by the light leaked to optical black when using an infrared cut  \n filter that has transparency in near infrared ray area during shooting subjects with high luminance.  \n(6) Please perform the tilt a djustment for the optical axis in your company as required.  \n \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n97 \n \n Package Outline  \n(Unit : mm) \n \n \n  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n98 \n \n List of Trademark Logos and Definition Statements   \n \n   \n* STARVIS is a trademark of Sony Corporation. The STARVIS is back -illuminated pixel technology used in  CMOS image sensors  \n for surveillance camera applications. It features a sensitivity of 2000 mV or more per 1 μm2 (color product, when imaging  \n with a 70 6 cd/m2 light source, F5.6 in 1 s accumulation equivalent), and realizes high picture quality in the visible -light and  \n near infrared light regions.  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n 99 Revision History  \nDate of  \nchange  Ver. Page  Contain of Change  \n2018 / 08 / 09 0.1 ─ First Edition  \n2018 / 11 / 20 0.2 2 Added: Image  size, Diagonal  \n8 Correction: Fig. Pixel Arrangement  \n10 Correction: Fig. Pin Configuration;  \nPin name: A7, P9, B7, N9, N5  \nPin color: A4, A5, G11, P7, A9  \n12 Correction: Pin No. K2;  Analog/Digital “―” to D \n13 Correction: Pin No. P7  Description ; 1.1V to 1.8V  \n14 Deleted : pins SDA, SCL  \n27 Correction: Immediately -> “I”, Reconsideration of sentences  \n28 Correction:  SDL -> SCL  \n34 Correction:   \nCPWAIT_TIME ; Default Value 0h -> 0B6h  \nWINMODE; Horizontal/Vertical 2/2-line binning  setting  1 -> 0 \n35, 37, 44  Correction: Reflection timing V ->  S \nHADD, VADD, ADDMODE, ADBIT, MDBIT, ADBIT1  \n41, 55, 5 7 Add: Register DIG_CLP_VSTART, DIG_CLP_VNUM  \n42 Correction: Reflection timing V -> I \nBLKLEVEL  \n44, 45  Added: Register address  \n358Ah, 35A1h, 36BCh, 36CCh-36CEh, 36D0h- 36D2h, 36D4h, \n36D6h-36D8h, 36DAh, 36DBh, 3724h, 3726h, 3734h, 3736h, \n38CCh, 38CDh, 395Ch, 3A4Ch, 3AE0h, 3B00h, 3B06h  \nDeleted : Register address  \n35A0h  \n47 Correction:  All pixel 4Lane 720Mbps/lane 12bit; 30.01fps -> 25fps  \n49, 54, 59, \n60 Correction: Fig. Image Drawing; “FE” position \n53 Correction:  \n[1485Mbps/lane] ; \nTCLKPOST: 0007h -> 00A7h, TCLKTRAIL: 00h5F -> 005Fh  \n[2376Mbps/lane] ; 60fps -> 90fps, 7.5us -> 5.0us,  \nHMAX: 226h -> 16Eh, ADBIT/MDBIT: 1h -> 0h, TCLKPOST: 009Fh \n-> 00E7h, TCLKPREPARE: 0057h -> 008Fh, TCLKTRAIL: 0057h -> \n008Fh, TCLKZERO: 0187h - > 027Fh, THSPREPARE: 005Fh -> \n0097h, THSZERO: 00A7h -> 010Fh, THSTRAIL: 005Fh -> 0097h, \nTHSEXIT: 0097h -> 00F7h, TLPX: 004F -> 007Fh  \n54, 59  Correction: Fig. Drive Timing Chart for All pixel mode ,  \nPixel Array Image Drawing in  Horizontal /Vertical 2 /2-line binning \nmode  \n65 Correction: 3091h [1] -> [0] \n76 - 78 Correction:  bit length SYS_MODE, INCKSEL4, INCKSEL5  \n87 Correction: Peripheral Circuit;  \nPin D11(VRLT) Capacitor value 10uF -> 4.7uF  \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n 100 Date of  \nchange  Ver. Page  Contain of Change  \n2019 / 02 / 18 0.3 1 Correction: Description, 8.42 M effective pixels -> 8.46 M \n1 Update: Readout rate, CDS/PGA function TBD  \n15 Update: Current Consumption  \n24 Correction: Color Coding Diagram; added scan direction  \n27 Correction: Register Communication Timing, description \n37 Update: SYS_MODE 2376Mbps TBD  \n39 Correction: PIX_VWIDTH Description  \n40, 66  Update: GAIN_PGC_0 TBD  \n43 - 46 Added: Register address  \n3081h, 32D4h, 32ECh , 3452h, 3453h, 3732h, 3742h, 3862h, 3A42h, \n3B98h,  3B99h, 3B9Bh, 3B9Ch, 3B9Dh, 3B9Eh, 3BA1h - 3BA9h, \n3BACh - 3BB8h, 3BBAh, 3BBCh, 3BBEh, 3BC0h, 3BC2h, 3BC4h, \n3BC8h, 3BCAh  \n48 Update: Data rate 2376Mbps/Lane TBD  \n50 Correction:  MDBIT address  \n55 Correction:  Fig. Pixel Array Image Drawing in All pixel mode; added \nread out  direction,  \nFig. Drive Timing Chart; inverted operation  \n60 Correction:  Fig. Drive Timing Chart for Horizontal /Vertical 2/2-line \nbinning mode; added read out  direction,  \nFig. Drive Timing Chart;  1 XHS/Line -> 2 XHS/Line , inverted \noperation  \n62 Correction:  Restriction on Window cropping mode, added V TTL \n63, 86, 87  Update: After standby mode, Time TBD  \n66 Correction: Fig.  GAIN Reflection Timing, GAIN -> GAIN_PCG_0  \n69 Correction: Formula Integration time, added  Toffset \n71 Update: the maximum of long time exposure TBD  \n75 Correction: Fig. Relationship between Pin Name and MIPI Output \nLane, DCKM -> DCKN \n80 Correction: Resister Hold Setting  \n83 Update: T SYNC TBD \n95 Update: Notes On Handling; added 5. (6)  \n\x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\nIMX415-AAQR -C \n \n \n 101 Date of  \nchange  Ver. Page  Contain of Change  \n2019 / 03 / 28 0.4 1 Correction:  Maximum frame rate, 12bit 60 frame/s - > 60.3, 10bit 90 - > \n90.9 \n1 Update: List analog and digital  gain respectively  \n15 Update: Current Consumption  \n19 \n20 Correction: Standard mode, Fast mode -> Standard-mode,  \nFast-mode  ; Fast mode + -> Fast -mode Plus  \n22 Update: Spectral Sensitivity Characteristics (TBD)  \n23 Update: Image Sensor Characteristics from TBD  \n25 Update: Measurement Method 2. 3. 4. from TBD  \n25 Correction:  Measurement Method 3.  \nmeasure the average values -> measure the minimum values  \n39 Correction: register 3081h Set to “02h” -> Fixed to “00h”  \n48, 49  Update: updated to expression of maximum frame rate  \n53 Added: frame rate formula  \n54, 55, 57, \n59 Added: 3500h to 3BFFh -> 3200h  to 3BFFh  \n63 Correction:  1H period description at Window cropping mode  \n73 Correction:  Integration time, added T offset \n77 Correction: Output Signal Range  \nDeleted “but output is not performed over the full range,”  \n78 Added: the initial deskew burst  \n90 Update: Spot Pixel Specifications from TBD  \n91 Update: Example of Annual Number of Occurrence from TBD  \n92 Correction:  Measurement Method for Spot Pixels  \nIncorrect form corrected  \nUpdate: Measurement Method for Spot Pixels  from TBD  mV \n2019 / 05 / 21 E19504  ─ First Edition (Official Edition)  \n7 Update: Optical Center tolerance from TBD  \n22 Update: Spectral Sensitivity Characteristics from TBD  \n24 Correction: Measurement Condition 2. Sentence reconsidered \n27 Correction: Description and figure of “communication prohibited \nperiod”  \n62 Correction: Description and figure of  inverted mode  \n63 Correction: 1farame -> 1frame \n64 Correction: a normal image is output from the 8  frames  -> 9 frames  \n67 Added: Gain graph  \n94 Update: Marking from TBD  \n97 Update: Package Outline from TBD  \n \x00S\x00U\x00N\x00N\x00I\x00C\x00 \x00T\x00E\x00C\x00H\x00N\x00O\x00L\x00O\x00G\x00Y\x00 \x00&\x00 \x00M\x00E\x00R\x00C\x00H\x00A\x00N\x00D\x00I\x00S\x00E\x00 \x00I\x00N\x00C\x00.\n\n'}]
!==============================================================================!
### Component Summary: IMX415-AAQR-C

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.8V to 3.0V
  - Digital Supply Voltage (DVDD): 1.0V to 1.2V
  - Interface Supply Voltage (OVDD): 1.7V to 1.9V

- **Current Ratings:**
  - Operating Current (IAVDD): 128 mA (typical), 156 mA (maximum)
  - Standby Current: 0.2 mA (maximum)

- **Power Consumption:**
  - Total power consumption varies based on operating mode and frame rate, with maximum values around 250 mA for DVDD.

- **Operating Temperature Range:**
  - Operating Temperature: -30°C to +85°C
  - Storage Temperature: -40°C to +85°C

- **Package Type:**
  - The IMX415-AAQR-C is packaged in a compact form suitable for integration into various camera systems.

- **Special Features:**
  - High sensitivity and low dark current due to R, G, and B primary color mosaic filters.
  - Supports multiple readout modes including all-pixel scan, horizontal/vertical binning, and window cropping.
  - Features a variable-speed electronic shutter and high dynamic range (HDR) capabilities.
  - Supports CSI-2 serial data output with RAW10/RAW12 formats.

- **Moisture Sensitive Level (MSL):**
  - MSL is not explicitly stated in the provided information, but typically, CMOS sensors are sensitive to moisture and should be handled accordingly.

**Description:**
The IMX415-AAQR-C is a CMOS solid-state image sensor designed for color cameras, featuring a diagonal size of 6.4 mm (Type 1/2.8) and approximately 8.46 million effective pixels. It utilizes an active pixel type architecture with a square pixel array, enabling high-resolution imaging with low power consumption. The sensor is equipped with advanced features such as an electronic shutter with variable charge integration time, making it suitable for various imaging applications.

**Typical Applications:**
The IMX415-AAQR-C is primarily used in:
- Surveillance cameras
- Factory automation (FA) cameras
- Industrial cameras
- Other applications requiring high-quality imaging in varying lighting conditions.

This sensor's capabilities make it ideal for environments where high sensitivity and low noise are critical, such as in low-light conditions or for capturing fast-moving subjects.