{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489085087501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489085087502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 19:44:47 2017 " "Processing started: Thu Mar  9 19:44:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489085087502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489085087502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1489085087503 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top_6_1200mv_85c_slow.vho /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top_6_1200mv_85c_slow.vho in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top_6_1200mv_0c_slow.vho /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top_6_1200mv_0c_slow.vho in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top_min_1200mv_0c_fast.vho /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top_min_1200mv_0c_fast.vho in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top.vho /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top.vho in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top_6_1200mv_85c_vhd_slow.sdo /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top_6_1200mv_85c_vhd_slow.sdo in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top_6_1200mv_0c_vhd_slow.sdo /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top_6_1200mv_0c_vhd_slow.sdo in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top_min_1200mv_0c_vhd_fast.sdo /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top_min_1200mv_0c_vhd_fast.sdo in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "darkroom_top_vhd.sdo /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/ simulation " "Generated file darkroom_top_vhd.sdo in folder \"/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1489085088915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489085088949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 19:44:48 2017 " "Processing ended: Thu Mar  9 19:44:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489085088949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489085088949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489085088949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1489085088949 ""}
