let CLBXBAR_REGISTERS = [
	{ name: "AUXSIG0MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-0", offset: "0x0", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG0MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-0", offset: "0x2", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG1MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-1", offset: "0x4", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG1MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-1", offset: "0x6", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG2MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-2", offset: "0x8", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG2MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-2", offset: "0xA", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG3MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-3", offset: "0xC", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG3MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-3", offset: "0xE", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG4MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-4", offset: "0x10", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG4MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-4", offset: "0x12", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG5MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-5", offset: "0x14", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG5MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-5", offset: "0x16", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG6MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-6", offset: "0x18", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG6MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-6", offset: "0x1A", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG7MUX0TO15CFG", description: "CLB XBAR Mux Configuration for Output-7", offset: "0x1C", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG7MUX16TO31CFG", description: "CLB XBAR Mux Configuration for Output-7", offset: "0x1E", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG0MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-0", offset: "0x20", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG1MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-1", offset: "0x22", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG2MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-2", offset: "0x24", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG3MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-3", offset: "0x26", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG4MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-4", offset: "0x28", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG5MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-5", offset: "0x2A", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG6MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-6", offset: "0x2C", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIG7MUXENABLE", description: "CLB XBAR Mux Enable Register for Output-7", offset: "0x2E", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIGOUTINV", description: "CLB XBAR Output Inversion Register", offset: "0x38", size: "16",
		bits: [
		]
	},
	{ name: "AUXSIGLOCK", description: "ClbXbar Configuration Lock register", offset: "0x3E", size: "16",
		bits: [
		]
	},
];
module.exports = {
	clbxbarRegisters: CLBXBAR_REGISTERS,
}
