\hypertarget{struct_c_a_u___mem_map}{}\section{C\+A\+U\+\_\+\+Mem\+Map Struct Reference}
\label{struct_c_a_u___mem_map}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_aedfa93977c4f622bd7bc6c223a02f9c2}{D\+I\+R\+E\+C\+T} \mbox{[}16\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_a57132ef8234ec29f1128507dcd5a5da9}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2048\mbox{]}\label{struct_c_a_u___mem_map_a57132ef8234ec29f1128507dcd5a5da9}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_ae256965798409e23f35be1d69b7d4918}{L\+D\+R\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_aa1bd9997f3c316e126979eb1a249a53b}{L\+D\+R\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_ad53398a7dd146307c3fc7aeb448a42b6}{L\+D\+R\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_ab2c01b633e89743a7c6a3bcc1d9f50ce}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}20\mbox{]}\label{struct_c_a_u___mem_map_ab2c01b633e89743a7c6a3bcc1d9f50ce}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_ad90eef15bc61290af107c3d5871599a8}{S\+T\+R\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_aa67e4616f37a59b89df13691bf40f643}{S\+T\+R\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a52fa9a2cc14dede00bf01a39590a757d}{S\+T\+R\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_a30ff812432b065b9691187c4d47f3b0f}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}20\mbox{]}\label{struct_c_a_u___mem_map_a30ff812432b065b9691187c4d47f3b0f}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a064a59c5835525e09b7ce745abf8ba50}{A\+D\+R\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a453c3f0527c3c433b9c4b47e2e1f5c91}{A\+D\+R\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_af599c211258a0c20323c3f482368fa05}{A\+D\+R\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_a918ab9ef5255b48f4b9f6c17305a48a5}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}20\mbox{]}\label{struct_c_a_u___mem_map_a918ab9ef5255b48f4b9f6c17305a48a5}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a9d411dd17e1bf0560d6a9537650a39b9}{R\+A\+D\+R\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a46c90a6c642fc19fe7a572b46b746761}{R\+A\+D\+R\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a9c1999a6a31be1422acd1d33f67f2a9e}{R\+A\+D\+R\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_a7f0b9228cade0d5d64087f1e7b3a51ba}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}84\mbox{]}\label{struct_c_a_u___mem_map_a7f0b9228cade0d5d64087f1e7b3a51ba}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a9a390a748c987c883432ae79087640e2}{X\+O\+R\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a5597e40ecdc9aaf07f342eea55467ff1}{X\+O\+R\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_acb520a0239533ff35af926264fd9a6a9}{X\+O\+R\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_affe15ce8bc6244a816b1999c6dd2d036}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}20\mbox{]}\label{struct_c_a_u___mem_map_affe15ce8bc6244a816b1999c6dd2d036}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a32dbbd85f3b4630c96083416bf2a8255}{R\+O\+T\+L\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a512db0326bf0cfd6896ddb5ee85d76ee}{R\+O\+T\+L\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a2048933dd371b9c4145810ace598ce8f}{R\+O\+T\+L\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_aad39743ff2366fbcf19c94b6e559ae85}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}276\mbox{]}\label{struct_c_a_u___mem_map_aad39743ff2366fbcf19c94b6e559ae85}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_aef9ec16f001c68f0f8584424c78a8a3c}{A\+E\+S\+C\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a9275653d76493cec2822698ce68b4786}{A\+E\+S\+C\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_acf5e684692c0a798b2c1e00266d2d144}{A\+E\+S\+C\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\item 
\hypertarget{struct_c_a_u___mem_map_a71bc1e040b480b8a0ef89211411bf6b0}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}20\mbox{]}\label{struct_c_a_u___mem_map_a71bc1e040b480b8a0ef89211411bf6b0}

\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a87bb091918313f2fb45656cefbc89338}{A\+E\+S\+I\+C\+\_\+\+C\+A\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a3a0b8c211ff4b16a8a82d63c2ce98a1f}{A\+E\+S\+I\+C\+\_\+\+C\+A\+A}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_u___mem_map_a4e79ec8ba96bcf899cbb19207a23b160}{A\+E\+S\+I\+C\+\_\+\+C\+A} \mbox{[}9\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+A\+U -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_c_a_u___mem_map_af599c211258a0c20323c3f482368fa05}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+D\+R\+\_\+\+C\+A@{A\+D\+R\+\_\+\+C\+A}}
\index{A\+D\+R\+\_\+\+C\+A@{A\+D\+R\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+D\+R\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+D\+R\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_af599c211258a0c20323c3f482368fa05}
General Purpose Register 0 -\/ Add to register command..General Purpose Register 8 -\/ Add to register command, array offset\+: 0x8\+C8, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_a453c3f0527c3c433b9c4b47e2e1f5c91}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+D\+R\+\_\+\+C\+A\+A@{A\+D\+R\+\_\+\+C\+A\+A}}
\index{A\+D\+R\+\_\+\+C\+A\+A@{A\+D\+R\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+D\+R\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+D\+R\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_a453c3f0527c3c433b9c4b47e2e1f5c91}
Accumulator register -\/ Add to register command, offset\+: 0x8\+C4 \hypertarget{struct_c_a_u___mem_map_a064a59c5835525e09b7ce745abf8ba50}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+D\+R\+\_\+\+C\+A\+S\+R@{A\+D\+R\+\_\+\+C\+A\+S\+R}}
\index{A\+D\+R\+\_\+\+C\+A\+S\+R@{A\+D\+R\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+D\+R\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+D\+R\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_a064a59c5835525e09b7ce745abf8ba50}
Status register -\/ Add Register command, offset\+: 0x8\+C0 \hypertarget{struct_c_a_u___mem_map_acf5e684692c0a798b2c1e00266d2d144}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+E\+S\+C\+\_\+\+C\+A@{A\+E\+S\+C\+\_\+\+C\+A}}
\index{A\+E\+S\+C\+\_\+\+C\+A@{A\+E\+S\+C\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+E\+S\+C\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+E\+S\+C\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_acf5e684692c0a798b2c1e00266d2d144}
General Purpose Register 0 -\/ A\+E\+S Column Operation command..General Purpose Register 8 -\/ A\+E\+S Column Operation command, array offset\+: 0x\+B08, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_a9275653d76493cec2822698ce68b4786}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+E\+S\+C\+\_\+\+C\+A\+A@{A\+E\+S\+C\+\_\+\+C\+A\+A}}
\index{A\+E\+S\+C\+\_\+\+C\+A\+A@{A\+E\+S\+C\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+E\+S\+C\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+E\+S\+C\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_a9275653d76493cec2822698ce68b4786}
Accumulator register -\/ A\+E\+S Column Operation command, offset\+: 0x\+B04 \hypertarget{struct_c_a_u___mem_map_aef9ec16f001c68f0f8584424c78a8a3c}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+E\+S\+C\+\_\+\+C\+A\+S\+R@{A\+E\+S\+C\+\_\+\+C\+A\+S\+R}}
\index{A\+E\+S\+C\+\_\+\+C\+A\+S\+R@{A\+E\+S\+C\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+E\+S\+C\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+E\+S\+C\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_aef9ec16f001c68f0f8584424c78a8a3c}
Status register -\/ A\+E\+S Column Operation command, offset\+: 0x\+B00 \hypertarget{struct_c_a_u___mem_map_a4e79ec8ba96bcf899cbb19207a23b160}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+E\+S\+I\+C\+\_\+\+C\+A@{A\+E\+S\+I\+C\+\_\+\+C\+A}}
\index{A\+E\+S\+I\+C\+\_\+\+C\+A@{A\+E\+S\+I\+C\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+E\+S\+I\+C\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+E\+S\+I\+C\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_a4e79ec8ba96bcf899cbb19207a23b160}
General Purpose Register 0 -\/ A\+E\+S Inverse Column Operation command..General Purpose Register 8 -\/ A\+E\+S Inverse Column Operation command, array offset\+: 0x\+B48, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_a3a0b8c211ff4b16a8a82d63c2ce98a1f}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+E\+S\+I\+C\+\_\+\+C\+A\+A@{A\+E\+S\+I\+C\+\_\+\+C\+A\+A}}
\index{A\+E\+S\+I\+C\+\_\+\+C\+A\+A@{A\+E\+S\+I\+C\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+E\+S\+I\+C\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+E\+S\+I\+C\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_a3a0b8c211ff4b16a8a82d63c2ce98a1f}
Accumulator register -\/ A\+E\+S Inverse Column Operation command, offset\+: 0x\+B44 \hypertarget{struct_c_a_u___mem_map_a87bb091918313f2fb45656cefbc89338}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!A\+E\+S\+I\+C\+\_\+\+C\+A\+S\+R@{A\+E\+S\+I\+C\+\_\+\+C\+A\+S\+R}}
\index{A\+E\+S\+I\+C\+\_\+\+C\+A\+S\+R@{A\+E\+S\+I\+C\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+E\+S\+I\+C\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+A\+E\+S\+I\+C\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_a87bb091918313f2fb45656cefbc89338}
Status register -\/ A\+E\+S Inverse Column Operation command, offset\+: 0x\+B40 \hypertarget{struct_c_a_u___mem_map_aedfa93977c4f622bd7bc6c223a02f9c2}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!D\+I\+R\+E\+C\+T@{D\+I\+R\+E\+C\+T}}
\index{D\+I\+R\+E\+C\+T@{D\+I\+R\+E\+C\+T}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{D\+I\+R\+E\+C\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+D\+I\+R\+E\+C\+T\mbox{[}16\mbox{]}}\label{struct_c_a_u___mem_map_aedfa93977c4f622bd7bc6c223a02f9c2}
Direct access register 0..Direct access register 15, array offset\+: 0x0, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_ad53398a7dd146307c3fc7aeb448a42b6}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!L\+D\+R\+\_\+\+C\+A@{L\+D\+R\+\_\+\+C\+A}}
\index{L\+D\+R\+\_\+\+C\+A@{L\+D\+R\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{L\+D\+R\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+L\+D\+R\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_ad53398a7dd146307c3fc7aeb448a42b6}
General Purpose Register 0 -\/ Load Register command..General Purpose Register 8 -\/ Load Register command, array offset\+: 0x848, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_aa1bd9997f3c316e126979eb1a249a53b}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!L\+D\+R\+\_\+\+C\+A\+A@{L\+D\+R\+\_\+\+C\+A\+A}}
\index{L\+D\+R\+\_\+\+C\+A\+A@{L\+D\+R\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{L\+D\+R\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+L\+D\+R\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_aa1bd9997f3c316e126979eb1a249a53b}
Accumulator register -\/ Load Register command, offset\+: 0x844 \hypertarget{struct_c_a_u___mem_map_ae256965798409e23f35be1d69b7d4918}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!L\+D\+R\+\_\+\+C\+A\+S\+R@{L\+D\+R\+\_\+\+C\+A\+S\+R}}
\index{L\+D\+R\+\_\+\+C\+A\+S\+R@{L\+D\+R\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{L\+D\+R\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+L\+D\+R\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_ae256965798409e23f35be1d69b7d4918}
Status register -\/ Load Register command, offset\+: 0x840 \hypertarget{struct_c_a_u___mem_map_a9c1999a6a31be1422acd1d33f67f2a9e}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!R\+A\+D\+R\+\_\+\+C\+A@{R\+A\+D\+R\+\_\+\+C\+A}}
\index{R\+A\+D\+R\+\_\+\+C\+A@{R\+A\+D\+R\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A\+D\+R\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+R\+A\+D\+R\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_a9c1999a6a31be1422acd1d33f67f2a9e}
General Purpose Register 0 -\/ Reverse and Add to Register command..General Purpose Register 8 -\/ Reverse and Add to Register command, array offset\+: 0x908, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_a46c90a6c642fc19fe7a572b46b746761}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!R\+A\+D\+R\+\_\+\+C\+A\+A@{R\+A\+D\+R\+\_\+\+C\+A\+A}}
\index{R\+A\+D\+R\+\_\+\+C\+A\+A@{R\+A\+D\+R\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A\+D\+R\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+R\+A\+D\+R\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_a46c90a6c642fc19fe7a572b46b746761}
Accumulator register -\/ Reverse and Add to Register command, offset\+: 0x904 \hypertarget{struct_c_a_u___mem_map_a9d411dd17e1bf0560d6a9537650a39b9}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!R\+A\+D\+R\+\_\+\+C\+A\+S\+R@{R\+A\+D\+R\+\_\+\+C\+A\+S\+R}}
\index{R\+A\+D\+R\+\_\+\+C\+A\+S\+R@{R\+A\+D\+R\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A\+D\+R\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+R\+A\+D\+R\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_a9d411dd17e1bf0560d6a9537650a39b9}
Status register -\/ Reverse and Add to Register command, offset\+: 0x900 \hypertarget{struct_c_a_u___mem_map_a2048933dd371b9c4145810ace598ce8f}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!R\+O\+T\+L\+\_\+\+C\+A@{R\+O\+T\+L\+\_\+\+C\+A}}
\index{R\+O\+T\+L\+\_\+\+C\+A@{R\+O\+T\+L\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+O\+T\+L\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+R\+O\+T\+L\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_a2048933dd371b9c4145810ace598ce8f}
General Purpose Register 0 -\/ Rotate Left command..General Purpose Register 8 -\/ Rotate Left command, array offset\+: 0x9\+C8, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_a512db0326bf0cfd6896ddb5ee85d76ee}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!R\+O\+T\+L\+\_\+\+C\+A\+A@{R\+O\+T\+L\+\_\+\+C\+A\+A}}
\index{R\+O\+T\+L\+\_\+\+C\+A\+A@{R\+O\+T\+L\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+O\+T\+L\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+R\+O\+T\+L\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_a512db0326bf0cfd6896ddb5ee85d76ee}
Accumulator register -\/ Rotate Left command, offset\+: 0x9\+C4 \hypertarget{struct_c_a_u___mem_map_a32dbbd85f3b4630c96083416bf2a8255}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!R\+O\+T\+L\+\_\+\+C\+A\+S\+R@{R\+O\+T\+L\+\_\+\+C\+A\+S\+R}}
\index{R\+O\+T\+L\+\_\+\+C\+A\+S\+R@{R\+O\+T\+L\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+O\+T\+L\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+R\+O\+T\+L\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_a32dbbd85f3b4630c96083416bf2a8255}
Status register -\/ Rotate Left command, offset\+: 0x9\+C0 \hypertarget{struct_c_a_u___mem_map_a52fa9a2cc14dede00bf01a39590a757d}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!S\+T\+R\+\_\+\+C\+A@{S\+T\+R\+\_\+\+C\+A}}
\index{S\+T\+R\+\_\+\+C\+A@{S\+T\+R\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+R\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+S\+T\+R\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_a52fa9a2cc14dede00bf01a39590a757d}
General Purpose Register 0 -\/ Store Register command..General Purpose Register 8 -\/ Store Register command, array offset\+: 0x888, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_aa67e4616f37a59b89df13691bf40f643}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!S\+T\+R\+\_\+\+C\+A\+A@{S\+T\+R\+\_\+\+C\+A\+A}}
\index{S\+T\+R\+\_\+\+C\+A\+A@{S\+T\+R\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+R\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+S\+T\+R\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_aa67e4616f37a59b89df13691bf40f643}
Accumulator register -\/ Store Register command, offset\+: 0x884 \hypertarget{struct_c_a_u___mem_map_ad90eef15bc61290af107c3d5871599a8}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!S\+T\+R\+\_\+\+C\+A\+S\+R@{S\+T\+R\+\_\+\+C\+A\+S\+R}}
\index{S\+T\+R\+\_\+\+C\+A\+S\+R@{S\+T\+R\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+R\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+S\+T\+R\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_ad90eef15bc61290af107c3d5871599a8}
Status register -\/ Store Register command, offset\+: 0x880 \hypertarget{struct_c_a_u___mem_map_acb520a0239533ff35af926264fd9a6a9}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!X\+O\+R\+\_\+\+C\+A@{X\+O\+R\+\_\+\+C\+A}}
\index{X\+O\+R\+\_\+\+C\+A@{X\+O\+R\+\_\+\+C\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{X\+O\+R\+\_\+\+C\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+X\+O\+R\+\_\+\+C\+A\mbox{[}9\mbox{]}}\label{struct_c_a_u___mem_map_acb520a0239533ff35af926264fd9a6a9}
General Purpose Register 0 -\/ Exclusive Or command..General Purpose Register 8 -\/ Exclusive Or command, array offset\+: 0x988, array step\+: 0x4 \hypertarget{struct_c_a_u___mem_map_a5597e40ecdc9aaf07f342eea55467ff1}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!X\+O\+R\+\_\+\+C\+A\+A@{X\+O\+R\+\_\+\+C\+A\+A}}
\index{X\+O\+R\+\_\+\+C\+A\+A@{X\+O\+R\+\_\+\+C\+A\+A}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{X\+O\+R\+\_\+\+C\+A\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+X\+O\+R\+\_\+\+C\+A\+A}\label{struct_c_a_u___mem_map_a5597e40ecdc9aaf07f342eea55467ff1}
Accumulator register -\/ Exclusive Or command, offset\+: 0x984 \hypertarget{struct_c_a_u___mem_map_a9a390a748c987c883432ae79087640e2}{}\index{C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}!X\+O\+R\+\_\+\+C\+A\+S\+R@{X\+O\+R\+\_\+\+C\+A\+S\+R}}
\index{X\+O\+R\+\_\+\+C\+A\+S\+R@{X\+O\+R\+\_\+\+C\+A\+S\+R}!C\+A\+U\+\_\+\+Mem\+Map@{C\+A\+U\+\_\+\+Mem\+Map}}
\subsubsection[{X\+O\+R\+\_\+\+C\+A\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+A\+U\+\_\+\+Mem\+Map\+::\+X\+O\+R\+\_\+\+C\+A\+S\+R}\label{struct_c_a_u___mem_map_a9a390a748c987c883432ae79087640e2}
Status register -\/ Exclusive Or command, offset\+: 0x980 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
