
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c170  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000828  0801c440  0801c440  0002c440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801cc68  0801cc68  0002cc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801cc70  0801cc70  0002cc70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801cc74  0801cc74  0002cc74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002f4  24000000  0801cc78  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003088  240002f4  0801cf6c  000302f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  2400337c  0801cf6c  0003337c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000302f4  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00030322  2**0
                  CONTENTS, READONLY
 11 .debug_info   00037db8  00000000  00000000  00030365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006b9c  00000000  00000000  0006811d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002c60  00000000  00000000  0006ecc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000022b1  00000000  00000000  00071920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003f7a1  00000000  00000000  00073bd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003d61c  00000000  00000000  000b3372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017f279  00000000  00000000  000f098e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000d32c  00000000  00000000  0026fc08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  0027cf34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002f4 	.word	0x240002f4
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801c428 	.word	0x0801c428

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002f8 	.word	0x240002f8
 800030c:	0801c428 	.word	0x0801c428

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	; 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a8 	b.w	8000ac0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9e08      	ldr	r6, [sp, #32]
 80007fe:	460d      	mov	r5, r1
 8000800:	4604      	mov	r4, r0
 8000802:	460f      	mov	r7, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4694      	mov	ip, r2
 800080c:	d965      	bls.n	80008da <__udivmoddi4+0xe2>
 800080e:	fab2 f382 	clz	r3, r2
 8000812:	b143      	cbz	r3, 8000826 <__udivmoddi4+0x2e>
 8000814:	fa02 fc03 	lsl.w	ip, r2, r3
 8000818:	f1c3 0220 	rsb	r2, r3, #32
 800081c:	409f      	lsls	r7, r3
 800081e:	fa20 f202 	lsr.w	r2, r0, r2
 8000822:	4317      	orrs	r7, r2
 8000824:	409c      	lsls	r4, r3
 8000826:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800082a:	fa1f f58c 	uxth.w	r5, ip
 800082e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000832:	0c22      	lsrs	r2, r4, #16
 8000834:	fb0e 7711 	mls	r7, lr, r1, r7
 8000838:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800083c:	fb01 f005 	mul.w	r0, r1, r5
 8000840:	4290      	cmp	r0, r2
 8000842:	d90a      	bls.n	800085a <__udivmoddi4+0x62>
 8000844:	eb1c 0202 	adds.w	r2, ip, r2
 8000848:	f101 37ff 	add.w	r7, r1, #4294967295
 800084c:	f080 811c 	bcs.w	8000a88 <__udivmoddi4+0x290>
 8000850:	4290      	cmp	r0, r2
 8000852:	f240 8119 	bls.w	8000a88 <__udivmoddi4+0x290>
 8000856:	3902      	subs	r1, #2
 8000858:	4462      	add	r2, ip
 800085a:	1a12      	subs	r2, r2, r0
 800085c:	b2a4      	uxth	r4, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800086a:	fb00 f505 	mul.w	r5, r0, r5
 800086e:	42a5      	cmp	r5, r4
 8000870:	d90a      	bls.n	8000888 <__udivmoddi4+0x90>
 8000872:	eb1c 0404 	adds.w	r4, ip, r4
 8000876:	f100 32ff 	add.w	r2, r0, #4294967295
 800087a:	f080 8107 	bcs.w	8000a8c <__udivmoddi4+0x294>
 800087e:	42a5      	cmp	r5, r4
 8000880:	f240 8104 	bls.w	8000a8c <__udivmoddi4+0x294>
 8000884:	4464      	add	r4, ip
 8000886:	3802      	subs	r0, #2
 8000888:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088c:	1b64      	subs	r4, r4, r5
 800088e:	2100      	movs	r1, #0
 8000890:	b11e      	cbz	r6, 800089a <__udivmoddi4+0xa2>
 8000892:	40dc      	lsrs	r4, r3
 8000894:	2300      	movs	r3, #0
 8000896:	e9c6 4300 	strd	r4, r3, [r6]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d908      	bls.n	80008b4 <__udivmoddi4+0xbc>
 80008a2:	2e00      	cmp	r6, #0
 80008a4:	f000 80ed 	beq.w	8000a82 <__udivmoddi4+0x28a>
 80008a8:	2100      	movs	r1, #0
 80008aa:	e9c6 0500 	strd	r0, r5, [r6]
 80008ae:	4608      	mov	r0, r1
 80008b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b4:	fab3 f183 	clz	r1, r3
 80008b8:	2900      	cmp	r1, #0
 80008ba:	d149      	bne.n	8000950 <__udivmoddi4+0x158>
 80008bc:	42ab      	cmp	r3, r5
 80008be:	d302      	bcc.n	80008c6 <__udivmoddi4+0xce>
 80008c0:	4282      	cmp	r2, r0
 80008c2:	f200 80f8 	bhi.w	8000ab6 <__udivmoddi4+0x2be>
 80008c6:	1a84      	subs	r4, r0, r2
 80008c8:	eb65 0203 	sbc.w	r2, r5, r3
 80008cc:	2001      	movs	r0, #1
 80008ce:	4617      	mov	r7, r2
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d0e2      	beq.n	800089a <__udivmoddi4+0xa2>
 80008d4:	e9c6 4700 	strd	r4, r7, [r6]
 80008d8:	e7df      	b.n	800089a <__udivmoddi4+0xa2>
 80008da:	b902      	cbnz	r2, 80008de <__udivmoddi4+0xe6>
 80008dc:	deff      	udf	#255	; 0xff
 80008de:	fab2 f382 	clz	r3, r2
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	f040 8090 	bne.w	8000a08 <__udivmoddi4+0x210>
 80008e8:	1a8a      	subs	r2, r1, r2
 80008ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008ee:	fa1f fe8c 	uxth.w	lr, ip
 80008f2:	2101      	movs	r1, #1
 80008f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008f8:	fb07 2015 	mls	r0, r7, r5, r2
 80008fc:	0c22      	lsrs	r2, r4, #16
 80008fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000902:	fb0e f005 	mul.w	r0, lr, r5
 8000906:	4290      	cmp	r0, r2
 8000908:	d908      	bls.n	800091c <__udivmoddi4+0x124>
 800090a:	eb1c 0202 	adds.w	r2, ip, r2
 800090e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x122>
 8000914:	4290      	cmp	r0, r2
 8000916:	f200 80cb 	bhi.w	8000ab0 <__udivmoddi4+0x2b8>
 800091a:	4645      	mov	r5, r8
 800091c:	1a12      	subs	r2, r2, r0
 800091e:	b2a4      	uxth	r4, r4
 8000920:	fbb2 f0f7 	udiv	r0, r2, r7
 8000924:	fb07 2210 	mls	r2, r7, r0, r2
 8000928:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800092c:	fb0e fe00 	mul.w	lr, lr, r0
 8000930:	45a6      	cmp	lr, r4
 8000932:	d908      	bls.n	8000946 <__udivmoddi4+0x14e>
 8000934:	eb1c 0404 	adds.w	r4, ip, r4
 8000938:	f100 32ff 	add.w	r2, r0, #4294967295
 800093c:	d202      	bcs.n	8000944 <__udivmoddi4+0x14c>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f200 80bb 	bhi.w	8000aba <__udivmoddi4+0x2c2>
 8000944:	4610      	mov	r0, r2
 8000946:	eba4 040e 	sub.w	r4, r4, lr
 800094a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800094e:	e79f      	b.n	8000890 <__udivmoddi4+0x98>
 8000950:	f1c1 0720 	rsb	r7, r1, #32
 8000954:	408b      	lsls	r3, r1
 8000956:	fa22 fc07 	lsr.w	ip, r2, r7
 800095a:	ea4c 0c03 	orr.w	ip, ip, r3
 800095e:	fa05 f401 	lsl.w	r4, r5, r1
 8000962:	fa20 f307 	lsr.w	r3, r0, r7
 8000966:	40fd      	lsrs	r5, r7
 8000968:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800096c:	4323      	orrs	r3, r4
 800096e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000972:	fa1f fe8c 	uxth.w	lr, ip
 8000976:	fb09 5518 	mls	r5, r9, r8, r5
 800097a:	0c1c      	lsrs	r4, r3, #16
 800097c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000980:	fb08 f50e 	mul.w	r5, r8, lr
 8000984:	42a5      	cmp	r5, r4
 8000986:	fa02 f201 	lsl.w	r2, r2, r1
 800098a:	fa00 f001 	lsl.w	r0, r0, r1
 800098e:	d90b      	bls.n	80009a8 <__udivmoddi4+0x1b0>
 8000990:	eb1c 0404 	adds.w	r4, ip, r4
 8000994:	f108 3aff 	add.w	sl, r8, #4294967295
 8000998:	f080 8088 	bcs.w	8000aac <__udivmoddi4+0x2b4>
 800099c:	42a5      	cmp	r5, r4
 800099e:	f240 8085 	bls.w	8000aac <__udivmoddi4+0x2b4>
 80009a2:	f1a8 0802 	sub.w	r8, r8, #2
 80009a6:	4464      	add	r4, ip
 80009a8:	1b64      	subs	r4, r4, r5
 80009aa:	b29d      	uxth	r5, r3
 80009ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80009b0:	fb09 4413 	mls	r4, r9, r3, r4
 80009b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80009bc:	45a6      	cmp	lr, r4
 80009be:	d908      	bls.n	80009d2 <__udivmoddi4+0x1da>
 80009c0:	eb1c 0404 	adds.w	r4, ip, r4
 80009c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80009c8:	d26c      	bcs.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ca:	45a6      	cmp	lr, r4
 80009cc:	d96a      	bls.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ce:	3b02      	subs	r3, #2
 80009d0:	4464      	add	r4, ip
 80009d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009d6:	fba3 9502 	umull	r9, r5, r3, r2
 80009da:	eba4 040e 	sub.w	r4, r4, lr
 80009de:	42ac      	cmp	r4, r5
 80009e0:	46c8      	mov	r8, r9
 80009e2:	46ae      	mov	lr, r5
 80009e4:	d356      	bcc.n	8000a94 <__udivmoddi4+0x29c>
 80009e6:	d053      	beq.n	8000a90 <__udivmoddi4+0x298>
 80009e8:	b156      	cbz	r6, 8000a00 <__udivmoddi4+0x208>
 80009ea:	ebb0 0208 	subs.w	r2, r0, r8
 80009ee:	eb64 040e 	sbc.w	r4, r4, lr
 80009f2:	fa04 f707 	lsl.w	r7, r4, r7
 80009f6:	40ca      	lsrs	r2, r1
 80009f8:	40cc      	lsrs	r4, r1
 80009fa:	4317      	orrs	r7, r2
 80009fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000a00:	4618      	mov	r0, r3
 8000a02:	2100      	movs	r1, #0
 8000a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a08:	f1c3 0120 	rsb	r1, r3, #32
 8000a0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a10:	fa20 f201 	lsr.w	r2, r0, r1
 8000a14:	fa25 f101 	lsr.w	r1, r5, r1
 8000a18:	409d      	lsls	r5, r3
 8000a1a:	432a      	orrs	r2, r5
 8000a1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a20:	fa1f fe8c 	uxth.w	lr, ip
 8000a24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a28:	fb07 1510 	mls	r5, r7, r0, r1
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a32:	fb00 f50e 	mul.w	r5, r0, lr
 8000a36:	428d      	cmp	r5, r1
 8000a38:	fa04 f403 	lsl.w	r4, r4, r3
 8000a3c:	d908      	bls.n	8000a50 <__udivmoddi4+0x258>
 8000a3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a46:	d22f      	bcs.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a48:	428d      	cmp	r5, r1
 8000a4a:	d92d      	bls.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a4c:	3802      	subs	r0, #2
 8000a4e:	4461      	add	r1, ip
 8000a50:	1b49      	subs	r1, r1, r5
 8000a52:	b292      	uxth	r2, r2
 8000a54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a58:	fb07 1115 	mls	r1, r7, r5, r1
 8000a5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a60:	fb05 f10e 	mul.w	r1, r5, lr
 8000a64:	4291      	cmp	r1, r2
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x282>
 8000a68:	eb1c 0202 	adds.w	r2, ip, r2
 8000a6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a70:	d216      	bcs.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a72:	4291      	cmp	r1, r2
 8000a74:	d914      	bls.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a76:	3d02      	subs	r5, #2
 8000a78:	4462      	add	r2, ip
 8000a7a:	1a52      	subs	r2, r2, r1
 8000a7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a80:	e738      	b.n	80008f4 <__udivmoddi4+0xfc>
 8000a82:	4631      	mov	r1, r6
 8000a84:	4630      	mov	r0, r6
 8000a86:	e708      	b.n	800089a <__udivmoddi4+0xa2>
 8000a88:	4639      	mov	r1, r7
 8000a8a:	e6e6      	b.n	800085a <__udivmoddi4+0x62>
 8000a8c:	4610      	mov	r0, r2
 8000a8e:	e6fb      	b.n	8000888 <__udivmoddi4+0x90>
 8000a90:	4548      	cmp	r0, r9
 8000a92:	d2a9      	bcs.n	80009e8 <__udivmoddi4+0x1f0>
 8000a94:	ebb9 0802 	subs.w	r8, r9, r2
 8000a98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	e7a3      	b.n	80009e8 <__udivmoddi4+0x1f0>
 8000aa0:	4645      	mov	r5, r8
 8000aa2:	e7ea      	b.n	8000a7a <__udivmoddi4+0x282>
 8000aa4:	462b      	mov	r3, r5
 8000aa6:	e794      	b.n	80009d2 <__udivmoddi4+0x1da>
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	e7d1      	b.n	8000a50 <__udivmoddi4+0x258>
 8000aac:	46d0      	mov	r8, sl
 8000aae:	e77b      	b.n	80009a8 <__udivmoddi4+0x1b0>
 8000ab0:	3d02      	subs	r5, #2
 8000ab2:	4462      	add	r2, ip
 8000ab4:	e732      	b.n	800091c <__udivmoddi4+0x124>
 8000ab6:	4608      	mov	r0, r1
 8000ab8:	e70a      	b.n	80008d0 <__udivmoddi4+0xd8>
 8000aba:	4464      	add	r4, ip
 8000abc:	3802      	subs	r0, #2
 8000abe:	e742      	b.n	8000946 <__udivmoddi4+0x14e>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <HG2_Write_Register>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);

	return reg_value;
}

void HG2_Write_Register(uint8_t addr, uint8_t data){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	460a      	mov	r2, r1
 8000ace:	71fb      	strb	r3, [r7, #7]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 0);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ada:	480c      	ldr	r0, [pc, #48]	; (8000b0c <HG2_Write_Register+0x48>)
 8000adc:	f007 feae 	bl	800883c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 8000ae0:	1df9      	adds	r1, r7, #7
 8000ae2:	2364      	movs	r3, #100	; 0x64
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	480a      	ldr	r0, [pc, #40]	; (8000b10 <HG2_Write_Register+0x4c>)
 8000ae8:	f00f f850 	bl	800fb8c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 8000aec:	1db9      	adds	r1, r7, #6
 8000aee:	2364      	movs	r3, #100	; 0x64
 8000af0:	2201      	movs	r2, #1
 8000af2:	4807      	ldr	r0, [pc, #28]	; (8000b10 <HG2_Write_Register+0x4c>)
 8000af4:	f00f f84a 	bl	800fb8c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
 8000af8:	2201      	movs	r2, #1
 8000afa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000afe:	4803      	ldr	r0, [pc, #12]	; (8000b0c <HG2_Write_Register+0x48>)
 8000b00:	f007 fe9c 	bl	800883c <HAL_GPIO_WritePin>

}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	58020c00 	.word	0x58020c00
 8000b10:	24000fc8 	.word	0x24000fc8

08000b14 <HG2_Get_Acc>:


void HG2_Get_Acc(int16_t* data){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b094      	sub	sp, #80	; 0x50
 8000b18:	af02      	add	r7, sp, #8
 8000b1a:	6078      	str	r0, [r7, #4]
	uint8_t reg_value;
	uint8_t addr = 0x08 | (1<<7);
 8000b1c:	2388      	movs	r3, #136	; 0x88
 8000b1e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	int16_t XData;
	int16_t YData;
	int16_t ZData;


	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 0);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b28:	4853      	ldr	r0, [pc, #332]	; (8000c78 <HG2_Get_Acc+0x164>)
 8000b2a:	f007 fe87 	bl	800883c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 8000b2e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000b32:	2364      	movs	r3, #100	; 0x64
 8000b34:	2201      	movs	r2, #1
 8000b36:	4851      	ldr	r0, [pc, #324]	; (8000c7c <HG2_Get_Acc+0x168>)
 8000b38:	f00f f828 	bl	800fb8c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000b3c:	f107 0141 	add.w	r1, r7, #65	; 0x41
 8000b40:	2364      	movs	r3, #100	; 0x64
 8000b42:	2201      	movs	r2, #1
 8000b44:	484d      	ldr	r0, [pc, #308]	; (8000c7c <HG2_Get_Acc+0x168>)
 8000b46:	f00f fa1d 	bl	800ff84 <HAL_SPI_Receive>
	XData = reg_value;
 8000b4a:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8000b4e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000b52:	f107 0141 	add.w	r1, r7, #65	; 0x41
 8000b56:	2364      	movs	r3, #100	; 0x64
 8000b58:	2201      	movs	r2, #1
 8000b5a:	4848      	ldr	r0, [pc, #288]	; (8000c7c <HG2_Get_Acc+0x168>)
 8000b5c:	f00f fa12 	bl	800ff84 <HAL_SPI_Receive>
	XData = XData + ((int16_t)reg_value << 8);
 8000b60:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	021b      	lsls	r3, r3, #8
 8000b68:	b29a      	uxth	r2, r3
 8000b6a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8000b6e:	4413      	add	r3, r2
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	data[1] = reg_value;
 8000b76:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3302      	adds	r3, #2
 8000b7e:	b212      	sxth	r2, r2
 8000b80:	801a      	strh	r2, [r3, #0]
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000b82:	f107 0141 	add.w	r1, r7, #65	; 0x41
 8000b86:	2364      	movs	r3, #100	; 0x64
 8000b88:	2201      	movs	r2, #1
 8000b8a:	483c      	ldr	r0, [pc, #240]	; (8000c7c <HG2_Get_Acc+0x168>)
 8000b8c:	f00f f9fa 	bl	800ff84 <HAL_SPI_Receive>
	YData = reg_value;
 8000b90:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8000b94:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	data[2] = reg_value;
 8000b98:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	3304      	adds	r3, #4
 8000ba0:	b212      	sxth	r2, r2
 8000ba2:	801a      	strh	r2, [r3, #0]
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000ba4:	f107 0141 	add.w	r1, r7, #65	; 0x41
 8000ba8:	2364      	movs	r3, #100	; 0x64
 8000baa:	2201      	movs	r2, #1
 8000bac:	4833      	ldr	r0, [pc, #204]	; (8000c7c <HG2_Get_Acc+0x168>)
 8000bae:	f00f f9e9 	bl	800ff84 <HAL_SPI_Receive>
	YData = YData + ((int16_t)reg_value << 8);
 8000bb2:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	021b      	lsls	r3, r3, #8
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8000bc0:	4413      	add	r3, r2
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	data[3] = reg_value;
 8000bc8:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3306      	adds	r3, #6
 8000bd0:	b212      	sxth	r2, r2
 8000bd2:	801a      	strh	r2, [r3, #0]
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000bd4:	f107 0141 	add.w	r1, r7, #65	; 0x41
 8000bd8:	2364      	movs	r3, #100	; 0x64
 8000bda:	2201      	movs	r2, #1
 8000bdc:	4827      	ldr	r0, [pc, #156]	; (8000c7c <HG2_Get_Acc+0x168>)
 8000bde:	f00f f9d1 	bl	800ff84 <HAL_SPI_Receive>
	ZData = reg_value;
 8000be2:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8000be6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	data[4] = reg_value;
 8000bea:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	3308      	adds	r3, #8
 8000bf2:	b212      	sxth	r2, r2
 8000bf4:	801a      	strh	r2, [r3, #0]
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000bf6:	f107 0141 	add.w	r1, r7, #65	; 0x41
 8000bfa:	2364      	movs	r3, #100	; 0x64
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	481f      	ldr	r0, [pc, #124]	; (8000c7c <HG2_Get_Acc+0x168>)
 8000c00:	f00f f9c0 	bl	800ff84 <HAL_SPI_Receive>
	ZData = ZData + ((int16_t)reg_value << 8);
 8000c04:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	021b      	lsls	r3, r3, #8
 8000c0c:	b29a      	uxth	r2, r3
 8000c0e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8000c12:	4413      	add	r3, r2
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	char debugmsg[50];
	sprintf(debugmsg, "high-x: %d, high-y: %d, high-z: %d\n", XData, YData, ZData);
 8000c1a:	f9b7 2046 	ldrsh.w	r2, [r7, #70]	; 0x46
 8000c1e:	f9b7 1044 	ldrsh.w	r1, [r7, #68]	; 0x44
 8000c22:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8000c26:	f107 000c 	add.w	r0, r7, #12
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	4914      	ldr	r1, [pc, #80]	; (8000c80 <HG2_Get_Acc+0x16c>)
 8000c30:	f018 f826 	bl	8018c80 <siprintf>
	CDC_Transmit_HS(debugmsg, strlen(debugmsg));
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff fbc9 	bl	80003d0 <strlen>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	4611      	mov	r1, r2
 8000c46:	4618      	mov	r0, r3
 8000c48:	f016 fcc6 	bl	80175d8 <CDC_Transmit_HS>
	LoRA_sendPacket(debugmsg);
 8000c4c:	f107 030c 	add.w	r3, r7, #12
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 f9a2 	bl	8000f9a <LoRA_sendPacket>
	data[5] = reg_value;
 8000c56:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	330a      	adds	r3, #10
 8000c5e:	b212      	sxth	r2, r2
 8000c60:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
 8000c62:	2201      	movs	r2, #1
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4803      	ldr	r0, [pc, #12]	; (8000c78 <HG2_Get_Acc+0x164>)
 8000c6a:	f007 fde7 	bl	800883c <HAL_GPIO_WritePin>
}
 8000c6e:	bf00      	nop
 8000c70:	3748      	adds	r7, #72	; 0x48
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	58020c00 	.word	0x58020c00
 8000c7c:	24000fc8 	.word	0x24000fc8
 8000c80:	0801c440 	.word	0x0801c440

08000c84 <LoRA_Read_Register>:





uint8_t LoRA_Read_Register(uint8_t addr){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c94:	480d      	ldr	r0, [pc, #52]	; (8000ccc <LoRA_Read_Register+0x48>)
 8000c96:	f007 fdd1 	bl	800883c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000c9a:	1df9      	adds	r1, r7, #7
 8000c9c:	2364      	movs	r3, #100	; 0x64
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	480b      	ldr	r0, [pc, #44]	; (8000cd0 <LoRA_Read_Register+0x4c>)
 8000ca2:	f00e ff73 	bl	800fb8c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000ca6:	f107 010f 	add.w	r1, r7, #15
 8000caa:	2364      	movs	r3, #100	; 0x64
 8000cac:	2201      	movs	r2, #1
 8000cae:	4808      	ldr	r0, [pc, #32]	; (8000cd0 <LoRA_Read_Register+0x4c>)
 8000cb0:	f00f f968 	bl	800ff84 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cba:	4804      	ldr	r0, [pc, #16]	; (8000ccc <LoRA_Read_Register+0x48>)
 8000cbc:	f007 fdbe 	bl	800883c <HAL_GPIO_WritePin>

	return reg_value;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	58020000 	.word	0x58020000
 8000cd0:	24001050 	.word	0x24001050

08000cd4 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data){
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	460a      	mov	r2, r1
 8000cde:	71fb      	strb	r3, [r7, #7]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	71bb      	strb	r3, [r7, #6]
	addr |= (1<<7);
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cf4:	480c      	ldr	r0, [pc, #48]	; (8000d28 <LoRA_Write_Register+0x54>)
 8000cf6:	f007 fda1 	bl	800883c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000cfa:	1df9      	adds	r1, r7, #7
 8000cfc:	2364      	movs	r3, #100	; 0x64
 8000cfe:	2201      	movs	r2, #1
 8000d00:	480a      	ldr	r0, [pc, #40]	; (8000d2c <LoRA_Write_Register+0x58>)
 8000d02:	f00e ff43 	bl	800fb8c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000d06:	1db9      	adds	r1, r7, #6
 8000d08:	2364      	movs	r3, #100	; 0x64
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	4807      	ldr	r0, [pc, #28]	; (8000d2c <LoRA_Write_Register+0x58>)
 8000d0e:	f00e ff3d 	bl	800fb8c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d18:	4803      	ldr	r0, [pc, #12]	; (8000d28 <LoRA_Write_Register+0x54>)
 8000d1a:	f007 fd8f 	bl	800883c <HAL_GPIO_WritePin>

}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	58020000 	.word	0x58020000
 8000d2c:	24001050 	.word	0x24001050

08000d30 <LoRA_sleep>:


void LoRA_sleep(void){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000d34:	2180      	movs	r1, #128	; 0x80
 8000d36:	2001      	movs	r0, #1
 8000d38:	f7ff ffcc 	bl	8000cd4 <LoRA_Write_Register>
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency){
 8000d40:	b5b0      	push	{r4, r5, r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8000d48:	6879      	ldr	r1, [r7, #4]
 8000d4a:	17c8      	asrs	r0, r1, #31
 8000d4c:	460a      	mov	r2, r1
 8000d4e:	4603      	mov	r3, r0
 8000d50:	1355      	asrs	r5, r2, #13
 8000d52:	04d4      	lsls	r4, r2, #19
 8000d54:	4a18      	ldr	r2, [pc, #96]	; (8000db8 <LoRA_set_frequency+0x78>)
 8000d56:	f04f 0300 	mov.w	r3, #0
 8000d5a:	4620      	mov	r0, r4
 8000d5c:	4629      	mov	r1, r5
 8000d5e:	f7ff fcfb 	bl	8000758 <__aeabi_uldivmod>
 8000d62:	4602      	mov	r2, r0
 8000d64:	460b      	mov	r3, r1
 8000d66:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t)(frf >> 16));
 8000d6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	f04f 0300 	mov.w	r3, #0
 8000d76:	0c02      	lsrs	r2, r0, #16
 8000d78:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d7c:	0c0b      	lsrs	r3, r1, #16
 8000d7e:	b2d3      	uxtb	r3, r2
 8000d80:	4619      	mov	r1, r3
 8000d82:	2006      	movs	r0, #6
 8000d84:	f7ff ffa6 	bl	8000cd4 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t)(frf >> 8));
 8000d88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d8c:	f04f 0200 	mov.w	r2, #0
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	0a02      	lsrs	r2, r0, #8
 8000d96:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000d9a:	0a0b      	lsrs	r3, r1, #8
 8000d9c:	b2d3      	uxtb	r3, r2
 8000d9e:	4619      	mov	r1, r3
 8000da0:	2007      	movs	r0, #7
 8000da2:	f7ff ff97 	bl	8000cd4 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t)(frf >> 0));
 8000da6:	7a3b      	ldrb	r3, [r7, #8]
 8000da8:	4619      	mov	r1, r3
 8000daa:	2008      	movs	r0, #8
 8000dac:	f7ff ff92 	bl	8000cd4 <LoRA_Write_Register>
}
 8000db0:	bf00      	nop
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bdb0      	pop	{r4, r5, r7, pc}
 8000db8:	01e84800 	.word	0x01e84800

08000dbc <LoRA_setOCP>:

void LoRA_idle(){
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
}

void LoRA_setOCP(uint8_t mA){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
	  uint8_t ocpTrim = 27;
 8000dc6:	231b      	movs	r3, #27
 8000dc8:	73fb      	strb	r3, [r7, #15]

	  if (mA <= 120) {
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	2b78      	cmp	r3, #120	; 0x78
 8000dce:	d809      	bhi.n	8000de4 <LoRA_setOCP+0x28>
	    ocpTrim = (mA - 45) / 5;
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	3b2d      	subs	r3, #45	; 0x2d
 8000dd4:	4a11      	ldr	r2, [pc, #68]	; (8000e1c <LoRA_setOCP+0x60>)
 8000dd6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dda:	1052      	asrs	r2, r2, #1
 8000ddc:	17db      	asrs	r3, r3, #31
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	73fb      	strb	r3, [r7, #15]
 8000de2:	e00b      	b.n	8000dfc <LoRA_setOCP+0x40>
	  } else if (mA <=240) {
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	2bf0      	cmp	r3, #240	; 0xf0
 8000de8:	d808      	bhi.n	8000dfc <LoRA_setOCP+0x40>
	    ocpTrim = (mA + 30) / 10;
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	331e      	adds	r3, #30
 8000dee:	4a0b      	ldr	r2, [pc, #44]	; (8000e1c <LoRA_setOCP+0x60>)
 8000df0:	fb82 1203 	smull	r1, r2, r2, r3
 8000df4:	1092      	asrs	r2, r2, #2
 8000df6:	17db      	asrs	r3, r3, #31
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	73fb      	strb	r3, [r7, #15]
	  }

	  LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	f003 031f 	and.w	r3, r3, #31
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	f043 0320 	orr.w	r3, r3, #32
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	200b      	movs	r0, #11
 8000e0e:	f7ff ff61 	bl	8000cd4 <LoRA_Write_Register>
}
 8000e12:	bf00      	nop
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	66666667 	.word	0x66666667

08000e20 <LoRA_setTxPower>:

void LoRA_setTxPower(int level){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
    // PA BOOST
    if (level > 17) {
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b11      	cmp	r3, #17
 8000e2c:	dd0f      	ble.n	8000e4e <LoRA_setTxPower+0x2e>
      if (level > 20) {
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2b14      	cmp	r3, #20
 8000e32:	dd01      	ble.n	8000e38 <LoRA_setTxPower+0x18>
        level = 20;
 8000e34:	2314      	movs	r3, #20
 8000e36:	607b      	str	r3, [r7, #4]
      }

      // subtract 3 from level, so 18 - 20 maps to 15 - 17
      level -= 3;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3b03      	subs	r3, #3
 8000e3c:	607b      	str	r3, [r7, #4]

      // High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
      LoRA_Write_Register(REG_PA_DAC, 0x87);
 8000e3e:	2187      	movs	r1, #135	; 0x87
 8000e40:	204d      	movs	r0, #77	; 0x4d
 8000e42:	f7ff ff47 	bl	8000cd4 <LoRA_Write_Register>
      LoRA_setOCP(140);
 8000e46:	208c      	movs	r0, #140	; 0x8c
 8000e48:	f7ff ffb8 	bl	8000dbc <LoRA_setOCP>
 8000e4c:	e00b      	b.n	8000e66 <LoRA_setTxPower+0x46>
    } else {
      if (level < 2) {
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	dc01      	bgt.n	8000e58 <LoRA_setTxPower+0x38>
        level = 2;
 8000e54:	2302      	movs	r3, #2
 8000e56:	607b      	str	r3, [r7, #4]
      }
      //Default value PA_HF/LF or +17dBm
      LoRA_Write_Register(REG_PA_DAC, 0x84);
 8000e58:	2184      	movs	r1, #132	; 0x84
 8000e5a:	204d      	movs	r0, #77	; 0x4d
 8000e5c:	f7ff ff3a 	bl	8000cd4 <LoRA_Write_Register>
      LoRA_setOCP(100);
 8000e60:	2064      	movs	r0, #100	; 0x64
 8000e62:	f7ff ffab 	bl	8000dbc <LoRA_setOCP>
    }

    LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	3b02      	subs	r3, #2
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	b25b      	sxtb	r3, r3
 8000e70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e74:	b25b      	sxtb	r3, r3
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	4619      	mov	r1, r3
 8000e7a:	2009      	movs	r0, #9
 8000e7c:	f7ff ff2a 	bl	8000cd4 <LoRA_Write_Register>
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode(){
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1, LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 8000e8c:	201d      	movs	r0, #29
 8000e8e:	f7ff fef9 	bl	8000c84 <LoRA_Read_Register>
 8000e92:	4603      	mov	r3, r0
 8000e94:	f023 0301 	bic.w	r3, r3, #1
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	201d      	movs	r0, #29
 8000e9e:	f7ff ff19 	bl	8000cd4 <LoRA_Write_Register>
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
	...

08000ea8 <LoRA_begin>:

void LoRA_begin(long frequency){
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b09c      	sub	sp, #112	; 0x70
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	4822      	ldr	r0, [pc, #136]	; (8000f40 <LoRA_begin+0x98>)
 8000eb6:	f007 fcc1 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ec0:	4820      	ldr	r0, [pc, #128]	; (8000f44 <LoRA_begin+0x9c>)
 8000ec2:	f007 fcbb 	bl	800883c <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 8000ec6:	2042      	movs	r0, #66	; 0x42
 8000ec8:	f7ff fedc 	bl	8000c84 <LoRA_Read_Register>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    char data_debug[100];
	sprintf( data_debug,  "%x\n", version);
 8000ed2:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	491b      	ldr	r1, [pc, #108]	; (8000f48 <LoRA_begin+0xa0>)
 8000edc:	4618      	mov	r0, r3
 8000ede:	f017 fecf 	bl	8018c80 <siprintf>
	CDC_Transmit_HS(data_debug, strlen(data_debug));
 8000ee2:	f107 0308 	add.w	r3, r7, #8
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fa72 	bl	80003d0 <strlen>
 8000eec:	4602      	mov	r2, r0
 8000eee:	f107 0308 	add.w	r3, r7, #8
 8000ef2:	4611      	mov	r1, r2
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f016 fb6f 	bl	80175d8 <CDC_Transmit_HS>

	LoRA_sleep();
 8000efa:	f7ff ff19 	bl	8000d30 <LoRA_sleep>
	LoRA_set_frequency(frequency);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ff1e 	bl	8000d40 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 8000f04:	2100      	movs	r1, #0
 8000f06:	200f      	movs	r0, #15
 8000f08:	f7ff fee4 	bl	8000cd4 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	200e      	movs	r0, #14
 8000f10:	f7ff fee0 	bl	8000cd4 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 8000f14:	200c      	movs	r0, #12
 8000f16:	f7ff feb5 	bl	8000c84 <LoRA_Read_Register>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	f043 0303 	orr.w	r3, r3, #3
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	4619      	mov	r1, r3
 8000f24:	200c      	movs	r0, #12
 8000f26:	f7ff fed5 	bl	8000cd4 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	2026      	movs	r0, #38	; 0x26
 8000f2e:	f7ff fed1 	bl	8000cd4 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8000f32:	2011      	movs	r0, #17
 8000f34:	f7ff ff74 	bl	8000e20 <LoRA_setTxPower>

}
 8000f38:	bf00      	nop
 8000f3a:	3770      	adds	r7, #112	; 0x70
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	58020c00 	.word	0x58020c00
 8000f44:	58020000 	.word	0x58020000
 8000f48:	0801c464 	.word	0x0801c464

08000f4c <LoRA_beginPacket>:


void LoRA_beginPacket(){
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	LoRA_explicit_header_mode();
 8000f50:	f7ff ff9a 	bl	8000e88 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8000f54:	2100      	movs	r1, #0
 8000f56:	200d      	movs	r0, #13
 8000f58:	f7ff febc 	bl	8000cd4 <LoRA_Write_Register>
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, 0);
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	2022      	movs	r0, #34	; 0x22
 8000f60:	f7ff feb8 	bl	8000cd4 <LoRA_Write_Register>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <LoRA_endPacket>:

void LoRA_endPacket(){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8000f6c:	2183      	movs	r1, #131	; 0x83
 8000f6e:	2001      	movs	r0, #1
 8000f70:	f7ff feb0 	bl	8000cd4 <LoRA_Write_Register>

	while((LoRA_Read_Register(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0){
 8000f74:	bf00      	nop
 8000f76:	2012      	movs	r0, #18
 8000f78:	f7ff fe84 	bl	8000c84 <LoRA_Read_Register>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	f003 0308 	and.w	r3, r3, #8
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0f7      	beq.n	8000f76 <LoRA_endPacket+0xe>
	}
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8000f86:	2185      	movs	r1, #133	; 0x85
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f7ff fea3 	bl	8000cd4 <LoRA_Write_Register>

	LoRA_Write_Register(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8000f8e:	2108      	movs	r1, #8
 8000f90:	2012      	movs	r0, #18
 8000f92:	f7ff fe9f 	bl	8000cd4 <LoRA_Write_Register>

}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <LoRA_sendPacket>:
	}
	return packetLenght;

}

void LoRA_sendPacket(char * data){
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b084      	sub	sp, #16
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
    LoRA_beginPacket();
 8000fa2:	f7ff ffd3 	bl	8000f4c <LoRA_beginPacket>
    for(int i = 0; i < strlen(data); i++){
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	e00a      	b.n	8000fc2 <LoRA_sendPacket+0x28>
    	LoRA_Write_Register(REG_FIFO, data[i]);
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f7ff fe8c 	bl	8000cd4 <LoRA_Write_Register>
    for(int i = 0; i < strlen(data); i++){
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff fa04 	bl	80003d0 <strlen>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d8ed      	bhi.n	8000fac <LoRA_sendPacket+0x12>
    }
    LoRA_Write_Register(REG_PAYLOAD_LENGTH, strlen(data));
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff f9fd 	bl	80003d0 <strlen>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4619      	mov	r1, r3
 8000fdc:	2022      	movs	r0, #34	; 0x22
 8000fde:	f7ff fe79 	bl	8000cd4 <LoRA_Write_Register>
    LoRA_endPacket();
 8000fe2:	f7ff ffc1 	bl	8000f68 <LoRA_endPacket>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <setLEDs>:
	uint8_t data;
	HAL_I2C_Mem_Read(&hi2c2, writeAddress, memAddr, 2, &data, 1, 100);
	return data;
}

void setLEDs(uint8_t LED_Color_Data[14][3]) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b090      	sub	sp, #64	; 0x40
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	static uint32_t LED_PWM_Data_0[(NUM_LEDS_0 * 24) + 58];
	static uint32_t LED_PWM_Data_1[(NUM_LEDS_1 * 24) + 58];
	static uint32_t LED_PWM_Data_2[(NUM_LEDS_2 * 24) + 58];
	static uint32_t LED_PWM_Data_3[(NUM_LEDS_3 * 24) + 58];

	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000ffc:	e184      	b.n	8001308 <setLEDs+0x318>
			i++) {
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 8000ffe:	4aa4      	ldr	r2, [pc, #656]	; (8001290 <setLEDs+0x2a0>)
 8001000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001002:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001006:	2b03      	cmp	r3, #3
 8001008:	f200 817a 	bhi.w	8001300 <setLEDs+0x310>
 800100c:	a201      	add	r2, pc, #4	; (adr r2, 8001014 <setLEDs+0x24>)
 800100e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001012:	bf00      	nop
 8001014:	08001025 	.word	0x08001025
 8001018:	080010d7 	.word	0x080010d7
 800101c:	08001189 	.word	0x08001189
 8001020:	0800123b 	.word	0x0800123b
		case 0:
			for (int j = 0; j < 3; j++) {
 8001024:	2300      	movs	r3, #0
 8001026:	63bb      	str	r3, [r7, #56]	; 0x38
 8001028:	e043      	b.n	80010b2 <setLEDs+0xc2>
				for (int n = 0; n < 8; n++) {
 800102a:	2300      	movs	r3, #0
 800102c:	637b      	str	r3, [r7, #52]	; 0x34
 800102e:	e03a      	b.n	80010a6 <setLEDs+0xb6>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8001030:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001032:	4613      	mov	r3, r2
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	4413      	add	r3, r2
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	441a      	add	r2, r3
 800103c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800103e:	4413      	add	r3, r2
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	4619      	mov	r1, r3
 8001044:	2280      	movs	r2, #128	; 0x80
 8001046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001048:	fa42 f303 	asr.w	r3, r2, r3
 800104c:	400b      	ands	r3, r1
 800104e:	2b00      	cmp	r3, #0
 8001050:	d013      	beq.n	800107a <setLEDs+0x8a>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8001052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001054:	00da      	lsls	r2, r3, #3
 8001056:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001058:	18d1      	adds	r1, r2, r3
 800105a:	4a8d      	ldr	r2, [pc, #564]	; (8001290 <setLEDs+0x2a0>)
 800105c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	4413      	add	r3, r2
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	440b      	add	r3, r1
								+ 8] = 60;
 800106e:	3308      	adds	r3, #8
 8001070:	4a88      	ldr	r2, [pc, #544]	; (8001294 <setLEDs+0x2a4>)
 8001072:	213c      	movs	r1, #60	; 0x3c
 8001074:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001078:	e012      	b.n	80010a0 <setLEDs+0xb0>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 800107a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800107c:	00da      	lsls	r2, r3, #3
 800107e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001080:	18d1      	adds	r1, r2, r3
 8001082:	4a83      	ldr	r2, [pc, #524]	; (8001290 <setLEDs+0x2a0>)
 8001084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	4413      	add	r3, r2
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	4613      	mov	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4413      	add	r3, r2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	440b      	add	r3, r1
								+ 8] = 30;
 8001096:	3308      	adds	r3, #8
 8001098:	4a7e      	ldr	r2, [pc, #504]	; (8001294 <setLEDs+0x2a4>)
 800109a:	211e      	movs	r1, #30
 800109c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 80010a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010a2:	3301      	adds	r3, #1
 80010a4:	637b      	str	r3, [r7, #52]	; 0x34
 80010a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010a8:	2b07      	cmp	r3, #7
 80010aa:	ddc1      	ble.n	8001030 <setLEDs+0x40>
			for (int j = 0; j < 3; j++) {
 80010ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010ae:	3301      	adds	r3, #1
 80010b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80010b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	ddb8      	ble.n	800102a <setLEDs+0x3a>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 80010b8:	2380      	movs	r3, #128	; 0x80
 80010ba:	633b      	str	r3, [r7, #48]	; 0x30
 80010bc:	e007      	b.n	80010ce <setLEDs+0xde>
					i++) {
				LED_PWM_Data_0[i] = 0;
 80010be:	4a75      	ldr	r2, [pc, #468]	; (8001294 <setLEDs+0x2a4>)
 80010c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010c2:	2100      	movs	r1, #0
 80010c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 80010c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010ca:	3301      	adds	r3, #1
 80010cc:	633b      	str	r3, [r7, #48]	; 0x30
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 80010ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010d0:	2bb1      	cmp	r3, #177	; 0xb1
 80010d2:	ddf4      	ble.n	80010be <setLEDs+0xce>
			}
			break;
 80010d4:	e115      	b.n	8001302 <setLEDs+0x312>
		case 1:
			for (int j = 0; j < 3; j++) {
 80010d6:	2300      	movs	r3, #0
 80010d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010da:	e043      	b.n	8001164 <setLEDs+0x174>
				for (int n = 0; n < 8; n++) {
 80010dc:	2300      	movs	r3, #0
 80010de:	62bb      	str	r3, [r7, #40]	; 0x28
 80010e0:	e03a      	b.n	8001158 <setLEDs+0x168>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 80010e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	441a      	add	r2, r3
 80010ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010f0:	4413      	add	r3, r2
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4619      	mov	r1, r3
 80010f6:	2280      	movs	r2, #128	; 0x80
 80010f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010fa:	fa42 f303 	asr.w	r3, r2, r3
 80010fe:	400b      	ands	r3, r1
 8001100:	2b00      	cmp	r3, #0
 8001102:	d013      	beq.n	800112c <setLEDs+0x13c>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8001104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001106:	00da      	lsls	r2, r3, #3
 8001108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800110a:	18d1      	adds	r1, r2, r3
 800110c:	4a60      	ldr	r2, [pc, #384]	; (8001290 <setLEDs+0x2a0>)
 800110e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	4413      	add	r3, r2
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	4613      	mov	r3, r2
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4413      	add	r3, r2
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	440b      	add	r3, r1
								+ 8] = 60;
 8001120:	3308      	adds	r3, #8
 8001122:	4a5d      	ldr	r2, [pc, #372]	; (8001298 <setLEDs+0x2a8>)
 8001124:	213c      	movs	r1, #60	; 0x3c
 8001126:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800112a:	e012      	b.n	8001152 <setLEDs+0x162>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 800112c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800112e:	00da      	lsls	r2, r3, #3
 8001130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001132:	18d1      	adds	r1, r2, r3
 8001134:	4a56      	ldr	r2, [pc, #344]	; (8001290 <setLEDs+0x2a0>)
 8001136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4413      	add	r3, r2
 800113c:	685a      	ldr	r2, [r3, #4]
 800113e:	4613      	mov	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	4413      	add	r3, r2
 8001144:	00db      	lsls	r3, r3, #3
 8001146:	440b      	add	r3, r1
								+ 8] = 30;
 8001148:	3308      	adds	r3, #8
 800114a:	4a53      	ldr	r2, [pc, #332]	; (8001298 <setLEDs+0x2a8>)
 800114c:	211e      	movs	r1, #30
 800114e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8001152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001154:	3301      	adds	r3, #1
 8001156:	62bb      	str	r3, [r7, #40]	; 0x28
 8001158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800115a:	2b07      	cmp	r3, #7
 800115c:	ddc1      	ble.n	80010e2 <setLEDs+0xf2>
			for (int j = 0; j < 3; j++) {
 800115e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001160:	3301      	adds	r3, #1
 8001162:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001166:	2b02      	cmp	r3, #2
 8001168:	ddb8      	ble.n	80010dc <setLEDs+0xec>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
 800116e:	e007      	b.n	8001180 <setLEDs+0x190>
					i++) {
				LED_PWM_Data_1[i] = 0;
 8001170:	4a49      	ldr	r2, [pc, #292]	; (8001298 <setLEDs+0x2a8>)
 8001172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001174:	2100      	movs	r1, #0
 8001176:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 800117a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117c:	3301      	adds	r3, #1
 800117e:	627b      	str	r3, [r7, #36]	; 0x24
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 8001180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001182:	2bb1      	cmp	r3, #177	; 0xb1
 8001184:	ddf4      	ble.n	8001170 <setLEDs+0x180>
			}
			break;
 8001186:	e0bc      	b.n	8001302 <setLEDs+0x312>
		case 2:
			for (int j = 0; j < 3; j++) {
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
 800118c:	e043      	b.n	8001216 <setLEDs+0x226>
				for (int n = 0; n < 8; n++) {
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]
 8001192:	e03a      	b.n	800120a <setLEDs+0x21a>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8001194:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001196:	4613      	mov	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4413      	add	r3, r2
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	441a      	add	r2, r3
 80011a0:	6a3b      	ldr	r3, [r7, #32]
 80011a2:	4413      	add	r3, r2
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	4619      	mov	r1, r3
 80011a8:	2280      	movs	r2, #128	; 0x80
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	fa42 f303 	asr.w	r3, r2, r3
 80011b0:	400b      	ands	r3, r1
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d013      	beq.n	80011de <setLEDs+0x1ee>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 80011b6:	6a3b      	ldr	r3, [r7, #32]
 80011b8:	00da      	lsls	r2, r3, #3
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	18d1      	adds	r1, r2, r3
 80011be:	4a34      	ldr	r2, [pc, #208]	; (8001290 <setLEDs+0x2a0>)
 80011c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	4413      	add	r3, r2
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	4613      	mov	r3, r2
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	4413      	add	r3, r2
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	440b      	add	r3, r1
								+ 8] = 60;
 80011d2:	3308      	adds	r3, #8
 80011d4:	4a31      	ldr	r2, [pc, #196]	; (800129c <setLEDs+0x2ac>)
 80011d6:	213c      	movs	r1, #60	; 0x3c
 80011d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80011dc:	e012      	b.n	8001204 <setLEDs+0x214>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 80011de:	6a3b      	ldr	r3, [r7, #32]
 80011e0:	00da      	lsls	r2, r3, #3
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	18d1      	adds	r1, r2, r3
 80011e6:	4a2a      	ldr	r2, [pc, #168]	; (8001290 <setLEDs+0x2a0>)
 80011e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011ea:	00db      	lsls	r3, r3, #3
 80011ec:	4413      	add	r3, r2
 80011ee:	685a      	ldr	r2, [r3, #4]
 80011f0:	4613      	mov	r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	4413      	add	r3, r2
 80011f6:	00db      	lsls	r3, r3, #3
 80011f8:	440b      	add	r3, r1
								+ 8] = 30;
 80011fa:	3308      	adds	r3, #8
 80011fc:	4a27      	ldr	r2, [pc, #156]	; (800129c <setLEDs+0x2ac>)
 80011fe:	211e      	movs	r1, #30
 8001200:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	3301      	adds	r3, #1
 8001208:	61fb      	str	r3, [r7, #28]
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	2b07      	cmp	r3, #7
 800120e:	ddc1      	ble.n	8001194 <setLEDs+0x1a4>
			for (int j = 0; j < 3; j++) {
 8001210:	6a3b      	ldr	r3, [r7, #32]
 8001212:	3301      	adds	r3, #1
 8001214:	623b      	str	r3, [r7, #32]
 8001216:	6a3b      	ldr	r3, [r7, #32]
 8001218:	2b02      	cmp	r3, #2
 800121a:	ddb8      	ble.n	800118e <setLEDs+0x19e>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 800121c:	2338      	movs	r3, #56	; 0x38
 800121e:	61bb      	str	r3, [r7, #24]
 8001220:	e007      	b.n	8001232 <setLEDs+0x242>
					i++) {
				LED_PWM_Data_2[i] = 0;
 8001222:	4a1e      	ldr	r2, [pc, #120]	; (800129c <setLEDs+0x2ac>)
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	2100      	movs	r1, #0
 8001228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	3301      	adds	r3, #1
 8001230:	61bb      	str	r3, [r7, #24]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	2b69      	cmp	r3, #105	; 0x69
 8001236:	ddf4      	ble.n	8001222 <setLEDs+0x232>
			}
			break;
 8001238:	e063      	b.n	8001302 <setLEDs+0x312>
		case 3:
			for (int j = 0; j < 3; j++) {
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	e04d      	b.n	80012dc <setLEDs+0x2ec>
				for (int n = 0; n < 8; n++) {
 8001240:	2300      	movs	r3, #0
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	e044      	b.n	80012d0 <setLEDs+0x2e0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8001246:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001248:	4613      	mov	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	4413      	add	r3, r2
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	441a      	add	r2, r3
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	4413      	add	r3, r2
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	2280      	movs	r2, #128	; 0x80
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	fa42 f303 	asr.w	r3, r2, r3
 8001262:	400b      	ands	r3, r1
 8001264:	2b00      	cmp	r3, #0
 8001266:	d01d      	beq.n	80012a4 <setLEDs+0x2b4>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	00da      	lsls	r2, r3, #3
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	18d1      	adds	r1, r2, r3
 8001270:	4a07      	ldr	r2, [pc, #28]	; (8001290 <setLEDs+0x2a0>)
 8001272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	4413      	add	r3, r2
 8001278:	685a      	ldr	r2, [r3, #4]
 800127a:	4613      	mov	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	4413      	add	r3, r2
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	440b      	add	r3, r1
								+ 8] = 60;
 8001284:	3308      	adds	r3, #8
 8001286:	4a06      	ldr	r2, [pc, #24]	; (80012a0 <setLEDs+0x2b0>)
 8001288:	213c      	movs	r1, #60	; 0x3c
 800128a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800128e:	e01c      	b.n	80012ca <setLEDs+0x2da>
 8001290:	0801c760 	.word	0x0801c760
 8001294:	24000310 	.word	0x24000310
 8001298:	240005d8 	.word	0x240005d8
 800129c:	240008a0 	.word	0x240008a0
 80012a0:	24000a48 	.word	0x24000a48
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	00da      	lsls	r2, r3, #3
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	18d1      	adds	r1, r2, r3
 80012ac:	4a26      	ldr	r2, [pc, #152]	; (8001348 <setLEDs+0x358>)
 80012ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	4413      	add	r3, r2
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	4613      	mov	r3, r2
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	4413      	add	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	440b      	add	r3, r1
								+ 8] = 30;
 80012c0:	3308      	adds	r3, #8
 80012c2:	4a22      	ldr	r2, [pc, #136]	; (800134c <setLEDs+0x35c>)
 80012c4:	211e      	movs	r1, #30
 80012c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	3301      	adds	r3, #1
 80012ce:	613b      	str	r3, [r7, #16]
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	2b07      	cmp	r3, #7
 80012d4:	ddb7      	ble.n	8001246 <setLEDs+0x256>
			for (int j = 0; j < 3; j++) {
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	3301      	adds	r3, #1
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	ddae      	ble.n	8001240 <setLEDs+0x250>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 80012e2:	2338      	movs	r3, #56	; 0x38
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	e007      	b.n	80012f8 <setLEDs+0x308>
					i++) {
				LED_PWM_Data_3[i] = 0;
 80012e8:	4a18      	ldr	r2, [pc, #96]	; (800134c <setLEDs+0x35c>)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2100      	movs	r1, #0
 80012ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3301      	adds	r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	2b69      	cmp	r3, #105	; 0x69
 80012fc:	ddf4      	ble.n	80012e8 <setLEDs+0x2f8>
			}
			break;
 80012fe:	e000      	b.n	8001302 <setLEDs+0x312>
		default:
			break;
 8001300:	bf00      	nop
			i++) {
 8001302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001304:	3301      	adds	r3, #1
 8001306:	63fb      	str	r3, [r7, #60]	; 0x3c
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8001308:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800130a:	2b0d      	cmp	r3, #13
 800130c:	f77f ae77 	ble.w	8000ffe <setLEDs+0xe>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0,
 8001310:	23b2      	movs	r3, #178	; 0xb2
 8001312:	4a0f      	ldr	r2, [pc, #60]	; (8001350 <setLEDs+0x360>)
 8001314:	210c      	movs	r1, #12
 8001316:	480f      	ldr	r0, [pc, #60]	; (8001354 <setLEDs+0x364>)
 8001318:	f00f f95c 	bl	80105d4 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1,
 800131c:	23b2      	movs	r3, #178	; 0xb2
 800131e:	4a0e      	ldr	r2, [pc, #56]	; (8001358 <setLEDs+0x368>)
 8001320:	2108      	movs	r1, #8
 8001322:	480e      	ldr	r0, [pc, #56]	; (800135c <setLEDs+0x36c>)
 8001324:	f00f f956 	bl	80105d4 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2,
 8001328:	236a      	movs	r3, #106	; 0x6a
 800132a:	4a0d      	ldr	r2, [pc, #52]	; (8001360 <setLEDs+0x370>)
 800132c:	2104      	movs	r1, #4
 800132e:	480d      	ldr	r0, [pc, #52]	; (8001364 <setLEDs+0x374>)
 8001330:	f00f f950 	bl	80105d4 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3,
 8001334:	236a      	movs	r3, #106	; 0x6a
 8001336:	4a05      	ldr	r2, [pc, #20]	; (800134c <setLEDs+0x35c>)
 8001338:	2100      	movs	r1, #0
 800133a:	480a      	ldr	r0, [pc, #40]	; (8001364 <setLEDs+0x374>)
 800133c:	f00f f94a 	bl	80105d4 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3

}
 8001340:	bf00      	nop
 8001342:	3740      	adds	r7, #64	; 0x40
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	0801c760 	.word	0x0801c760
 800134c:	24000a48 	.word	0x24000a48
 8001350:	24000310 	.word	0x24000310
 8001354:	240011bc 	.word	0x240011bc
 8001358:	240005d8 	.word	0x240005d8
 800135c:	240010d8 	.word	0x240010d8
 8001360:	240008a0 	.word	0x240008a0
 8001364:	24001124 	.word	0x24001124

08001368 <LG_Read_Register>:
extern SPI_HandleTypeDef hspi2;

int current_sensor = 2;


uint8_t LG_Read_Register(uint8_t addr){
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	addr |= (1<<7);
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001378:	b2db      	uxtb	r3, r3
 800137a:	71fb      	strb	r3, [r7, #7]

	if(current_sensor == 1){
 800137c:	4b1e      	ldr	r3, [pc, #120]	; (80013f8 <LG_Read_Register+0x90>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d117      	bne.n	80013b4 <LG_Read_Register+0x4c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 8001384:	2200      	movs	r2, #0
 8001386:	2110      	movs	r1, #16
 8001388:	481c      	ldr	r0, [pc, #112]	; (80013fc <LG_Read_Register+0x94>)
 800138a:	f007 fa57 	bl	800883c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &addr, 1, 100);
 800138e:	1df9      	adds	r1, r7, #7
 8001390:	2364      	movs	r3, #100	; 0x64
 8001392:	2201      	movs	r2, #1
 8001394:	481a      	ldr	r0, [pc, #104]	; (8001400 <LG_Read_Register+0x98>)
 8001396:	f00e fbf9 	bl	800fb8c <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &reg_value, 1, 100);
 800139a:	f107 010f 	add.w	r1, r7, #15
 800139e:	2364      	movs	r3, #100	; 0x64
 80013a0:	2201      	movs	r2, #1
 80013a2:	4817      	ldr	r0, [pc, #92]	; (8001400 <LG_Read_Register+0x98>)
 80013a4:	f00e fdee 	bl	800ff84 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 1);
 80013a8:	2201      	movs	r2, #1
 80013aa:	2110      	movs	r1, #16
 80013ac:	4813      	ldr	r0, [pc, #76]	; (80013fc <LG_Read_Register+0x94>)
 80013ae:	f007 fa45 	bl	800883c <HAL_GPIO_WritePin>
 80013b2:	e01c      	b.n	80013ee <LG_Read_Register+0x86>
	}else if(current_sensor == 2){
 80013b4:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <LG_Read_Register+0x90>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d118      	bne.n	80013ee <LG_Read_Register+0x86>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 80013bc:	2200      	movs	r2, #0
 80013be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c2:	4810      	ldr	r0, [pc, #64]	; (8001404 <LG_Read_Register+0x9c>)
 80013c4:	f007 fa3a 	bl	800883c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 80013c8:	1df9      	adds	r1, r7, #7
 80013ca:	2364      	movs	r3, #100	; 0x64
 80013cc:	2201      	movs	r2, #1
 80013ce:	480e      	ldr	r0, [pc, #56]	; (8001408 <LG_Read_Register+0xa0>)
 80013d0:	f00e fbdc 	bl	800fb8c <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 80013d4:	f107 010f 	add.w	r1, r7, #15
 80013d8:	2364      	movs	r3, #100	; 0x64
 80013da:	2201      	movs	r2, #1
 80013dc:	480a      	ldr	r0, [pc, #40]	; (8001408 <LG_Read_Register+0xa0>)
 80013de:	f00e fdd1 	bl	800ff84 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e8:	4806      	ldr	r0, [pc, #24]	; (8001404 <LG_Read_Register+0x9c>)
 80013ea:	f007 fa27 	bl	800883c <HAL_GPIO_WritePin>
	}


	return reg_value;
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	24000000 	.word	0x24000000
 80013fc:	58020800 	.word	0x58020800
 8001400:	24000f40 	.word	0x24000f40
 8001404:	58020c00 	.word	0x58020c00
 8001408:	24000fc8 	.word	0x24000fc8

0800140c <LG_Write_Register>:

void LG_Write_Register(uint8_t addr, uint8_t data){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	460a      	mov	r2, r1
 8001416:	71fb      	strb	r3, [r7, #7]
 8001418:	4613      	mov	r3, r2
 800141a:	71bb      	strb	r3, [r7, #6]
	if(current_sensor == 1){
 800141c:	4b1d      	ldr	r3, [pc, #116]	; (8001494 <LG_Write_Register+0x88>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d116      	bne.n	8001452 <LG_Write_Register+0x46>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 8001424:	2200      	movs	r2, #0
 8001426:	2110      	movs	r1, #16
 8001428:	481b      	ldr	r0, [pc, #108]	; (8001498 <LG_Write_Register+0x8c>)
 800142a:	f007 fa07 	bl	800883c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &addr, 1, 100);
 800142e:	1df9      	adds	r1, r7, #7
 8001430:	2364      	movs	r3, #100	; 0x64
 8001432:	2201      	movs	r2, #1
 8001434:	4819      	ldr	r0, [pc, #100]	; (800149c <LG_Write_Register+0x90>)
 8001436:	f00e fba9 	bl	800fb8c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 800143a:	1db9      	adds	r1, r7, #6
 800143c:	2364      	movs	r3, #100	; 0x64
 800143e:	2201      	movs	r2, #1
 8001440:	4816      	ldr	r0, [pc, #88]	; (800149c <LG_Write_Register+0x90>)
 8001442:	f00e fba3 	bl	800fb8c <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 1);
 8001446:	2201      	movs	r2, #1
 8001448:	2110      	movs	r1, #16
 800144a:	4813      	ldr	r0, [pc, #76]	; (8001498 <LG_Write_Register+0x8c>)
 800144c:	f007 f9f6 	bl	800883c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
		HAL_SPI_Transmit(&hspi2, &data, 1, 100);
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
	}

}
 8001450:	e01b      	b.n	800148a <LG_Write_Register+0x7e>
	} else if(current_sensor == 2){
 8001452:	4b10      	ldr	r3, [pc, #64]	; (8001494 <LG_Write_Register+0x88>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b02      	cmp	r3, #2
 8001458:	d117      	bne.n	800148a <LG_Write_Register+0x7e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 800145a:	2200      	movs	r2, #0
 800145c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001460:	480f      	ldr	r0, [pc, #60]	; (80014a0 <LG_Write_Register+0x94>)
 8001462:	f007 f9eb 	bl	800883c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 8001466:	1df9      	adds	r1, r7, #7
 8001468:	2364      	movs	r3, #100	; 0x64
 800146a:	2201      	movs	r2, #1
 800146c:	480d      	ldr	r0, [pc, #52]	; (80014a4 <LG_Write_Register+0x98>)
 800146e:	f00e fb8d 	bl	800fb8c <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 8001472:	1db9      	adds	r1, r7, #6
 8001474:	2364      	movs	r3, #100	; 0x64
 8001476:	2201      	movs	r2, #1
 8001478:	480a      	ldr	r0, [pc, #40]	; (80014a4 <LG_Write_Register+0x98>)
 800147a:	f00e fb87 	bl	800fb8c <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 800147e:	2201      	movs	r2, #1
 8001480:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001484:	4806      	ldr	r0, [pc, #24]	; (80014a0 <LG_Write_Register+0x94>)
 8001486:	f007 f9d9 	bl	800883c <HAL_GPIO_WritePin>
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	24000000 	.word	0x24000000
 8001498:	58020800 	.word	0x58020800
 800149c:	24000f40 	.word	0x24000f40
 80014a0:	58020c00 	.word	0x58020c00
 80014a4:	24000fc8 	.word	0x24000fc8

080014a8 <LG_Check>:

uint8_t LG_Check(){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
	current_sensor = 1;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <LG_Check+0x60>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	601a      	str	r2, [r3, #0]
	uint8_t sensors_state = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	71fb      	strb	r3, [r7, #7]
	if(LG_Read_Register(0x0F) == 0x6B){
 80014b8:	200f      	movs	r0, #15
 80014ba:	f7ff ff55 	bl	8001368 <LG_Read_Register>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b6b      	cmp	r3, #107	; 0x6b
 80014c2:	d103      	bne.n	80014cc <LG_Check+0x24>
		sensors_state |= 0b1;
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	71fb      	strb	r3, [r7, #7]
	}

	current_sensor = 2;
 80014cc:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <LG_Check+0x60>)
 80014ce:	2202      	movs	r2, #2
 80014d0:	601a      	str	r2, [r3, #0]
	if(LG_Read_Register(0x0F) == 0x6B){
 80014d2:	200f      	movs	r0, #15
 80014d4:	f7ff ff48 	bl	8001368 <LG_Read_Register>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b6b      	cmp	r3, #107	; 0x6b
 80014dc:	d103      	bne.n	80014e6 <LG_Check+0x3e>
		sensors_state |= 0b10;
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	f043 0302 	orr.w	r3, r3, #2
 80014e4:	71fb      	strb	r3, [r7, #7]
	}

	if(sensors_state & 0b1){
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d003      	beq.n	80014f8 <LG_Check+0x50>
		current_sensor = 1;
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <LG_Check+0x60>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e002      	b.n	80014fe <LG_Check+0x56>
	}else{
		current_sensor = 2;
 80014f8:	4b03      	ldr	r3, [pc, #12]	; (8001508 <LG_Check+0x60>)
 80014fa:	2202      	movs	r2, #2
 80014fc:	601a      	str	r2, [r3, #0]
	}
	return sensors_state;
 80014fe:	79fb      	ldrb	r3, [r7, #7]

}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	24000000 	.word	0x24000000

0800150c <LG_Configure>:

void LG_Configure(){
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	LG_Write_Register(0x10, 0b00111100); //Accelerometer setup - CTRL1_XL
 8001510:	213c      	movs	r1, #60	; 0x3c
 8001512:	2010      	movs	r0, #16
 8001514:	f7ff ff7a 	bl	800140c <LG_Write_Register>
	LG_Write_Register(0x11, 0b01101000); //Gyroscope setup - CTRL2_G
 8001518:	2168      	movs	r1, #104	; 0x68
 800151a:	2011      	movs	r0, #17
 800151c:	f7ff ff76 	bl	800140c <LG_Write_Register>
	LG_Write_Register(0x13, 0b00001100); //disables I2C - CTRL4_C
 8001520:	210c      	movs	r1, #12
 8001522:	2013      	movs	r0, #19
 8001524:	f7ff ff72 	bl	800140c <LG_Write_Register>
}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	0000      	movs	r0, r0
	...

08001530 <LG_Get_Gyro_X>:

float LG_Get_Gyro_X(){
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG_Read_Register(0x22);
 8001536:	2022      	movs	r0, #34	; 0x22
 8001538:	f7ff ff16 	bl	8001368 <LG_Read_Register>
 800153c:	4603      	mov	r3, r0
 800153e:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG_Read_Register(0x23);
 8001540:	2023      	movs	r0, #35	; 0x23
 8001542:	f7ff ff11 	bl	8001368 <LG_Read_Register>
 8001546:	4603      	mov	r3, r0
 8001548:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 800154a:	79bb      	ldrb	r3, [r7, #6]
 800154c:	021b      	lsls	r3, r3, #8
 800154e:	b21a      	sxth	r2, r3
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	b21b      	sxth	r3, r3
 8001554:	4313      	orrs	r3, r2
 8001556:	80bb      	strh	r3, [r7, #4]
	float omega = (float)Gyro*35.0/1000;
 8001558:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001564:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001568:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8001590 <LG_Get_Gyro_X+0x60>
 800156c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001570:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8001598 <LG_Get_Gyro_X+0x68>
 8001574:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001578:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800157c:	edc7 7a00 	vstr	s15, [r7]
	return omega;
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	ee07 3a90 	vmov	s15, r3
}
 8001586:	eeb0 0a67 	vmov.f32	s0, s15
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	00000000 	.word	0x00000000
 8001594:	40418000 	.word	0x40418000
 8001598:	00000000 	.word	0x00000000
 800159c:	408f4000 	.word	0x408f4000

080015a0 <LG_Get_Gyro_Y>:

float LG_Get_Gyro_Y(){
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG_Read_Register(0x24);
 80015a6:	2024      	movs	r0, #36	; 0x24
 80015a8:	f7ff fede 	bl	8001368 <LG_Read_Register>
 80015ac:	4603      	mov	r3, r0
 80015ae:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG_Read_Register(0x25);
 80015b0:	2025      	movs	r0, #37	; 0x25
 80015b2:	f7ff fed9 	bl	8001368 <LG_Read_Register>
 80015b6:	4603      	mov	r3, r0
 80015b8:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 80015ba:	79bb      	ldrb	r3, [r7, #6]
 80015bc:	021b      	lsls	r3, r3, #8
 80015be:	b21a      	sxth	r2, r3
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	b21b      	sxth	r3, r3
 80015c4:	4313      	orrs	r3, r2
 80015c6:	80bb      	strh	r3, [r7, #4]
	float omega = (float)Gyro*35.0/1000;
 80015c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015cc:	ee07 3a90 	vmov	s15, r3
 80015d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015d8:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8001600 <LG_Get_Gyro_Y+0x60>
 80015dc:	ee27 6b06 	vmul.f64	d6, d7, d6
 80015e0:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8001608 <LG_Get_Gyro_Y+0x68>
 80015e4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015ec:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	ee07 3a90 	vmov	s15, r3
}
 80015f6:	eeb0 0a67 	vmov.f32	s0, s15
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	00000000 	.word	0x00000000
 8001604:	40418000 	.word	0x40418000
 8001608:	00000000 	.word	0x00000000
 800160c:	408f4000 	.word	0x408f4000

08001610 <LG_Get_Gyro_Z>:

float LG_Get_Gyro_Z(){
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG_Read_Register(0x26);
 8001616:	2026      	movs	r0, #38	; 0x26
 8001618:	f7ff fea6 	bl	8001368 <LG_Read_Register>
 800161c:	4603      	mov	r3, r0
 800161e:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG_Read_Register(0x27);
 8001620:	2027      	movs	r0, #39	; 0x27
 8001622:	f7ff fea1 	bl	8001368 <LG_Read_Register>
 8001626:	4603      	mov	r3, r0
 8001628:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 800162a:	79bb      	ldrb	r3, [r7, #6]
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	b21a      	sxth	r2, r3
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	b21b      	sxth	r3, r3
 8001634:	4313      	orrs	r3, r2
 8001636:	80bb      	strh	r3, [r7, #4]
	float omega = (float)Gyro*35.0/1000;
 8001638:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001644:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001648:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8001670 <LG_Get_Gyro_Z+0x60>
 800164c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001650:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8001678 <LG_Get_Gyro_Z+0x68>
 8001654:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001658:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800165c:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	ee07 3a90 	vmov	s15, r3
}
 8001666:	eeb0 0a67 	vmov.f32	s0, s15
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	00000000 	.word	0x00000000
 8001674:	40418000 	.word	0x40418000
 8001678:	00000000 	.word	0x00000000
 800167c:	408f4000 	.word	0x408f4000

08001680 <LG_Get_Acc_X>:

float LG_Get_Acc_X(){
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
	uint8_t Acc_L = LG_Read_Register(0x28);
 8001686:	2028      	movs	r0, #40	; 0x28
 8001688:	f7ff fe6e 	bl	8001368 <LG_Read_Register>
 800168c:	4603      	mov	r3, r0
 800168e:	71fb      	strb	r3, [r7, #7]
	uint8_t Acc_H = LG_Read_Register(0x29);
 8001690:	2029      	movs	r0, #41	; 0x29
 8001692:	f7ff fe69 	bl	8001368 <LG_Read_Register>
 8001696:	4603      	mov	r3, r0
 8001698:	71bb      	strb	r3, [r7, #6]
	int16_t Acc = ((int16_t) Acc_H << 8) | Acc_L;
 800169a:	79bb      	ldrb	r3, [r7, #6]
 800169c:	021b      	lsls	r3, r3, #8
 800169e:	b21a      	sxth	r2, r3
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	80bb      	strh	r3, [r7, #4]

	float AccSI = ((float)Acc / 32767) * 9.8 * 8;
 80016a8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016ac:	ee07 3a90 	vmov	s15, r3
 80016b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016b4:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80016f0 <LG_Get_Acc_X+0x70>
 80016b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016c0:	ed9f 6b09 	vldr	d6, [pc, #36]	; 80016e8 <LG_Get_Acc_X+0x68>
 80016c4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80016c8:	eeb2 6b00 	vmov.f64	d6, #32	; 0x41000000  8.0
 80016cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80016d0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80016d4:	edc7 7a00 	vstr	s15, [r7]
	return AccSI;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	ee07 3a90 	vmov	s15, r3
}
 80016de:	eeb0 0a67 	vmov.f32	s0, s15
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	9999999a 	.word	0x9999999a
 80016ec:	40239999 	.word	0x40239999
 80016f0:	46fffe00 	.word	0x46fffe00
 80016f4:	00000000 	.word	0x00000000

080016f8 <LG_Get_Acc_Y>:

float LG_Get_Acc_Y(){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
	uint8_t Acc_L = LG_Read_Register(0x2A);
 80016fe:	202a      	movs	r0, #42	; 0x2a
 8001700:	f7ff fe32 	bl	8001368 <LG_Read_Register>
 8001704:	4603      	mov	r3, r0
 8001706:	71fb      	strb	r3, [r7, #7]
	uint8_t Acc_H = LG_Read_Register(0x2B);
 8001708:	202b      	movs	r0, #43	; 0x2b
 800170a:	f7ff fe2d 	bl	8001368 <LG_Read_Register>
 800170e:	4603      	mov	r3, r0
 8001710:	71bb      	strb	r3, [r7, #6]
	int16_t Acc = ((int16_t) Acc_H << 8) | Acc_L;
 8001712:	79bb      	ldrb	r3, [r7, #6]
 8001714:	021b      	lsls	r3, r3, #8
 8001716:	b21a      	sxth	r2, r3
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	b21b      	sxth	r3, r3
 800171c:	4313      	orrs	r3, r2
 800171e:	80bb      	strh	r3, [r7, #4]

	float AccSI = ((float)Acc / 32767) * 9.8 * 8;
 8001720:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001724:	ee07 3a90 	vmov	s15, r3
 8001728:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800172c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001768 <LG_Get_Acc_Y+0x70>
 8001730:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001734:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001738:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8001760 <LG_Get_Acc_Y+0x68>
 800173c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001740:	eeb2 6b00 	vmov.f64	d6, #32	; 0x41000000  8.0
 8001744:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001748:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800174c:	edc7 7a00 	vstr	s15, [r7]
	return AccSI;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	ee07 3a90 	vmov	s15, r3
}
 8001756:	eeb0 0a67 	vmov.f32	s0, s15
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	9999999a 	.word	0x9999999a
 8001764:	40239999 	.word	0x40239999
 8001768:	46fffe00 	.word	0x46fffe00
 800176c:	00000000 	.word	0x00000000

08001770 <LG_Get_Acc_Z>:

float LG_Get_Acc_Z(){
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
	uint8_t Acc_L = LG_Read_Register(0x2C);
 8001776:	202c      	movs	r0, #44	; 0x2c
 8001778:	f7ff fdf6 	bl	8001368 <LG_Read_Register>
 800177c:	4603      	mov	r3, r0
 800177e:	71fb      	strb	r3, [r7, #7]
	uint8_t Acc_H = LG_Read_Register(0x2D);
 8001780:	202d      	movs	r0, #45	; 0x2d
 8001782:	f7ff fdf1 	bl	8001368 <LG_Read_Register>
 8001786:	4603      	mov	r3, r0
 8001788:	71bb      	strb	r3, [r7, #6]
	int16_t Acc = ((int16_t) Acc_H << 8) | Acc_L;
 800178a:	79bb      	ldrb	r3, [r7, #6]
 800178c:	021b      	lsls	r3, r3, #8
 800178e:	b21a      	sxth	r2, r3
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	b21b      	sxth	r3, r3
 8001794:	4313      	orrs	r3, r2
 8001796:	80bb      	strh	r3, [r7, #4]

	float AccSI = ((float)Acc / 32767) * 9.8 * 8;
 8001798:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800179c:	ee07 3a90 	vmov	s15, r3
 80017a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017a4:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80017e0 <LG_Get_Acc_Z+0x70>
 80017a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017b0:	ed9f 6b09 	vldr	d6, [pc, #36]	; 80017d8 <LG_Get_Acc_Z+0x68>
 80017b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017b8:	eeb2 6b00 	vmov.f64	d6, #32	; 0x41000000  8.0
 80017bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017c0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80017c4:	edc7 7a00 	vstr	s15, [r7]
	return AccSI;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	ee07 3a90 	vmov	s15, r3
}
 80017ce:	eeb0 0a67 	vmov.f32	s0, s15
 80017d2:	3708      	adds	r7, #8
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	9999999a 	.word	0x9999999a
 80017dc:	40239999 	.word	0x40239999
 80017e0:	46fffe00 	.word	0x46fffe00

080017e4 <setStatus>:
uint8_t statusArray[14];


const float brightness = 0.4;

void setStatus(char *ModuleName, uint8_t status) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	70fb      	strb	r3, [r7, #3]

	if (strcmp(ModuleName, "CAN") == 0) {
 80017f0:	494e      	ldr	r1, [pc, #312]	; (800192c <setStatus+0x148>)
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7fe fd8c 	bl	8000310 <strcmp>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d103      	bne.n	8001806 <setStatus+0x22>
		statusArray[0] = status;
 80017fe:	4a4c      	ldr	r2, [pc, #304]	; (8001930 <setStatus+0x14c>)
 8001800:	78fb      	ldrb	r3, [r7, #3]
 8001802:	7013      	strb	r3, [r2, #0]
	} else if (strcmp(ModuleName, "BATT") == 0) {
		statusArray[13] = status;

	}

}
 8001804:	e08d      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "GPS") == 0) {
 8001806:	494b      	ldr	r1, [pc, #300]	; (8001934 <setStatus+0x150>)
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7fe fd81 	bl	8000310 <strcmp>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d103      	bne.n	800181c <setStatus+0x38>
		statusArray[1] = status;
 8001814:	4a46      	ldr	r2, [pc, #280]	; (8001930 <setStatus+0x14c>)
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	7053      	strb	r3, [r2, #1]
}
 800181a:	e082      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "LoRA") == 0) {
 800181c:	4946      	ldr	r1, [pc, #280]	; (8001938 <setStatus+0x154>)
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7fe fd76 	bl	8000310 <strcmp>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d103      	bne.n	8001832 <setStatus+0x4e>
		statusArray[2] = status;
 800182a:	4a41      	ldr	r2, [pc, #260]	; (8001930 <setStatus+0x14c>)
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	7093      	strb	r3, [r2, #2]
}
 8001830:	e077      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "SD CARD") == 0) {
 8001832:	4942      	ldr	r1, [pc, #264]	; (800193c <setStatus+0x158>)
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7fe fd6b 	bl	8000310 <strcmp>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d103      	bne.n	8001848 <setStatus+0x64>
		statusArray[3] = status;
 8001840:	4a3b      	ldr	r2, [pc, #236]	; (8001930 <setStatus+0x14c>)
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	70d3      	strb	r3, [r2, #3]
}
 8001846:	e06c      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "HG 1") == 0) {
 8001848:	493d      	ldr	r1, [pc, #244]	; (8001940 <setStatus+0x15c>)
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f7fe fd60 	bl	8000310 <strcmp>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d103      	bne.n	800185e <setStatus+0x7a>
		statusArray[4] = status;
 8001856:	4a36      	ldr	r2, [pc, #216]	; (8001930 <setStatus+0x14c>)
 8001858:	78fb      	ldrb	r3, [r7, #3]
 800185a:	7113      	strb	r3, [r2, #4]
}
 800185c:	e061      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "LG 1") == 0) {
 800185e:	4939      	ldr	r1, [pc, #228]	; (8001944 <setStatus+0x160>)
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7fe fd55 	bl	8000310 <strcmp>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d103      	bne.n	8001874 <setStatus+0x90>
		statusArray[5] = status;
 800186c:	4a30      	ldr	r2, [pc, #192]	; (8001930 <setStatus+0x14c>)
 800186e:	78fb      	ldrb	r3, [r7, #3]
 8001870:	7153      	strb	r3, [r2, #5]
}
 8001872:	e056      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "BAR 1") == 0) {
 8001874:	4934      	ldr	r1, [pc, #208]	; (8001948 <setStatus+0x164>)
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7fe fd4a 	bl	8000310 <strcmp>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d103      	bne.n	800188a <setStatus+0xa6>
		statusArray[6] = status;
 8001882:	4a2b      	ldr	r2, [pc, #172]	; (8001930 <setStatus+0x14c>)
 8001884:	78fb      	ldrb	r3, [r7, #3]
 8001886:	7193      	strb	r3, [r2, #6]
}
 8001888:	e04b      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "ARM") == 0) {
 800188a:	4930      	ldr	r1, [pc, #192]	; (800194c <setStatus+0x168>)
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f7fe fd3f 	bl	8000310 <strcmp>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d103      	bne.n	80018a0 <setStatus+0xbc>
		statusArray[7] = status;
 8001898:	4a25      	ldr	r2, [pc, #148]	; (8001930 <setStatus+0x14c>)
 800189a:	78fb      	ldrb	r3, [r7, #3]
 800189c:	71d3      	strb	r3, [r2, #7]
}
 800189e:	e040      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "HG 2") == 0) {
 80018a0:	492b      	ldr	r1, [pc, #172]	; (8001950 <setStatus+0x16c>)
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7fe fd34 	bl	8000310 <strcmp>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d103      	bne.n	80018b6 <setStatus+0xd2>
		statusArray[8] = status;
 80018ae:	4a20      	ldr	r2, [pc, #128]	; (8001930 <setStatus+0x14c>)
 80018b0:	78fb      	ldrb	r3, [r7, #3]
 80018b2:	7213      	strb	r3, [r2, #8]
}
 80018b4:	e035      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "LG 2") == 0) {
 80018b6:	4927      	ldr	r1, [pc, #156]	; (8001954 <setStatus+0x170>)
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7fe fd29 	bl	8000310 <strcmp>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d103      	bne.n	80018cc <setStatus+0xe8>
		statusArray[9] = status;
 80018c4:	4a1a      	ldr	r2, [pc, #104]	; (8001930 <setStatus+0x14c>)
 80018c6:	78fb      	ldrb	r3, [r7, #3]
 80018c8:	7253      	strb	r3, [r2, #9]
}
 80018ca:	e02a      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "BAR 2") == 0) {
 80018cc:	4922      	ldr	r1, [pc, #136]	; (8001958 <setStatus+0x174>)
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7fe fd1e 	bl	8000310 <strcmp>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d103      	bne.n	80018e2 <setStatus+0xfe>
		statusArray[10] = status;
 80018da:	4a15      	ldr	r2, [pc, #84]	; (8001930 <setStatus+0x14c>)
 80018dc:	78fb      	ldrb	r3, [r7, #3]
 80018de:	7293      	strb	r3, [r2, #10]
}
 80018e0:	e01f      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "REG 1") == 0) {
 80018e2:	491e      	ldr	r1, [pc, #120]	; (800195c <setStatus+0x178>)
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7fe fd13 	bl	8000310 <strcmp>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d103      	bne.n	80018f8 <setStatus+0x114>
		statusArray[11] = status;
 80018f0:	4a0f      	ldr	r2, [pc, #60]	; (8001930 <setStatus+0x14c>)
 80018f2:	78fb      	ldrb	r3, [r7, #3]
 80018f4:	72d3      	strb	r3, [r2, #11]
}
 80018f6:	e014      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "REG 2") == 0) {
 80018f8:	4919      	ldr	r1, [pc, #100]	; (8001960 <setStatus+0x17c>)
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7fe fd08 	bl	8000310 <strcmp>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d103      	bne.n	800190e <setStatus+0x12a>
		statusArray[12] = status;
 8001906:	4a0a      	ldr	r2, [pc, #40]	; (8001930 <setStatus+0x14c>)
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	7313      	strb	r3, [r2, #12]
}
 800190c:	e009      	b.n	8001922 <setStatus+0x13e>
	} else if (strcmp(ModuleName, "BATT") == 0) {
 800190e:	4915      	ldr	r1, [pc, #84]	; (8001964 <setStatus+0x180>)
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7fe fcfd 	bl	8000310 <strcmp>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <setStatus+0x13e>
		statusArray[13] = status;
 800191c:	4a04      	ldr	r2, [pc, #16]	; (8001930 <setStatus+0x14c>)
 800191e:	78fb      	ldrb	r3, [r7, #3]
 8001920:	7353      	strb	r3, [r2, #13]
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	0801c468 	.word	0x0801c468
 8001930:	24000bf0 	.word	0x24000bf0
 8001934:	0801c46c 	.word	0x0801c46c
 8001938:	0801c470 	.word	0x0801c470
 800193c:	0801c478 	.word	0x0801c478
 8001940:	0801c480 	.word	0x0801c480
 8001944:	0801c488 	.word	0x0801c488
 8001948:	0801c490 	.word	0x0801c490
 800194c:	0801c498 	.word	0x0801c498
 8001950:	0801c49c 	.word	0x0801c49c
 8001954:	0801c4a4 	.word	0x0801c4a4
 8001958:	0801c4ac 	.word	0x0801c4ac
 800195c:	0801c4b4 	.word	0x0801c4b4
 8001960:	0801c4bc 	.word	0x0801c4bc
 8001964:	0801c4c4 	.word	0x0801c4c4

08001968 <updateStatus>:

void updateStatus() {
 8001968:	b580      	push	{r7, lr}
 800196a:	b08e      	sub	sp, #56	; 0x38
 800196c:	af00      	add	r7, sp, #0
	uint8_t LED_Color_Data_Staus[14][3];
	for (int i = 0; i < 14; i++) {
 800196e:	2300      	movs	r3, #0
 8001970:	637b      	str	r3, [r7, #52]	; 0x34
 8001972:	e0d0      	b.n	8001b16 <updateStatus+0x1ae>
		switch (statusArray[i]) {
 8001974:	4a6e      	ldr	r2, [pc, #440]	; (8001b30 <updateStatus+0x1c8>)
 8001976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001978:	4413      	add	r3, r2
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b02      	cmp	r3, #2
 800197e:	f000 809a 	beq.w	8001ab6 <updateStatus+0x14e>
 8001982:	2b02      	cmp	r3, #2
 8001984:	f300 80c3 	bgt.w	8001b0e <updateStatus+0x1a6>
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <updateStatus+0x2a>
 800198c:	2b01      	cmp	r3, #1
 800198e:	d02d      	beq.n	80019ec <updateStatus+0x84>
		case 2: //GREEN LED, module nominal
			LED_Color_Data_Staus[i][0] = (int)(255 * brightness);
			LED_Color_Data_Staus[i][1] = 0;
			LED_Color_Data_Staus[i][2] = 0;
		default:
			break;
 8001990:	e0bd      	b.n	8001b0e <updateStatus+0x1a6>
			LED_Color_Data_Staus[i][0] = 0;
 8001992:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001994:	4613      	mov	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	4413      	add	r3, r2
 800199a:	3330      	adds	r3, #48	; 0x30
 800199c:	f107 0208 	add.w	r2, r7, #8
 80019a0:	4413      	add	r3, r2
 80019a2:	3b30      	subs	r3, #48	; 0x30
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
			LED_Color_Data_Staus[i][1] = (int)(255 * brightness);
 80019a8:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001b34 <updateStatus+0x1cc>
 80019ac:	eddf 7a62 	vldr	s15, [pc, #392]	; 8001b38 <updateStatus+0x1d0>
 80019b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80019bc:	7939      	ldrb	r1, [r7, #4]
 80019be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80019c0:	4613      	mov	r3, r2
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	4413      	add	r3, r2
 80019c6:	3330      	adds	r3, #48	; 0x30
 80019c8:	f107 0208 	add.w	r2, r7, #8
 80019cc:	4413      	add	r3, r2
 80019ce:	3b2f      	subs	r3, #47	; 0x2f
 80019d0:	460a      	mov	r2, r1
 80019d2:	701a      	strb	r2, [r3, #0]
			LED_Color_Data_Staus[i][2] = 0;
 80019d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80019d6:	4613      	mov	r3, r2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	4413      	add	r3, r2
 80019dc:	3330      	adds	r3, #48	; 0x30
 80019de:	f107 0208 	add.w	r2, r7, #8
 80019e2:	4413      	add	r3, r2
 80019e4:	3b2e      	subs	r3, #46	; 0x2e
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
			break;
 80019ea:	e091      	b.n	8001b10 <updateStatus+0x1a8>
			if ((HAL_GetTick() / 1000) % 2) {
 80019ec:	f002 fc68 	bl	80042c0 <HAL_GetTick>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4a52      	ldr	r2, [pc, #328]	; (8001b3c <updateStatus+0x1d4>)
 80019f4:	fba2 2303 	umull	r2, r3, r2, r3
 80019f8:	099b      	lsrs	r3, r3, #6
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d037      	beq.n	8001a72 <updateStatus+0x10a>
				LED_Color_Data_Staus[i][0] = (int)(50 * brightness);
 8001a02:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001b34 <updateStatus+0x1cc>
 8001a06:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8001b40 <updateStatus+0x1d8>
 8001a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a12:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a16:	7939      	ldrb	r1, [r7, #4]
 8001a18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	4413      	add	r3, r2
 8001a20:	3330      	adds	r3, #48	; 0x30
 8001a22:	f107 0208 	add.w	r2, r7, #8
 8001a26:	4413      	add	r3, r2
 8001a28:	3b30      	subs	r3, #48	; 0x30
 8001a2a:	460a      	mov	r2, r1
 8001a2c:	701a      	strb	r2, [r3, #0]
				LED_Color_Data_Staus[i][1] = (int)(255 * brightness);
 8001a2e:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001b34 <updateStatus+0x1cc>
 8001a32:	eddf 7a41 	vldr	s15, [pc, #260]	; 8001b38 <updateStatus+0x1d0>
 8001a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a3e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a42:	7939      	ldrb	r1, [r7, #4]
 8001a44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	3330      	adds	r3, #48	; 0x30
 8001a4e:	f107 0208 	add.w	r2, r7, #8
 8001a52:	4413      	add	r3, r2
 8001a54:	3b2f      	subs	r3, #47	; 0x2f
 8001a56:	460a      	mov	r2, r1
 8001a58:	701a      	strb	r2, [r3, #0]
				LED_Color_Data_Staus[i][2] = 0;
 8001a5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	4413      	add	r3, r2
 8001a62:	3330      	adds	r3, #48	; 0x30
 8001a64:	f107 0208 	add.w	r2, r7, #8
 8001a68:	4413      	add	r3, r2
 8001a6a:	3b2e      	subs	r3, #46	; 0x2e
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
			break;
 8001a70:	e04e      	b.n	8001b10 <updateStatus+0x1a8>
				LED_Color_Data_Staus[i][0] = 0;
 8001a72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a74:	4613      	mov	r3, r2
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	4413      	add	r3, r2
 8001a7a:	3330      	adds	r3, #48	; 0x30
 8001a7c:	f107 0208 	add.w	r2, r7, #8
 8001a80:	4413      	add	r3, r2
 8001a82:	3b30      	subs	r3, #48	; 0x30
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]
				LED_Color_Data_Staus[i][1] = 0;
 8001a88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	4413      	add	r3, r2
 8001a90:	3330      	adds	r3, #48	; 0x30
 8001a92:	f107 0208 	add.w	r2, r7, #8
 8001a96:	4413      	add	r3, r2
 8001a98:	3b2f      	subs	r3, #47	; 0x2f
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
				LED_Color_Data_Staus[i][2] = 0;
 8001a9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	4413      	add	r3, r2
 8001aa6:	3330      	adds	r3, #48	; 0x30
 8001aa8:	f107 0208 	add.w	r2, r7, #8
 8001aac:	4413      	add	r3, r2
 8001aae:	3b2e      	subs	r3, #46	; 0x2e
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
			break;
 8001ab4:	e02c      	b.n	8001b10 <updateStatus+0x1a8>
			LED_Color_Data_Staus[i][0] = (int)(255 * brightness);
 8001ab6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001b34 <updateStatus+0x1cc>
 8001aba:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8001b38 <updateStatus+0x1d0>
 8001abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ac6:	edc7 7a01 	vstr	s15, [r7, #4]
 8001aca:	7939      	ldrb	r1, [r7, #4]
 8001acc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ace:	4613      	mov	r3, r2
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	4413      	add	r3, r2
 8001ad4:	3330      	adds	r3, #48	; 0x30
 8001ad6:	f107 0208 	add.w	r2, r7, #8
 8001ada:	4413      	add	r3, r2
 8001adc:	3b30      	subs	r3, #48	; 0x30
 8001ade:	460a      	mov	r2, r1
 8001ae0:	701a      	strb	r2, [r3, #0]
			LED_Color_Data_Staus[i][1] = 0;
 8001ae2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	4413      	add	r3, r2
 8001aea:	3330      	adds	r3, #48	; 0x30
 8001aec:	f107 0208 	add.w	r2, r7, #8
 8001af0:	4413      	add	r3, r2
 8001af2:	3b2f      	subs	r3, #47	; 0x2f
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
			LED_Color_Data_Staus[i][2] = 0;
 8001af8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001afa:	4613      	mov	r3, r2
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	4413      	add	r3, r2
 8001b00:	3330      	adds	r3, #48	; 0x30
 8001b02:	f107 0208 	add.w	r2, r7, #8
 8001b06:	4413      	add	r3, r2
 8001b08:	3b2e      	subs	r3, #46	; 0x2e
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
			break;
 8001b0e:	bf00      	nop
	for (int i = 0; i < 14; i++) {
 8001b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b12:	3301      	adds	r3, #1
 8001b14:	637b      	str	r3, [r7, #52]	; 0x34
 8001b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b18:	2b0d      	cmp	r3, #13
 8001b1a:	f77f af2b 	ble.w	8001974 <updateStatus+0xc>
		}
	}
	setLEDs(LED_Color_Data_Staus);
 8001b1e:	f107 0308 	add.w	r3, r7, #8
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fa64 	bl	8000ff0 <setLEDs>
}
 8001b28:	bf00      	nop
 8001b2a:	3738      	adds	r7, #56	; 0x38
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	24000bf0 	.word	0x24000bf0
 8001b34:	3ecccccd 	.word	0x3ecccccd
 8001b38:	437f0000 	.word	0x437f0000
 8001b3c:	10624dd3 	.word	0x10624dd3
 8001b40:	42480000 	.word	0x42480000

08001b44 <disarm>:
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;
uint8_t LED_Color_Data[14][3];

int disarm(char *state) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	2102      	movs	r1, #2
 8001b50:	4823      	ldr	r0, [pc, #140]	; (8001be0 <disarm+0x9c>)
 8001b52:	f006 fe73 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2104      	movs	r1, #4
 8001b5a:	4821      	ldr	r0, [pc, #132]	; (8001be0 <disarm+0x9c>)
 8001b5c:	f006 fe6e 	bl	800883c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 8001b60:	2200      	movs	r2, #0
 8001b62:	2102      	movs	r1, #2
 8001b64:	481f      	ldr	r0, [pc, #124]	; (8001be4 <disarm+0xa0>)
 8001b66:	f006 fe69 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b70:	481d      	ldr	r0, [pc, #116]	; (8001be8 <disarm+0xa4>)
 8001b72:	f006 fe63 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b7c:	481a      	ldr	r0, [pc, #104]	; (8001be8 <disarm+0xa4>)
 8001b7e:	f006 fe5d 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b88:	4817      	ldr	r0, [pc, #92]	; (8001be8 <disarm+0xa4>)
 8001b8a:	f006 fe57 	bl	800883c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2102      	movs	r1, #2
 8001b92:	4816      	ldr	r0, [pc, #88]	; (8001bec <disarm+0xa8>)
 8001b94:	f006 fe52 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b9e:	4814      	ldr	r0, [pc, #80]	; (8001bf0 <disarm+0xac>)
 8001ba0:	f006 fe4c 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001baa:	4811      	ldr	r0, [pc, #68]	; (8001bf0 <disarm+0xac>)
 8001bac:	f006 fe46 	bl	800883c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bb6:	480e      	ldr	r0, [pc, #56]	; (8001bf0 <disarm+0xac>)
 8001bb8:	f006 fe40 	bl	800883c <HAL_GPIO_WritePin>


	setStatus("ARM", 2);
 8001bbc:	2102      	movs	r1, #2
 8001bbe:	480d      	ldr	r0, [pc, #52]	; (8001bf4 <disarm+0xb0>)
 8001bc0:	f7ff fe10 	bl	80017e4 <setStatus>

	strcpy(state, "DISARMED");
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	490c      	ldr	r1, [pc, #48]	; (8001bf8 <disarm+0xb4>)
 8001bc8:	461a      	mov	r2, r3
 8001bca:	460b      	mov	r3, r1
 8001bcc:	cb03      	ldmia	r3!, {r0, r1}
 8001bce:	6010      	str	r0, [r2, #0]
 8001bd0:	6051      	str	r1, [r2, #4]
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	7213      	strb	r3, [r2, #8]
	return 0;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	58020000 	.word	0x58020000
 8001be4:	58020400 	.word	0x58020400
 8001be8:	58021400 	.word	0x58021400
 8001bec:	58021800 	.word	0x58021800
 8001bf0:	58021000 	.word	0x58021000
 8001bf4:	0801c4cc 	.word	0x0801c4cc
 8001bf8:	0801c4d0 	.word	0x0801c4d0

08001bfc <Baro2_Read_Register>:
	for (int i = 0; i < 4; i++) {
		x[i] = temp[i];
	}
}

uint8_t Baro2_Read_Register(uint8_t addr) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	addr |= (1 << 7);
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c16:	480d      	ldr	r0, [pc, #52]	; (8001c4c <Baro2_Read_Register+0x50>)
 8001c18:	f006 fe10 	bl	800883c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 8001c1c:	1df9      	adds	r1, r7, #7
 8001c1e:	2364      	movs	r3, #100	; 0x64
 8001c20:	2201      	movs	r2, #1
 8001c22:	480b      	ldr	r0, [pc, #44]	; (8001c50 <Baro2_Read_Register+0x54>)
 8001c24:	f00d ffb2 	bl	800fb8c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8001c28:	f107 010f 	add.w	r1, r7, #15
 8001c2c:	2364      	movs	r3, #100	; 0x64
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4807      	ldr	r0, [pc, #28]	; (8001c50 <Baro2_Read_Register+0x54>)
 8001c32:	f00e f9a7 	bl	800ff84 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, 1);
 8001c36:	2201      	movs	r2, #1
 8001c38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c3c:	4803      	ldr	r0, [pc, #12]	; (8001c4c <Baro2_Read_Register+0x50>)
 8001c3e:	f006 fdfd 	bl	800883c <HAL_GPIO_WritePin>

	return reg_value;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	58020c00 	.word	0x58020c00
 8001c50:	24000fc8 	.word	0x24000fc8

08001c54 <Baro2_Get_Pressure>:

	Baro2_Write_Register(0x10, 0b01000000); //50Hz refresh rate, low pass off
	Baro2_Write_Register(0x11, 0b00000010); //enables low noise mode
}

int32_t Baro2_Get_Pressure(){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
	uint8_t BARO_L = Baro2_Read_Register(0x28);
 8001c5a:	2028      	movs	r0, #40	; 0x28
 8001c5c:	f7ff ffce 	bl	8001bfc <Baro2_Read_Register>
 8001c60:	4603      	mov	r3, r0
 8001c62:	71fb      	strb	r3, [r7, #7]
	uint8_t BARO_M = Baro2_Read_Register(0x29);
 8001c64:	2029      	movs	r0, #41	; 0x29
 8001c66:	f7ff ffc9 	bl	8001bfc <Baro2_Read_Register>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71bb      	strb	r3, [r7, #6]
	uint8_t BARO_H = Baro2_Read_Register(0x2A);
 8001c6e:	202a      	movs	r0, #42	; 0x2a
 8001c70:	f7ff ffc4 	bl	8001bfc <Baro2_Read_Register>
 8001c74:	4603      	mov	r3, r0
 8001c76:	717b      	strb	r3, [r7, #5]

	int32_t BARO = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	603b      	str	r3, [r7, #0]
	BARO = ((int32_t)BARO_H << 24) | ((int32_t)BARO_M << 16) | ((int32_t)BARO_L << 8);
 8001c7c:	797b      	ldrb	r3, [r7, #5]
 8001c7e:	061a      	lsls	r2, r3, #24
 8001c80:	79bb      	ldrb	r3, [r7, #6]
 8001c82:	041b      	lsls	r3, r3, #16
 8001c84:	431a      	orrs	r2, r3
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	021b      	lsls	r3, r3, #8
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	603b      	str	r3, [r7, #0]
	return BARO;
 8001c8e:	683b      	ldr	r3, [r7, #0]

}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c98:	b5b0      	push	{r4, r5, r7, lr}
 8001c9a:	ed2d 8b0a 	vpush	{d8-d12}
 8001c9e:	f6ad 0d68 	subw	sp, sp, #2152	; 0x868
 8001ca2:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE BEGIN 1 */
	char state[50] = "DISARMED";
 8001ca4:	4adc      	ldr	r2, [pc, #880]	; (8002018 <main+0x380>)
 8001ca6:	f207 73b4 	addw	r3, r7, #1972	; 0x7b4
 8001caa:	6810      	ldr	r0, [r2, #0]
 8001cac:	6851      	ldr	r1, [r2, #4]
 8001cae:	c303      	stmia	r3!, {r0, r1}
 8001cb0:	7a12      	ldrb	r2, [r2, #8]
 8001cb2:	701a      	strb	r2, [r3, #0]
 8001cb4:	f207 73bd 	addw	r3, r7, #1981	; 0x7bd
 8001cb8:	2229      	movs	r2, #41	; 0x29
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f017 f842 	bl	8018d46 <memset>


	FRESULT res; /* FatFs function common result code */
	uint32_t byteswritten, bytesread; /* File write/read counts */
	uint8_t wtext[] = "STM32 FATFS works great!"; /* File write buffer */
 8001cc2:	4bd6      	ldr	r3, [pc, #856]	; (800201c <main+0x384>)
 8001cc4:	f507 64f3 	add.w	r4, r7, #1944	; 0x798
 8001cc8:	461d      	mov	r5, r3
 8001cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001cd2:	c403      	stmia	r4!, {r0, r1}
 8001cd4:	7022      	strb	r2, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cd6:	f002 fa6d 	bl	80041b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cda:	f000 f9b9 	bl	8002050 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001cde:	f000 fa33 	bl	8002148 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ce2:	f000 ffbb 	bl	8002c5c <MX_GPIO_Init>
  MX_DMA_Init();
 8001ce6:	f000 ff59 	bl	8002b9c <MX_DMA_Init>
  MX_SPI3_Init();
 8001cea:	f000 fcb3 	bl	8002654 <MX_SPI3_Init>
  MX_FDCAN3_Init();
 8001cee:	f000 fb43 	bl	8002378 <MX_FDCAN3_Init>
  MX_USART6_UART_Init();
 8001cf2:	f000 ff07 	bl	8002b04 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001cf6:	f000 fa59 	bl	80021ac <MX_ADC1_Init>
  MX_TIM4_Init();
 8001cfa:	f000 fdbd 	bl	8002878 <MX_TIM4_Init>
  MX_ADC3_Init();
 8001cfe:	f000 facd 	bl	800229c <MX_ADC3_Init>
  MX_SPI2_Init();
 8001d02:	f000 fc51 	bl	80025a8 <MX_SPI2_Init>
  MX_I2C2_Init();
 8001d06:	f000 fb9b 	bl	8002440 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001d0a:	f000 fcf9 	bl	8002700 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001d0e:	f000 fe2f 	bl	8002970 <MX_TIM5_Init>
  MX_TIM3_Init();
 8001d12:	f000 fd4d 	bl	80027b0 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8001d16:	f015 fb9f 	bl	8017458 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8001d1a:	f000 fbef 	bl	80024fc <MX_SPI1_Init>
  MX_UART4_Init();
 8001d1e:	f000 fea5 	bl	8002a6c <MX_UART4_Init>
  MX_FATFS_Init();
 8001d22:	f013 f92d 	bl	8014f80 <MX_FATFS_Init>
  MX_SDMMC2_SD_Init();
 8001d26:	f000 fbcb 	bl	80024c0 <MX_SDMMC2_SD_Init>
  MX_TIM13_Init();
 8001d2a:	f000 fe7b 	bl	8002a24 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  	char debugmsg[200];
  	sprintf(debugmsg, "debug: %d\n", MAX_M10s_init(&hi2c2));
 8001d2e:	48bc      	ldr	r0, [pc, #752]	; (8002020 <main+0x388>)
 8001d30:	f001 f948 	bl	8002fc4 <MAX_M10s_init>
 8001d34:	4603      	mov	r3, r0
 8001d36:	461a      	mov	r2, r3
 8001d38:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001d3c:	49b9      	ldr	r1, [pc, #740]	; (8002024 <main+0x38c>)
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f016 ff9e 	bl	8018c80 <siprintf>
  	CDC_Transmit_HS(debugmsg, strlen(debugmsg));
 8001d44:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fb41 	bl	80003d0 <strlen>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001d54:	4611      	mov	r1, r2
 8001d56:	4618      	mov	r0, r3
 8001d58:	f015 fc3e 	bl	80175d8 <CDC_Transmit_HS>
	if (MAX_M10s_init(&hi2c2)){
 8001d5c:	48b0      	ldr	r0, [pc, #704]	; (8002020 <main+0x388>)
 8001d5e:	f001 f931 	bl	8002fc4 <MAX_M10s_init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d004      	beq.n	8001d72 <main+0xda>
		setStatus("GPS", 0);
 8001d68:	2100      	movs	r1, #0
 8001d6a:	48af      	ldr	r0, [pc, #700]	; (8002028 <main+0x390>)
 8001d6c:	f7ff fd3a 	bl	80017e4 <setStatus>
 8001d70:	e003      	b.n	8001d7a <main+0xe2>

	}else{
		setStatus("GPS", 2);
 8001d72:	2102      	movs	r1, #2
 8001d74:	48ac      	ldr	r0, [pc, #688]	; (8002028 <main+0x390>)
 8001d76:	f7ff fd35 	bl	80017e4 <setStatus>

	}
	//MAX_M10S_init(&hi2c2);
	const int MAX = 50;
 8001d7a:	2332      	movs	r3, #50	; 0x32
 8001d7c:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
	const double SPEED = 2.0 / 2000;
 8001d80:	a39f      	add	r3, pc, #636	; (adr r3, 8002000 <main+0x368>)
 8001d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d86:	f507 61ff 	add.w	r1, r7, #2040	; 0x7f8
 8001d8a:	e9c1 2300 	strd	r2, r3, [r1]
	const double r_offset = 0;
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	f04f 0300 	mov.w	r3, #0
 8001d96:	f507 61fe 	add.w	r1, r7, #2032	; 0x7f0
 8001d9a:	e9c1 2300 	strd	r2, r3, [r1]
	const double g_offset = 1;
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	4ba2      	ldr	r3, [pc, #648]	; (800202c <main+0x394>)
 8001da4:	f507 61fd 	add.w	r1, r7, #2024	; 0x7e8
 8001da8:	e9c1 2300 	strd	r2, r3, [r1]
	const double b_offset = 2;
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001db4:	f607 0128 	addw	r1, r7, #2088	; 0x828
 8001db8:	e9c1 2300 	strd	r2, r3, [r1]


	uint8_t LG_status = LG_Check();
 8001dbc:	f7ff fb74 	bl	80014a8 <LG_Check>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f887 3827 	strb.w	r3, [r7, #2087]	; 0x827

	if(LG_status & 1){
 8001dc6:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d004      	beq.n	8001ddc <main+0x144>
		setStatus("LG 1", 2);
 8001dd2:	2102      	movs	r1, #2
 8001dd4:	4896      	ldr	r0, [pc, #600]	; (8002030 <main+0x398>)
 8001dd6:	f7ff fd05 	bl	80017e4 <setStatus>
 8001dda:	e003      	b.n	8001de4 <main+0x14c>
	}else{
		setStatus("LG 1", 0);
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4894      	ldr	r0, [pc, #592]	; (8002030 <main+0x398>)
 8001de0:	f7ff fd00 	bl	80017e4 <setStatus>
	}

	if(LG_status & 2){
 8001de4:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d004      	beq.n	8001dfa <main+0x162>
		setStatus("LG 2", 2);
 8001df0:	2102      	movs	r1, #2
 8001df2:	4890      	ldr	r0, [pc, #576]	; (8002034 <main+0x39c>)
 8001df4:	f7ff fcf6 	bl	80017e4 <setStatus>
 8001df8:	e003      	b.n	8001e02 <main+0x16a>
	}else{
		setStatus("LG 2", 0);
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	488d      	ldr	r0, [pc, #564]	; (8002034 <main+0x39c>)
 8001dfe:	f7ff fcf1 	bl	80017e4 <setStatus>
	}

	CDC_Transmit_HS("hi", strlen("hi"));
 8001e02:	2102      	movs	r1, #2
 8001e04:	488c      	ldr	r0, [pc, #560]	; (8002038 <main+0x3a0>)
 8001e06:	f015 fbe7 	bl	80175d8 <CDC_Transmit_HS>
	LG_Configure();
 8001e0a:	f7ff fb7f 	bl	800150c <LG_Configure>
	HAL_Delay(3000);
 8001e0e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001e12:	f002 fa61 	bl	80042d8 <HAL_Delay>
	HG2_Write_Register(0x1C, 0b10111111);
 8001e16:	21bf      	movs	r1, #191	; 0xbf
 8001e18:	201c      	movs	r0, #28
 8001e1a:	f7fe fe53 	bl	8000ac4 <HG2_Write_Register>
	HAL_Delay(2);
 8001e1e:	2002      	movs	r0, #2
 8001e20:	f002 fa5a 	bl	80042d8 <HAL_Delay>

	HG2_Write_Register(0x1B, 0b01011000);
 8001e24:	2158      	movs	r1, #88	; 0x58
 8001e26:	201b      	movs	r0, #27
 8001e28:	f7fe fe4c 	bl	8000ac4 <HG2_Write_Register>
	HG2_Write_Register(0x1B, 0b11011000);
 8001e2c:	21d8      	movs	r1, #216	; 0xd8
 8001e2e:	201b      	movs	r0, #27
 8001e30:	f7fe fe48 	bl	8000ac4 <HG2_Write_Register>


	double temperature = 275.15;
 8001e34:	a374      	add	r3, pc, #464	; (adr r3, 8002008 <main+0x370>)
 8001e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3a:	f607 0118 	addw	r1, r7, #2072	; 0x818
 8001e3e:	e9c1 2300 	strd	r2, r3, [r1]
	double sea_level_pressure = 101.7;
 8001e42:	a373      	add	r3, pc, #460	; (adr r3, 8002010 <main+0x378>)
 8001e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e48:	f507 6101 	add.w	r1, r7, #2064	; 0x810
 8001e4c:	e9c1 2300 	strd	r2, r3, [r1]

	int index = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	f8c7 380c 	str.w	r3, [r7, #2060]	; 0x80c
	double avg_tab[100];

	for(int i = 0; i < 14; i++){
 8001e56:	2300      	movs	r3, #0
 8001e58:	f8c7 3808 	str.w	r3, [r7, #2056]	; 0x808
 8001e5c:	e021      	b.n	8001ea2 <main+0x20a>
		LED_Color_Data[i][0] = 0;
 8001e5e:	4977      	ldr	r1, [pc, #476]	; (800203c <main+0x3a4>)
 8001e60:	f8d7 2808 	ldr.w	r2, [r7, #2056]	; 0x808
 8001e64:	4613      	mov	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
		LED_Color_Data[i][1] = 255;
 8001e70:	4972      	ldr	r1, [pc, #456]	; (800203c <main+0x3a4>)
 8001e72:	f8d7 2808 	ldr.w	r2, [r7, #2056]	; 0x808
 8001e76:	4613      	mov	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4413      	add	r3, r2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	3301      	adds	r3, #1
 8001e80:	22ff      	movs	r2, #255	; 0xff
 8001e82:	701a      	strb	r2, [r3, #0]
		LED_Color_Data[i][2] = 0;
 8001e84:	496d      	ldr	r1, [pc, #436]	; (800203c <main+0x3a4>)
 8001e86:	f8d7 2808 	ldr.w	r2, [r7, #2056]	; 0x808
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	4413      	add	r3, r2
 8001e90:	440b      	add	r3, r1
 8001e92:	3302      	adds	r3, #2
 8001e94:	2200      	movs	r2, #0
 8001e96:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 14; i++){
 8001e98:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f8c7 3808 	str.w	r3, [r7, #2056]	; 0x808
 8001ea2:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 8001ea6:	2b0d      	cmp	r3, #13
 8001ea8:	ddd9      	ble.n	8001e5e <main+0x1c6>

	}
	disarm(state);
 8001eaa:	f207 73b4 	addw	r3, r7, #1972	; 0x7b4
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff fe48 	bl	8001b44 <disarm>
	setLEDs(LED_Color_Data);
 8001eb4:	4861      	ldr	r0, [pc, #388]	; (800203c <main+0x3a4>)
 8001eb6:	f7ff f89b 	bl	8000ff0 <setLEDs>
	setStatus("CAN", 1);
 8001eba:	2101      	movs	r1, #1
 8001ebc:	4860      	ldr	r0, [pc, #384]	; (8002040 <main+0x3a8>)
 8001ebe:	f7ff fc91 	bl	80017e4 <setStatus>
	for(int i = 0; i < 100; i++){
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
 8001ec8:	e012      	b.n	8001ef0 <main+0x258>
		avg_tab[i] = 0;
 8001eca:	f607 0338 	addw	r3, r7, #2104	; 0x838
 8001ece:	f5a3 62d1 	sub.w	r2, r3, #1672	; 0x688
 8001ed2:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	18d1      	adds	r1, r2, r3
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	f04f 0300 	mov.w	r3, #0
 8001ee2:	e9c1 2300 	strd	r2, r3, [r1]
	for(int i = 0; i < 100; i++){
 8001ee6:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8001eea:	3301      	adds	r3, #1
 8001eec:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
 8001ef0:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8001ef4:	2b63      	cmp	r3, #99	; 0x63
 8001ef6:	dde8      	ble.n	8001eca <main+0x232>
	}
	LoRA_begin(868000000);
 8001ef8:	4852      	ldr	r0, [pc, #328]	; (8002044 <main+0x3ac>)
 8001efa:	f7fe ffd5 	bl	8000ea8 <LoRA_begin>
	char msg[250];
	while (1) {
		updateStatus();
 8001efe:	f7ff fd33 	bl	8001968 <updateStatus>
		float temp = 0.0f;
 8001f02:	f04f 0300 	mov.w	r3, #0
 8001f06:	f607 0204 	addw	r2, r7, #2052	; 0x804
 8001f0a:	6013      	str	r3, [r2, #0]

		//LoRA_sendPacket("hahaha");
		sprintf(msg, "baro: %d, gyro-x: %f, gyro-y: %f, gyro-z: %f, acc-x: %f, acc-y: %f, acc-z: %f\n",
 8001f0c:	f7ff fea2 	bl	8001c54 <Baro2_Get_Pressure>
 8001f10:	4604      	mov	r4, r0
		Baro2_Get_Pressure(),
		LG_Get_Gyro_X(),
 8001f12:	f7ff fb0d 	bl	8001530 <LG_Get_Gyro_X>
 8001f16:	eef0 7a40 	vmov.f32	s15, s0
		sprintf(msg, "baro: %d, gyro-x: %f, gyro-y: %f, gyro-z: %f, acc-x: %f, acc-y: %f, acc-z: %f\n",
 8001f1a:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
		LG_Get_Gyro_Y(),
 8001f1e:	f7ff fb3f 	bl	80015a0 <LG_Get_Gyro_Y>
 8001f22:	eef0 7a40 	vmov.f32	s15, s0
		sprintf(msg, "baro: %d, gyro-x: %f, gyro-y: %f, gyro-z: %f, acc-x: %f, acc-y: %f, acc-z: %f\n",
 8001f26:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
		LG_Get_Gyro_Z(),
 8001f2a:	f7ff fb71 	bl	8001610 <LG_Get_Gyro_Z>
 8001f2e:	eef0 7a40 	vmov.f32	s15, s0
		sprintf(msg, "baro: %d, gyro-x: %f, gyro-y: %f, gyro-z: %f, acc-x: %f, acc-y: %f, acc-z: %f\n",
 8001f32:	eeb7 aae7 	vcvt.f64.f32	d10, s15
		LG_Get_Acc_X(),
 8001f36:	f7ff fba3 	bl	8001680 <LG_Get_Acc_X>
 8001f3a:	eef0 7a40 	vmov.f32	s15, s0
		sprintf(msg, "baro: %d, gyro-x: %f, gyro-y: %f, gyro-z: %f, acc-x: %f, acc-y: %f, acc-z: %f\n",
 8001f3e:	eeb7 bae7 	vcvt.f64.f32	d11, s15
		LG_Get_Acc_Y(),
 8001f42:	f7ff fbd9 	bl	80016f8 <LG_Get_Acc_Y>
 8001f46:	eef0 7a40 	vmov.f32	s15, s0
		sprintf(msg, "baro: %d, gyro-x: %f, gyro-y: %f, gyro-z: %f, acc-x: %f, acc-y: %f, acc-z: %f\n",
 8001f4a:	eeb7 cae7 	vcvt.f64.f32	d12, s15
		LG_Get_Acc_Z()
 8001f4e:	f7ff fc0f 	bl	8001770 <LG_Get_Acc_Z>
 8001f52:	eef0 7a40 	vmov.f32	s15, s0
		sprintf(msg, "baro: %d, gyro-x: %f, gyro-y: %f, gyro-z: %f, acc-x: %f, acc-y: %f, acc-z: %f\n",
 8001f56:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f5a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001f5e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8001f62:	ed8d cb08 	vstr	d12, [sp, #32]
 8001f66:	ed8d bb06 	vstr	d11, [sp, #24]
 8001f6a:	ed8d ab04 	vstr	d10, [sp, #16]
 8001f6e:	ed8d 9b02 	vstr	d9, [sp, #8]
 8001f72:	ed8d 8b00 	vstr	d8, [sp]
 8001f76:	4622      	mov	r2, r4
 8001f78:	4933      	ldr	r1, [pc, #204]	; (8002048 <main+0x3b0>)
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f016 fe80 	bl	8018c80 <siprintf>
		);
		CDC_Transmit_HS(msg, strlen(msg));
 8001f80:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fa23 	bl	80003d0 <strlen>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001f90:	4611      	mov	r1, r2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f015 fb20 	bl	80175d8 <CDC_Transmit_HS>
		LoRA_sendPacket(msg);
 8001f98:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7fe fffc 	bl	8000f9a <LoRA_sendPacket>
		HAL_Delay(100);
 8001fa2:	2064      	movs	r0, #100	; 0x64
 8001fa4:	f002 f998 	bl	80042d8 <HAL_Delay>

		//LoRA_sendPacket("whatthehell");
		int16_t hg2_data[6];
		HG2_Get_Acc(hg2_data);
 8001fa8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe fdb1 	bl	8000b14 <HG2_Get_Acc>


		HAL_Delay(100);
 8001fb2:	2064      	movs	r0, #100	; 0x64
 8001fb4:	f002 f990 	bl	80042d8 <HAL_Delay>

		sprintf(msg, "temp: %f\n", temp);
 8001fb8:	f607 0304 	addw	r3, r7, #2052	; 0x804
 8001fbc:	edd3 7a00 	vldr	s15, [r3]
 8001fc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001fc4:	f107 00b4 	add.w	r0, r7, #180	; 0xb4
 8001fc8:	ec53 2b17 	vmov	r2, r3, d7
 8001fcc:	491f      	ldr	r1, [pc, #124]	; (800204c <main+0x3b4>)
 8001fce:	f016 fe57 	bl	8018c80 <siprintf>
		CDC_Transmit_HS(msg, strlen(msg));
 8001fd2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe f9fa 	bl	80003d0 <strlen>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f015 faf7 	bl	80175d8 <CDC_Transmit_HS>
		LoRA_sendPacket(msg);
 8001fea:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe ffd3 	bl	8000f9a <LoRA_sendPacket>
		HAL_Delay(100);
 8001ff4:	2064      	movs	r0, #100	; 0x64
 8001ff6:	f002 f96f 	bl	80042d8 <HAL_Delay>
	while (1) {
 8001ffa:	e780      	b.n	8001efe <main+0x266>
 8001ffc:	f3af 8000 	nop.w
 8002000:	d2f1a9fc 	.word	0xd2f1a9fc
 8002004:	3f50624d 	.word	0x3f50624d
 8002008:	66666666 	.word	0x66666666
 800200c:	40713266 	.word	0x40713266
 8002010:	cccccccd 	.word	0xcccccccd
 8002014:	40596ccc 	.word	0x40596ccc
 8002018:	0801c4d0 	.word	0x0801c4d0
 800201c:	0801c568 	.word	0x0801c568
 8002020:	24000e70 	.word	0x24000e70
 8002024:	0801c4e4 	.word	0x0801c4e4
 8002028:	0801c4f0 	.word	0x0801c4f0
 800202c:	3ff00000 	.word	0x3ff00000
 8002030:	0801c4f4 	.word	0x0801c4f4
 8002034:	0801c4fc 	.word	0x0801c4fc
 8002038:	0801c504 	.word	0x0801c504
 800203c:	240015d4 	.word	0x240015d4
 8002040:	0801c508 	.word	0x0801c508
 8002044:	33bca100 	.word	0x33bca100
 8002048:	0801c50c 	.word	0x0801c50c
 800204c:	0801c55c 	.word	0x0801c55c

08002050 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b09c      	sub	sp, #112	; 0x70
 8002054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800205a:	224c      	movs	r2, #76	; 0x4c
 800205c:	2100      	movs	r1, #0
 800205e:	4618      	mov	r0, r3
 8002060:	f016 fe71 	bl	8018d46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	2220      	movs	r2, #32
 8002068:	2100      	movs	r1, #0
 800206a:	4618      	mov	r0, r3
 800206c:	f016 fe6b 	bl	8018d46 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002070:	2002      	movs	r0, #2
 8002072:	f008 fc03 	bl	800a87c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002076:	2300      	movs	r3, #0
 8002078:	603b      	str	r3, [r7, #0]
 800207a:	4b32      	ldr	r3, [pc, #200]	; (8002144 <SystemClock_Config+0xf4>)
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002082:	4a30      	ldr	r2, [pc, #192]	; (8002144 <SystemClock_Config+0xf4>)
 8002084:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002088:	6193      	str	r3, [r2, #24]
 800208a:	4b2e      	ldr	r3, [pc, #184]	; (8002144 <SystemClock_Config+0xf4>)
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002092:	603b      	str	r3, [r7, #0]
 8002094:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002096:	bf00      	nop
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <SystemClock_Config+0xf4>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020a4:	d1f8      	bne.n	8002098 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80020a6:	2323      	movs	r3, #35	; 0x23
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80020b0:	2301      	movs	r3, #1
 80020b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80020b4:	2340      	movs	r3, #64	; 0x40
 80020b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80020b8:	2301      	movs	r3, #1
 80020ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020bc:	2302      	movs	r3, #2
 80020be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020c0:	2300      	movs	r3, #0
 80020c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80020c4:	2304      	movs	r3, #4
 80020c6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80020c8:	230c      	movs	r3, #12
 80020ca:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80020cc:	2301      	movs	r3, #1
 80020ce:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 12;
 80020d0:	230c      	movs	r3, #12
 80020d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80020d4:	2302      	movs	r3, #2
 80020d6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80020d8:	230c      	movs	r3, #12
 80020da:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80020dc:	2300      	movs	r3, #0
 80020de:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e8:	4618      	mov	r0, r3
 80020ea:	f008 fc11 	bl	800a910 <HAL_RCC_OscConfig>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80020f4:	f000 ff2a 	bl	8002f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020f8:	233f      	movs	r3, #63	; 0x3f
 80020fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020fc:	2303      	movs	r3, #3
 80020fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002100:	2300      	movs	r3, #0
 8002102:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002104:	2308      	movs	r3, #8
 8002106:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002108:	2340      	movs	r3, #64	; 0x40
 800210a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800210c:	2340      	movs	r3, #64	; 0x40
 800210e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002110:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002114:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002116:	2340      	movs	r3, #64	; 0x40
 8002118:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	2101      	movs	r1, #1
 800211e:	4618      	mov	r0, r3
 8002120:	f008 ffd0 	bl	800b0c4 <HAL_RCC_ClockConfig>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <SystemClock_Config+0xde>
  {
    Error_Handler();
 800212a:	f000 ff0f 	bl	8002f4c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800212e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002132:	2100      	movs	r1, #0
 8002134:	2000      	movs	r0, #0
 8002136:	f009 f97b 	bl	800b430 <HAL_RCC_MCOConfig>
}
 800213a:	bf00      	nop
 800213c:	3770      	adds	r7, #112	; 0x70
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	58024800 	.word	0x58024800

08002148 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b0ae      	sub	sp, #184	; 0xb8
 800214c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800214e:	463b      	mov	r3, r7
 8002150:	22b8      	movs	r2, #184	; 0xb8
 8002152:	2100      	movs	r1, #0
 8002154:	4618      	mov	r0, r3
 8002156:	f016 fdf6 	bl	8018d46 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI3
 800215a:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 800215e:	f04f 0300 	mov.w	r3, #0
 8002162:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8002166:	2304      	movs	r3, #4
 8002168:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 800216a:	230c      	movs	r3, #12
 800216c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 800216e:	2304      	movs	r3, #4
 8002170:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002172:	2302      	movs	r3, #2
 8002174:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002176:	2302      	movs	r3, #2
 8002178:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800217a:	23c0      	movs	r3, #192	; 0xc0
 800217c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8002186:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800218a:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800218c:	2300      	movs	r3, #0
 800218e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002192:	463b      	mov	r3, r7
 8002194:	4618      	mov	r0, r3
 8002196:	f009 fb8b 	bl	800b8b0 <HAL_RCCEx_PeriphCLKConfig>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 80021a0:	f000 fed4 	bl	8002f4c <Error_Handler>
  }
}
 80021a4:	bf00      	nop
 80021a6:	37b8      	adds	r7, #184	; 0xb8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08c      	sub	sp, #48	; 0x30
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80021b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80021be:	463b      	mov	r3, r7
 80021c0:	2224      	movs	r2, #36	; 0x24
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f016 fdbe 	bl	8018d46 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80021ca:	4b31      	ldr	r3, [pc, #196]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021cc:	4a31      	ldr	r2, [pc, #196]	; (8002294 <MX_ADC1_Init+0xe8>)
 80021ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 80021d0:	4b2f      	ldr	r3, [pc, #188]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021d2:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 80021d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80021d8:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80021de:	4b2c      	ldr	r3, [pc, #176]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021e4:	4b2a      	ldr	r3, [pc, #168]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021e6:	2204      	movs	r2, #4
 80021e8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80021ea:	4b29      	ldr	r3, [pc, #164]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80021f0:	4b27      	ldr	r3, [pc, #156]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80021f6:	4b26      	ldr	r3, [pc, #152]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021f8:	2201      	movs	r2, #1
 80021fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80021fc:	4b24      	ldr	r3, [pc, #144]	; (8002290 <MX_ADC1_Init+0xe4>)
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002204:	4b22      	ldr	r3, [pc, #136]	; (8002290 <MX_ADC1_Init+0xe4>)
 8002206:	2200      	movs	r2, #0
 8002208:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800220a:	4b21      	ldr	r3, [pc, #132]	; (8002290 <MX_ADC1_Init+0xe4>)
 800220c:	2200      	movs	r2, #0
 800220e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002210:	4b1f      	ldr	r3, [pc, #124]	; (8002290 <MX_ADC1_Init+0xe4>)
 8002212:	2200      	movs	r2, #0
 8002214:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002216:	4b1e      	ldr	r3, [pc, #120]	; (8002290 <MX_ADC1_Init+0xe4>)
 8002218:	2200      	movs	r2, #0
 800221a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800221c:	4b1c      	ldr	r3, [pc, #112]	; (8002290 <MX_ADC1_Init+0xe4>)
 800221e:	2200      	movs	r2, #0
 8002220:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8002222:	4b1b      	ldr	r3, [pc, #108]	; (8002290 <MX_ADC1_Init+0xe4>)
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800222a:	4819      	ldr	r0, [pc, #100]	; (8002290 <MX_ADC1_Init+0xe4>)
 800222c:	f002 fad4 	bl	80047d8 <HAL_ADC_Init>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002236:	f000 fe89 	bl	8002f4c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800223a:	2300      	movs	r3, #0
 800223c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800223e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002242:	4619      	mov	r1, r3
 8002244:	4812      	ldr	r0, [pc, #72]	; (8002290 <MX_ADC1_Init+0xe4>)
 8002246:	f003 fb0f 	bl	8005868 <HAL_ADCEx_MultiModeConfigChannel>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8002250:	f000 fe7c 	bl	8002f4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002254:	4b10      	ldr	r3, [pc, #64]	; (8002298 <MX_ADC1_Init+0xec>)
 8002256:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002258:	2306      	movs	r3, #6
 800225a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 800225c:	2303      	movs	r3, #3
 800225e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002260:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002264:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002266:	2304      	movs	r3, #4
 8002268:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800226e:	2300      	movs	r3, #0
 8002270:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002274:	463b      	mov	r3, r7
 8002276:	4619      	mov	r1, r3
 8002278:	4805      	ldr	r0, [pc, #20]	; (8002290 <MX_ADC1_Init+0xe4>)
 800227a:	f002 fcb5 	bl	8004be8 <HAL_ADC_ConfigChannel>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8002284:	f000 fe62 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002288:	bf00      	nop
 800228a:	3730      	adds	r7, #48	; 0x30
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	24000c00 	.word	0x24000c00
 8002294:	40022000 	.word	0x40022000
 8002298:	2a000400 	.word	0x2a000400

0800229c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	; 0x28
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022a2:	1d3b      	adds	r3, r7, #4
 80022a4:	2224      	movs	r2, #36	; 0x24
 80022a6:	2100      	movs	r1, #0
 80022a8:	4618      	mov	r0, r3
 80022aa:	f016 fd4c 	bl	8018d46 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80022ae:	4b2f      	ldr	r3, [pc, #188]	; (800236c <MX_ADC3_Init+0xd0>)
 80022b0:	4a2f      	ldr	r2, [pc, #188]	; (8002370 <MX_ADC3_Init+0xd4>)
 80022b2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 80022b4:	4b2d      	ldr	r3, [pc, #180]	; (800236c <MX_ADC3_Init+0xd0>)
 80022b6:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 80022ba:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80022bc:	4b2b      	ldr	r3, [pc, #172]	; (800236c <MX_ADC3_Init+0xd0>)
 80022be:	2208      	movs	r2, #8
 80022c0:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80022c2:	4b2a      	ldr	r3, [pc, #168]	; (800236c <MX_ADC3_Init+0xd0>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022c8:	4b28      	ldr	r3, [pc, #160]	; (800236c <MX_ADC3_Init+0xd0>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022ce:	4b27      	ldr	r3, [pc, #156]	; (800236c <MX_ADC3_Init+0xd0>)
 80022d0:	2204      	movs	r2, #4
 80022d2:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80022d4:	4b25      	ldr	r3, [pc, #148]	; (800236c <MX_ADC3_Init+0xd0>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80022da:	4b24      	ldr	r3, [pc, #144]	; (800236c <MX_ADC3_Init+0xd0>)
 80022dc:	2200      	movs	r2, #0
 80022de:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 80022e0:	4b22      	ldr	r3, [pc, #136]	; (800236c <MX_ADC3_Init+0xd0>)
 80022e2:	2201      	movs	r2, #1
 80022e4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80022e6:	4b21      	ldr	r3, [pc, #132]	; (800236c <MX_ADC3_Init+0xd0>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022ee:	4b1f      	ldr	r3, [pc, #124]	; (800236c <MX_ADC3_Init+0xd0>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022f4:	4b1d      	ldr	r3, [pc, #116]	; (800236c <MX_ADC3_Init+0xd0>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80022fa:	4b1c      	ldr	r3, [pc, #112]	; (800236c <MX_ADC3_Init+0xd0>)
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8002302:	4b1a      	ldr	r3, [pc, #104]	; (800236c <MX_ADC3_Init+0xd0>)
 8002304:	2200      	movs	r2, #0
 8002306:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002308:	4b18      	ldr	r3, [pc, #96]	; (800236c <MX_ADC3_Init+0xd0>)
 800230a:	2200      	movs	r2, #0
 800230c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800230e:	4b17      	ldr	r3, [pc, #92]	; (800236c <MX_ADC3_Init+0xd0>)
 8002310:	2200      	movs	r2, #0
 8002312:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002314:	4b15      	ldr	r3, [pc, #84]	; (800236c <MX_ADC3_Init+0xd0>)
 8002316:	2200      	movs	r2, #0
 8002318:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800231a:	4b14      	ldr	r3, [pc, #80]	; (800236c <MX_ADC3_Init+0xd0>)
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002322:	4812      	ldr	r0, [pc, #72]	; (800236c <MX_ADC3_Init+0xd0>)
 8002324:	f002 fa58 	bl	80047d8 <HAL_ADC_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 800232e:	f000 fe0d 	bl	8002f4c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002332:	4b10      	ldr	r3, [pc, #64]	; (8002374 <MX_ADC3_Init+0xd8>)
 8002334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002336:	2306      	movs	r3, #6
 8002338:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800233e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002342:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002344:	2304      	movs	r3, #4
 8002346:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 800234c:	2300      	movs	r3, #0
 800234e:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002350:	1d3b      	adds	r3, r7, #4
 8002352:	4619      	mov	r1, r3
 8002354:	4805      	ldr	r0, [pc, #20]	; (800236c <MX_ADC3_Init+0xd0>)
 8002356:	f002 fc47 	bl	8004be8 <HAL_ADC_ConfigChannel>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 8002360:	f000 fdf4 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002364:	bf00      	nop
 8002366:	3728      	adds	r7, #40	; 0x28
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	24000c70 	.word	0x24000c70
 8002370:	58026000 	.word	0x58026000
 8002374:	04300002 	.word	0x04300002

08002378 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 800237c:	4b2e      	ldr	r3, [pc, #184]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 800237e:	4a2f      	ldr	r2, [pc, #188]	; (800243c <MX_FDCAN3_Init+0xc4>)
 8002380:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002382:	4b2d      	ldr	r3, [pc, #180]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8002388:	4b2b      	ldr	r3, [pc, #172]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 800238a:	2200      	movs	r2, #0
 800238c:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 800238e:	4b2a      	ldr	r3, [pc, #168]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002390:	2200      	movs	r2, #0
 8002392:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8002394:	4b28      	ldr	r3, [pc, #160]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002396:	2200      	movs	r2, #0
 8002398:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 800239a:	4b27      	ldr	r3, [pc, #156]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 800239c:	2200      	movs	r2, #0
 800239e:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 16;
 80023a0:	4b25      	ldr	r3, [pc, #148]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023a2:	2210      	movs	r2, #16
 80023a4:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 80023a6:	4b24      	ldr	r3, [pc, #144]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023a8:	2201      	movs	r2, #1
 80023aa:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 80023ac:	4b22      	ldr	r3, [pc, #136]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023ae:	2202      	movs	r2, #2
 80023b0:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 80023b2:	4b21      	ldr	r3, [pc, #132]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023b4:	2202      	movs	r2, #2
 80023b6:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 80023b8:	4b1f      	ldr	r3, [pc, #124]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023ba:	2201      	movs	r2, #1
 80023bc:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 80023be:	4b1e      	ldr	r3, [pc, #120]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023c0:	2201      	movs	r2, #1
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 80023c4:	4b1c      	ldr	r3, [pc, #112]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 80023ca:	4b1b      	ldr	r3, [pc, #108]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023cc:	2201      	movs	r2, #1
 80023ce:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 80023d0:	4b19      	ldr	r3, [pc, #100]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.StdFiltersNbr = 0;
 80023d6:	4b18      	ldr	r3, [pc, #96]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023d8:	2200      	movs	r2, #0
 80023da:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.ExtFiltersNbr = 0;
 80023dc:	4b16      	ldr	r3, [pc, #88]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023de:	2200      	movs	r2, #0
 80023e0:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023ea:	2204      	movs	r2, #4
 80023ec:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 80023ee:	4b12      	ldr	r3, [pc, #72]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80023f4:	4b10      	ldr	r3, [pc, #64]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023f6:	2204      	movs	r2, #4
 80023f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 80023fa:	4b0f      	ldr	r3, [pc, #60]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002400:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002402:	2204      	movs	r2, #4
 8002404:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8002406:	4b0c      	ldr	r3, [pc, #48]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002408:	2200      	movs	r2, #0
 800240a:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 800240c:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 800240e:	2200      	movs	r2, #0
 8002410:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 8002412:	4b09      	ldr	r3, [pc, #36]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002414:	2200      	movs	r2, #0
 8002416:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002418:	4b07      	ldr	r3, [pc, #28]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 800241a:	2200      	movs	r2, #0
 800241c:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800241e:	4b06      	ldr	r3, [pc, #24]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002420:	2204      	movs	r2, #4
 8002422:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8002424:	4804      	ldr	r0, [pc, #16]	; (8002438 <MX_FDCAN3_Init+0xc0>)
 8002426:	f005 fce5 	bl	8007df4 <HAL_FDCAN_Init>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_FDCAN3_Init+0xbc>
  {
    Error_Handler();
 8002430:	f000 fd8c 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8002434:	bf00      	nop
 8002436:	bd80      	pop	{r7, pc}
 8002438:	24000dd0 	.word	0x24000dd0
 800243c:	4000d400 	.word	0x4000d400

08002440 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002444:	4b1b      	ldr	r3, [pc, #108]	; (80024b4 <MX_I2C2_Init+0x74>)
 8002446:	4a1c      	ldr	r2, [pc, #112]	; (80024b8 <MX_I2C2_Init+0x78>)
 8002448:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 800244a:	4b1a      	ldr	r3, [pc, #104]	; (80024b4 <MX_I2C2_Init+0x74>)
 800244c:	4a1b      	ldr	r2, [pc, #108]	; (80024bc <MX_I2C2_Init+0x7c>)
 800244e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002450:	4b18      	ldr	r3, [pc, #96]	; (80024b4 <MX_I2C2_Init+0x74>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002456:	4b17      	ldr	r3, [pc, #92]	; (80024b4 <MX_I2C2_Init+0x74>)
 8002458:	2201      	movs	r2, #1
 800245a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800245c:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <MX_I2C2_Init+0x74>)
 800245e:	2200      	movs	r2, #0
 8002460:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002462:	4b14      	ldr	r3, [pc, #80]	; (80024b4 <MX_I2C2_Init+0x74>)
 8002464:	2200      	movs	r2, #0
 8002466:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002468:	4b12      	ldr	r3, [pc, #72]	; (80024b4 <MX_I2C2_Init+0x74>)
 800246a:	2200      	movs	r2, #0
 800246c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800246e:	4b11      	ldr	r3, [pc, #68]	; (80024b4 <MX_I2C2_Init+0x74>)
 8002470:	2200      	movs	r2, #0
 8002472:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002474:	4b0f      	ldr	r3, [pc, #60]	; (80024b4 <MX_I2C2_Init+0x74>)
 8002476:	2200      	movs	r2, #0
 8002478:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800247a:	480e      	ldr	r0, [pc, #56]	; (80024b4 <MX_I2C2_Init+0x74>)
 800247c:	f006 f9f8 	bl	8008870 <HAL_I2C_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002486:	f000 fd61 	bl	8002f4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800248a:	2100      	movs	r1, #0
 800248c:	4809      	ldr	r0, [pc, #36]	; (80024b4 <MX_I2C2_Init+0x74>)
 800248e:	f006 fea5 	bl	80091dc <HAL_I2CEx_ConfigAnalogFilter>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002498:	f000 fd58 	bl	8002f4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800249c:	2100      	movs	r1, #0
 800249e:	4805      	ldr	r0, [pc, #20]	; (80024b4 <MX_I2C2_Init+0x74>)
 80024a0:	f006 fee7 	bl	8009272 <HAL_I2CEx_ConfigDigitalFilter>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80024aa:	f000 fd4f 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	24000e70 	.word	0x24000e70
 80024b8:	40005800 	.word	0x40005800
 80024bc:	20303e5d 	.word	0x20303e5d

080024c0 <MX_SDMMC2_SD_Init>:
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
 80024c4:	4b0b      	ldr	r3, [pc, #44]	; (80024f4 <MX_SDMMC2_SD_Init+0x34>)
 80024c6:	4a0c      	ldr	r2, [pc, #48]	; (80024f8 <MX_SDMMC2_SD_Init+0x38>)
 80024c8:	601a      	str	r2, [r3, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80024ca:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <MX_SDMMC2_SD_Init+0x34>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	605a      	str	r2, [r3, #4]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80024d0:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <MX_SDMMC2_SD_Init+0x34>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	609a      	str	r2, [r3, #8]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80024d6:	4b07      	ldr	r3, [pc, #28]	; (80024f4 <MX_SDMMC2_SD_Init+0x34>)
 80024d8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024dc:	60da      	str	r2, [r3, #12]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80024de:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <MX_SDMMC2_SD_Init+0x34>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	611a      	str	r2, [r3, #16]
  hsd2.Init.ClockDiv = 0;
 80024e4:	4b03      	ldr	r3, [pc, #12]	; (80024f4 <MX_SDMMC2_SD_Init+0x34>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}
 80024ea:	bf00      	nop
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	24000ec4 	.word	0x24000ec4
 80024f8:	48022400 	.word	0x48022400

080024fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002500:	4b27      	ldr	r3, [pc, #156]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002502:	4a28      	ldr	r2, [pc, #160]	; (80025a4 <MX_SPI1_Init+0xa8>)
 8002504:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002506:	4b26      	ldr	r3, [pc, #152]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002508:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800250c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800250e:	4b24      	ldr	r3, [pc, #144]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002510:	2200      	movs	r2, #0
 8002512:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002514:	4b22      	ldr	r3, [pc, #136]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002516:	2207      	movs	r2, #7
 8002518:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800251a:	4b21      	ldr	r3, [pc, #132]	; (80025a0 <MX_SPI1_Init+0xa4>)
 800251c:	2200      	movs	r2, #0
 800251e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002520:	4b1f      	ldr	r3, [pc, #124]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002522:	2200      	movs	r2, #0
 8002524:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002526:	4b1e      	ldr	r3, [pc, #120]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002528:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800252c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800252e:	4b1c      	ldr	r3, [pc, #112]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002530:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002534:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002536:	4b1a      	ldr	r3, [pc, #104]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002538:	2200      	movs	r2, #0
 800253a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800253c:	4b18      	ldr	r3, [pc, #96]	; (80025a0 <MX_SPI1_Init+0xa4>)
 800253e:	2200      	movs	r2, #0
 8002540:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002542:	4b17      	ldr	r3, [pc, #92]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002544:	2200      	movs	r2, #0
 8002546:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8002548:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <MX_SPI1_Init+0xa4>)
 800254a:	2200      	movs	r2, #0
 800254c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800254e:	4b14      	ldr	r3, [pc, #80]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002550:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002554:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002556:	4b12      	ldr	r3, [pc, #72]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002558:	2200      	movs	r2, #0
 800255a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800255c:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <MX_SPI1_Init+0xa4>)
 800255e:	2200      	movs	r2, #0
 8002560:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002562:	4b0f      	ldr	r3, [pc, #60]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002564:	2200      	movs	r2, #0
 8002566:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002568:	4b0d      	ldr	r3, [pc, #52]	; (80025a0 <MX_SPI1_Init+0xa4>)
 800256a:	2200      	movs	r2, #0
 800256c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800256e:	4b0c      	ldr	r3, [pc, #48]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002570:	2200      	movs	r2, #0
 8002572:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002574:	4b0a      	ldr	r3, [pc, #40]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002576:	2200      	movs	r2, #0
 8002578:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800257a:	4b09      	ldr	r3, [pc, #36]	; (80025a0 <MX_SPI1_Init+0xa4>)
 800257c:	2200      	movs	r2, #0
 800257e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002580:	4b07      	ldr	r3, [pc, #28]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002582:	2200      	movs	r2, #0
 8002584:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <MX_SPI1_Init+0xa4>)
 8002588:	2200      	movs	r2, #0
 800258a:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800258c:	4804      	ldr	r0, [pc, #16]	; (80025a0 <MX_SPI1_Init+0xa4>)
 800258e:	f00d f9d9 	bl	800f944 <HAL_SPI_Init>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8002598:	f000 fcd8 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800259c:	bf00      	nop
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	24000f40 	.word	0x24000f40
 80025a4:	40013000 	.word	0x40013000

080025a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80025ac:	4b27      	ldr	r3, [pc, #156]	; (800264c <MX_SPI2_Init+0xa4>)
 80025ae:	4a28      	ldr	r2, [pc, #160]	; (8002650 <MX_SPI2_Init+0xa8>)
 80025b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80025b2:	4b26      	ldr	r3, [pc, #152]	; (800264c <MX_SPI2_Init+0xa4>)
 80025b4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80025b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80025ba:	4b24      	ldr	r3, [pc, #144]	; (800264c <MX_SPI2_Init+0xa4>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80025c0:	4b22      	ldr	r3, [pc, #136]	; (800264c <MX_SPI2_Init+0xa4>)
 80025c2:	2207      	movs	r2, #7
 80025c4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025c6:	4b21      	ldr	r3, [pc, #132]	; (800264c <MX_SPI2_Init+0xa4>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025cc:	4b1f      	ldr	r3, [pc, #124]	; (800264c <MX_SPI2_Init+0xa4>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80025d2:	4b1e      	ldr	r3, [pc, #120]	; (800264c <MX_SPI2_Init+0xa4>)
 80025d4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80025d8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80025da:	4b1c      	ldr	r3, [pc, #112]	; (800264c <MX_SPI2_Init+0xa4>)
 80025dc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80025e0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025e2:	4b1a      	ldr	r3, [pc, #104]	; (800264c <MX_SPI2_Init+0xa4>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80025e8:	4b18      	ldr	r3, [pc, #96]	; (800264c <MX_SPI2_Init+0xa4>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025ee:	4b17      	ldr	r3, [pc, #92]	; (800264c <MX_SPI2_Init+0xa4>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80025f4:	4b15      	ldr	r3, [pc, #84]	; (800264c <MX_SPI2_Init+0xa4>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025fa:	4b14      	ldr	r3, [pc, #80]	; (800264c <MX_SPI2_Init+0xa4>)
 80025fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002600:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002602:	4b12      	ldr	r3, [pc, #72]	; (800264c <MX_SPI2_Init+0xa4>)
 8002604:	2200      	movs	r2, #0
 8002606:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002608:	4b10      	ldr	r3, [pc, #64]	; (800264c <MX_SPI2_Init+0xa4>)
 800260a:	2200      	movs	r2, #0
 800260c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800260e:	4b0f      	ldr	r3, [pc, #60]	; (800264c <MX_SPI2_Init+0xa4>)
 8002610:	2200      	movs	r2, #0
 8002612:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002614:	4b0d      	ldr	r3, [pc, #52]	; (800264c <MX_SPI2_Init+0xa4>)
 8002616:	2200      	movs	r2, #0
 8002618:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800261a:	4b0c      	ldr	r3, [pc, #48]	; (800264c <MX_SPI2_Init+0xa4>)
 800261c:	2200      	movs	r2, #0
 800261e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002620:	4b0a      	ldr	r3, [pc, #40]	; (800264c <MX_SPI2_Init+0xa4>)
 8002622:	2200      	movs	r2, #0
 8002624:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <MX_SPI2_Init+0xa4>)
 8002628:	2200      	movs	r2, #0
 800262a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800262c:	4b07      	ldr	r3, [pc, #28]	; (800264c <MX_SPI2_Init+0xa4>)
 800262e:	2200      	movs	r2, #0
 8002630:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002632:	4b06      	ldr	r3, [pc, #24]	; (800264c <MX_SPI2_Init+0xa4>)
 8002634:	2200      	movs	r2, #0
 8002636:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002638:	4804      	ldr	r0, [pc, #16]	; (800264c <MX_SPI2_Init+0xa4>)
 800263a:	f00d f983 	bl	800f944 <HAL_SPI_Init>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8002644:	f000 fc82 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}
 800264c:	24000fc8 	.word	0x24000fc8
 8002650:	40003800 	.word	0x40003800

08002654 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002658:	4b27      	ldr	r3, [pc, #156]	; (80026f8 <MX_SPI3_Init+0xa4>)
 800265a:	4a28      	ldr	r2, [pc, #160]	; (80026fc <MX_SPI3_Init+0xa8>)
 800265c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800265e:	4b26      	ldr	r3, [pc, #152]	; (80026f8 <MX_SPI3_Init+0xa4>)
 8002660:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002664:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002666:	4b24      	ldr	r3, [pc, #144]	; (80026f8 <MX_SPI3_Init+0xa4>)
 8002668:	2200      	movs	r2, #0
 800266a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800266c:	4b22      	ldr	r3, [pc, #136]	; (80026f8 <MX_SPI3_Init+0xa4>)
 800266e:	2207      	movs	r2, #7
 8002670:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002672:	4b21      	ldr	r3, [pc, #132]	; (80026f8 <MX_SPI3_Init+0xa4>)
 8002674:	2200      	movs	r2, #0
 8002676:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002678:	4b1f      	ldr	r3, [pc, #124]	; (80026f8 <MX_SPI3_Init+0xa4>)
 800267a:	2200      	movs	r2, #0
 800267c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800267e:	4b1e      	ldr	r3, [pc, #120]	; (80026f8 <MX_SPI3_Init+0xa4>)
 8002680:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002684:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002686:	4b1c      	ldr	r3, [pc, #112]	; (80026f8 <MX_SPI3_Init+0xa4>)
 8002688:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800268c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800268e:	4b1a      	ldr	r3, [pc, #104]	; (80026f8 <MX_SPI3_Init+0xa4>)
 8002690:	2200      	movs	r2, #0
 8002692:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002694:	4b18      	ldr	r3, [pc, #96]	; (80026f8 <MX_SPI3_Init+0xa4>)
 8002696:	2200      	movs	r2, #0
 8002698:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800269a:	4b17      	ldr	r3, [pc, #92]	; (80026f8 <MX_SPI3_Init+0xa4>)
 800269c:	2200      	movs	r2, #0
 800269e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80026a0:	4b15      	ldr	r3, [pc, #84]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026a8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026ac:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80026ae:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80026b4:	4b10      	ldr	r3, [pc, #64]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80026ba:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026bc:	2200      	movs	r2, #0
 80026be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80026c0:	4b0d      	ldr	r3, [pc, #52]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80026c6:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80026cc:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80026d2:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80026d8:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026da:	2200      	movs	r2, #0
 80026dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80026de:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80026e4:	4804      	ldr	r0, [pc, #16]	; (80026f8 <MX_SPI3_Init+0xa4>)
 80026e6:	f00d f92d 	bl	800f944 <HAL_SPI_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80026f0:	f000 fc2c 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	24001050 	.word	0x24001050
 80026fc:	40003c00 	.word	0x40003c00

08002700 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08a      	sub	sp, #40	; 0x28
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002706:	f107 031c 	add.w	r3, r7, #28
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002712:	463b      	mov	r3, r7
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
 800271e:	611a      	str	r2, [r3, #16]
 8002720:	615a      	str	r2, [r3, #20]
 8002722:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002724:	4b21      	ldr	r3, [pc, #132]	; (80027ac <MX_TIM2_Init+0xac>)
 8002726:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800272a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800272c:	4b1f      	ldr	r3, [pc, #124]	; (80027ac <MX_TIM2_Init+0xac>)
 800272e:	2200      	movs	r2, #0
 8002730:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002732:	4b1e      	ldr	r3, [pc, #120]	; (80027ac <MX_TIM2_Init+0xac>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90;
 8002738:	4b1c      	ldr	r3, [pc, #112]	; (80027ac <MX_TIM2_Init+0xac>)
 800273a:	225a      	movs	r2, #90	; 0x5a
 800273c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800273e:	4b1b      	ldr	r3, [pc, #108]	; (80027ac <MX_TIM2_Init+0xac>)
 8002740:	2200      	movs	r2, #0
 8002742:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002744:	4b19      	ldr	r3, [pc, #100]	; (80027ac <MX_TIM2_Init+0xac>)
 8002746:	2200      	movs	r2, #0
 8002748:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800274a:	4818      	ldr	r0, [pc, #96]	; (80027ac <MX_TIM2_Init+0xac>)
 800274c:	f00d feea 	bl	8010524 <HAL_TIM_PWM_Init>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002756:	f000 fbf9 	bl	8002f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275e:	2300      	movs	r3, #0
 8002760:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002762:	f107 031c 	add.w	r3, r7, #28
 8002766:	4619      	mov	r1, r3
 8002768:	4810      	ldr	r0, [pc, #64]	; (80027ac <MX_TIM2_Init+0xac>)
 800276a:	f00f f855 	bl	8011818 <HAL_TIMEx_MasterConfigSynchronization>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002774:	f000 fbea 	bl	8002f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002778:	2360      	movs	r3, #96	; 0x60
 800277a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002780:	2300      	movs	r3, #0
 8002782:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002784:	2300      	movs	r3, #0
 8002786:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002788:	463b      	mov	r3, r7
 800278a:	2208      	movs	r2, #8
 800278c:	4619      	mov	r1, r3
 800278e:	4807      	ldr	r0, [pc, #28]	; (80027ac <MX_TIM2_Init+0xac>)
 8002790:	f00e fa74 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800279a:	f000 fbd7 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800279e:	4803      	ldr	r0, [pc, #12]	; (80027ac <MX_TIM2_Init+0xac>)
 80027a0:	f001 f98a 	bl	8003ab8 <HAL_TIM_MspPostInit>

}
 80027a4:	bf00      	nop
 80027a6:	3728      	adds	r7, #40	; 0x28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	240010d8 	.word	0x240010d8

080027b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08a      	sub	sp, #40	; 0x28
 80027b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027b6:	f107 031c 	add.w	r3, r7, #28
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	605a      	str	r2, [r3, #4]
 80027c0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027c2:	463b      	mov	r3, r7
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	60da      	str	r2, [r3, #12]
 80027ce:	611a      	str	r2, [r3, #16]
 80027d0:	615a      	str	r2, [r3, #20]
 80027d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027d4:	4b26      	ldr	r3, [pc, #152]	; (8002870 <MX_TIM3_Init+0xc0>)
 80027d6:	4a27      	ldr	r2, [pc, #156]	; (8002874 <MX_TIM3_Init+0xc4>)
 80027d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80027da:	4b25      	ldr	r3, [pc, #148]	; (8002870 <MX_TIM3_Init+0xc0>)
 80027dc:	2200      	movs	r2, #0
 80027de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027e0:	4b23      	ldr	r3, [pc, #140]	; (8002870 <MX_TIM3_Init+0xc0>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 90;
 80027e6:	4b22      	ldr	r3, [pc, #136]	; (8002870 <MX_TIM3_Init+0xc0>)
 80027e8:	225a      	movs	r2, #90	; 0x5a
 80027ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ec:	4b20      	ldr	r3, [pc, #128]	; (8002870 <MX_TIM3_Init+0xc0>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f2:	4b1f      	ldr	r3, [pc, #124]	; (8002870 <MX_TIM3_Init+0xc0>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80027f8:	481d      	ldr	r0, [pc, #116]	; (8002870 <MX_TIM3_Init+0xc0>)
 80027fa:	f00d fe93 	bl	8010524 <HAL_TIM_PWM_Init>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002804:	f000 fba2 	bl	8002f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002808:	2300      	movs	r3, #0
 800280a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800280c:	2300      	movs	r3, #0
 800280e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002810:	f107 031c 	add.w	r3, r7, #28
 8002814:	4619      	mov	r1, r3
 8002816:	4816      	ldr	r0, [pc, #88]	; (8002870 <MX_TIM3_Init+0xc0>)
 8002818:	f00e fffe 	bl	8011818 <HAL_TIMEx_MasterConfigSynchronization>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002822:	f000 fb93 	bl	8002f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002826:	2360      	movs	r3, #96	; 0x60
 8002828:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800282e:	2300      	movs	r3, #0
 8002830:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002832:	2300      	movs	r3, #0
 8002834:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002836:	463b      	mov	r3, r7
 8002838:	2200      	movs	r2, #0
 800283a:	4619      	mov	r1, r3
 800283c:	480c      	ldr	r0, [pc, #48]	; (8002870 <MX_TIM3_Init+0xc0>)
 800283e:	f00e fa1d 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002848:	f000 fb80 	bl	8002f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800284c:	463b      	mov	r3, r7
 800284e:	2204      	movs	r2, #4
 8002850:	4619      	mov	r1, r3
 8002852:	4807      	ldr	r0, [pc, #28]	; (8002870 <MX_TIM3_Init+0xc0>)
 8002854:	f00e fa12 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800285e:	f000 fb75 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002862:	4803      	ldr	r0, [pc, #12]	; (8002870 <MX_TIM3_Init+0xc0>)
 8002864:	f001 f928 	bl	8003ab8 <HAL_TIM_MspPostInit>

}
 8002868:	bf00      	nop
 800286a:	3728      	adds	r7, #40	; 0x28
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	24001124 	.word	0x24001124
 8002874:	40000400 	.word	0x40000400

08002878 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08a      	sub	sp, #40	; 0x28
 800287c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800287e:	f107 031c 	add.w	r3, r7, #28
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800288a:	463b      	mov	r3, r7
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
 8002898:	615a      	str	r2, [r3, #20]
 800289a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800289c:	4b32      	ldr	r3, [pc, #200]	; (8002968 <MX_TIM4_Init+0xf0>)
 800289e:	4a33      	ldr	r2, [pc, #204]	; (800296c <MX_TIM4_Init+0xf4>)
 80028a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 28;
 80028a2:	4b31      	ldr	r3, [pc, #196]	; (8002968 <MX_TIM4_Init+0xf0>)
 80028a4:	221c      	movs	r2, #28
 80028a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a8:	4b2f      	ldr	r3, [pc, #188]	; (8002968 <MX_TIM4_Init+0xf0>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 80028ae:	4b2e      	ldr	r3, [pc, #184]	; (8002968 <MX_TIM4_Init+0xf0>)
 80028b0:	f242 720f 	movw	r2, #9999	; 0x270f
 80028b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028b6:	4b2c      	ldr	r3, [pc, #176]	; (8002968 <MX_TIM4_Init+0xf0>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028bc:	4b2a      	ldr	r3, [pc, #168]	; (8002968 <MX_TIM4_Init+0xf0>)
 80028be:	2200      	movs	r2, #0
 80028c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80028c2:	4829      	ldr	r0, [pc, #164]	; (8002968 <MX_TIM4_Init+0xf0>)
 80028c4:	f00d fe2e 	bl	8010524 <HAL_TIM_PWM_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80028ce:	f000 fb3d 	bl	8002f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028d6:	2300      	movs	r3, #0
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80028da:	f107 031c 	add.w	r3, r7, #28
 80028de:	4619      	mov	r1, r3
 80028e0:	4821      	ldr	r0, [pc, #132]	; (8002968 <MX_TIM4_Init+0xf0>)
 80028e2:	f00e ff99 	bl	8011818 <HAL_TIMEx_MasterConfigSynchronization>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80028ec:	f000 fb2e 	bl	8002f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028f0:	2360      	movs	r3, #96	; 0x60
 80028f2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028f8:	2300      	movs	r3, #0
 80028fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028fc:	2300      	movs	r3, #0
 80028fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002900:	463b      	mov	r3, r7
 8002902:	2200      	movs	r2, #0
 8002904:	4619      	mov	r1, r3
 8002906:	4818      	ldr	r0, [pc, #96]	; (8002968 <MX_TIM4_Init+0xf0>)
 8002908:	f00e f9b8 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8002912:	f000 fb1b 	bl	8002f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002916:	463b      	mov	r3, r7
 8002918:	2204      	movs	r2, #4
 800291a:	4619      	mov	r1, r3
 800291c:	4812      	ldr	r0, [pc, #72]	; (8002968 <MX_TIM4_Init+0xf0>)
 800291e:	f00e f9ad 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002928:	f000 fb10 	bl	8002f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800292c:	463b      	mov	r3, r7
 800292e:	2208      	movs	r2, #8
 8002930:	4619      	mov	r1, r3
 8002932:	480d      	ldr	r0, [pc, #52]	; (8002968 <MX_TIM4_Init+0xf0>)
 8002934:	f00e f9a2 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 800293e:	f000 fb05 	bl	8002f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002942:	463b      	mov	r3, r7
 8002944:	220c      	movs	r2, #12
 8002946:	4619      	mov	r1, r3
 8002948:	4807      	ldr	r0, [pc, #28]	; (8002968 <MX_TIM4_Init+0xf0>)
 800294a:	f00e f997 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 8002954:	f000 fafa 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002958:	4803      	ldr	r0, [pc, #12]	; (8002968 <MX_TIM4_Init+0xf0>)
 800295a:	f001 f8ad 	bl	8003ab8 <HAL_TIM_MspPostInit>

}
 800295e:	bf00      	nop
 8002960:	3728      	adds	r7, #40	; 0x28
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	24001170 	.word	0x24001170
 800296c:	40000800 	.word	0x40000800

08002970 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b08a      	sub	sp, #40	; 0x28
 8002974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002976:	f107 031c 	add.w	r3, r7, #28
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]
 8002980:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002982:	463b      	mov	r3, r7
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	605a      	str	r2, [r3, #4]
 800298a:	609a      	str	r2, [r3, #8]
 800298c:	60da      	str	r2, [r3, #12]
 800298e:	611a      	str	r2, [r3, #16]
 8002990:	615a      	str	r2, [r3, #20]
 8002992:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002994:	4b21      	ldr	r3, [pc, #132]	; (8002a1c <MX_TIM5_Init+0xac>)
 8002996:	4a22      	ldr	r2, [pc, #136]	; (8002a20 <MX_TIM5_Init+0xb0>)
 8002998:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800299a:	4b20      	ldr	r3, [pc, #128]	; (8002a1c <MX_TIM5_Init+0xac>)
 800299c:	2200      	movs	r2, #0
 800299e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a0:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <MX_TIM5_Init+0xac>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 90;
 80029a6:	4b1d      	ldr	r3, [pc, #116]	; (8002a1c <MX_TIM5_Init+0xac>)
 80029a8:	225a      	movs	r2, #90	; 0x5a
 80029aa:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ac:	4b1b      	ldr	r3, [pc, #108]	; (8002a1c <MX_TIM5_Init+0xac>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029b2:	4b1a      	ldr	r3, [pc, #104]	; (8002a1c <MX_TIM5_Init+0xac>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80029b8:	4818      	ldr	r0, [pc, #96]	; (8002a1c <MX_TIM5_Init+0xac>)
 80029ba:	f00d fdb3 	bl	8010524 <HAL_TIM_PWM_Init>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80029c4:	f000 fac2 	bl	8002f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029c8:	2300      	movs	r3, #0
 80029ca:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029cc:	2300      	movs	r3, #0
 80029ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80029d0:	f107 031c 	add.w	r3, r7, #28
 80029d4:	4619      	mov	r1, r3
 80029d6:	4811      	ldr	r0, [pc, #68]	; (8002a1c <MX_TIM5_Init+0xac>)
 80029d8:	f00e ff1e 	bl	8011818 <HAL_TIMEx_MasterConfigSynchronization>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80029e2:	f000 fab3 	bl	8002f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029e6:	2360      	movs	r3, #96	; 0x60
 80029e8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80029f6:	463b      	mov	r3, r7
 80029f8:	220c      	movs	r2, #12
 80029fa:	4619      	mov	r1, r3
 80029fc:	4807      	ldr	r0, [pc, #28]	; (8002a1c <MX_TIM5_Init+0xac>)
 80029fe:	f00e f93d 	bl	8010c7c <HAL_TIM_PWM_ConfigChannel>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002a08:	f000 faa0 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002a0c:	4803      	ldr	r0, [pc, #12]	; (8002a1c <MX_TIM5_Init+0xac>)
 8002a0e:	f001 f853 	bl	8003ab8 <HAL_TIM_MspPostInit>

}
 8002a12:	bf00      	nop
 8002a14:	3728      	adds	r7, #40	; 0x28
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	240011bc 	.word	0x240011bc
 8002a20:	40000c00 	.word	0x40000c00

08002a24 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002a28:	4b0e      	ldr	r3, [pc, #56]	; (8002a64 <MX_TIM13_Init+0x40>)
 8002a2a:	4a0f      	ldr	r2, [pc, #60]	; (8002a68 <MX_TIM13_Init+0x44>)
 8002a2c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 95;
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	; (8002a64 <MX_TIM13_Init+0x40>)
 8002a30:	225f      	movs	r2, #95	; 0x5f
 8002a32:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a34:	4b0b      	ldr	r3, [pc, #44]	; (8002a64 <MX_TIM13_Init+0x40>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	; (8002a64 <MX_TIM13_Init+0x40>)
 8002a3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a40:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a42:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <MX_TIM13_Init+0x40>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a48:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <MX_TIM13_Init+0x40>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002a4e:	4805      	ldr	r0, [pc, #20]	; (8002a64 <MX_TIM13_Init+0x40>)
 8002a50:	f00d fd11 	bl	8010476 <HAL_TIM_Base_Init>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8002a5a:	f000 fa77 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	24001208 	.word	0x24001208
 8002a68:	40001c00 	.word	0x40001c00

08002a6c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002a70:	4b22      	ldr	r3, [pc, #136]	; (8002afc <MX_UART4_Init+0x90>)
 8002a72:	4a23      	ldr	r2, [pc, #140]	; (8002b00 <MX_UART4_Init+0x94>)
 8002a74:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002a76:	4b21      	ldr	r3, [pc, #132]	; (8002afc <MX_UART4_Init+0x90>)
 8002a78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a7c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002a7e:	4b1f      	ldr	r3, [pc, #124]	; (8002afc <MX_UART4_Init+0x90>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002a84:	4b1d      	ldr	r3, [pc, #116]	; (8002afc <MX_UART4_Init+0x90>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002a8a:	4b1c      	ldr	r3, [pc, #112]	; (8002afc <MX_UART4_Init+0x90>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002a90:	4b1a      	ldr	r3, [pc, #104]	; (8002afc <MX_UART4_Init+0x90>)
 8002a92:	220c      	movs	r2, #12
 8002a94:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a96:	4b19      	ldr	r3, [pc, #100]	; (8002afc <MX_UART4_Init+0x90>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a9c:	4b17      	ldr	r3, [pc, #92]	; (8002afc <MX_UART4_Init+0x90>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aa2:	4b16      	ldr	r3, [pc, #88]	; (8002afc <MX_UART4_Init+0x90>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002aa8:	4b14      	ldr	r3, [pc, #80]	; (8002afc <MX_UART4_Init+0x90>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002aae:	4b13      	ldr	r3, [pc, #76]	; (8002afc <MX_UART4_Init+0x90>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ab4:	4811      	ldr	r0, [pc, #68]	; (8002afc <MX_UART4_Init+0x90>)
 8002ab6:	f00e ff69 	bl	801198c <HAL_UART_Init>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002ac0:	f000 fa44 	bl	8002f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	480d      	ldr	r0, [pc, #52]	; (8002afc <MX_UART4_Init+0x90>)
 8002ac8:	f010 f86f 	bl	8012baa <HAL_UARTEx_SetTxFifoThreshold>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002ad2:	f000 fa3b 	bl	8002f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4808      	ldr	r0, [pc, #32]	; (8002afc <MX_UART4_Init+0x90>)
 8002ada:	f010 f8a4 	bl	8012c26 <HAL_UARTEx_SetRxFifoThreshold>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002ae4:	f000 fa32 	bl	8002f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002ae8:	4804      	ldr	r0, [pc, #16]	; (8002afc <MX_UART4_Init+0x90>)
 8002aea:	f010 f825 	bl	8012b38 <HAL_UARTEx_DisableFifoMode>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002af4:	f000 fa2a 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002af8:	bf00      	nop
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	240014ac 	.word	0x240014ac
 8002b00:	40004c00 	.word	0x40004c00

08002b04 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002b08:	4b22      	ldr	r3, [pc, #136]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b0a:	4a23      	ldr	r2, [pc, #140]	; (8002b98 <MX_USART6_UART_Init+0x94>)
 8002b0c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002b0e:	4b21      	ldr	r3, [pc, #132]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b14:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002b16:	4b1f      	ldr	r3, [pc, #124]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002b1c:	4b1d      	ldr	r3, [pc, #116]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002b22:	4b1c      	ldr	r3, [pc, #112]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002b28:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b2a:	220c      	movs	r2, #12
 8002b2c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b2e:	4b19      	ldr	r3, [pc, #100]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b34:	4b17      	ldr	r3, [pc, #92]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b3a:	4b16      	ldr	r3, [pc, #88]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b40:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b46:	4b13      	ldr	r3, [pc, #76]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002b4c:	4811      	ldr	r0, [pc, #68]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b4e:	f00e ff1d 	bl	801198c <HAL_UART_Init>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8002b58:	f000 f9f8 	bl	8002f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	480d      	ldr	r0, [pc, #52]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b60:	f010 f823 	bl	8012baa <HAL_UARTEx_SetTxFifoThreshold>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8002b6a:	f000 f9ef 	bl	8002f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4808      	ldr	r0, [pc, #32]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b72:	f010 f858 	bl	8012c26 <HAL_UARTEx_SetRxFifoThreshold>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8002b7c:	f000 f9e6 	bl	8002f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8002b80:	4804      	ldr	r0, [pc, #16]	; (8002b94 <MX_USART6_UART_Init+0x90>)
 8002b82:	f00f ffd9 	bl	8012b38 <HAL_UARTEx_DisableFifoMode>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8002b8c:	f000 f9de 	bl	8002f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002b90:	bf00      	nop
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	24001540 	.word	0x24001540
 8002b98:	40011400 	.word	0x40011400

08002b9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ba2:	4b2d      	ldr	r3, [pc, #180]	; (8002c58 <MX_DMA_Init+0xbc>)
 8002ba4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ba8:	4a2b      	ldr	r2, [pc, #172]	; (8002c58 <MX_DMA_Init+0xbc>)
 8002baa:	f043 0301 	orr.w	r3, r3, #1
 8002bae:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002bb2:	4b29      	ldr	r3, [pc, #164]	; (8002c58 <MX_DMA_Init+0xbc>)
 8002bb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	607b      	str	r3, [r7, #4]
 8002bbe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002bc0:	4b25      	ldr	r3, [pc, #148]	; (8002c58 <MX_DMA_Init+0xbc>)
 8002bc2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002bc6:	4a24      	ldr	r2, [pc, #144]	; (8002c58 <MX_DMA_Init+0xbc>)
 8002bc8:	f043 0302 	orr.w	r3, r3, #2
 8002bcc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002bd0:	4b21      	ldr	r3, [pc, #132]	; (8002c58 <MX_DMA_Init+0xbc>)
 8002bd2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	603b      	str	r3, [r7, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002bde:	2200      	movs	r2, #0
 8002be0:	2100      	movs	r1, #0
 8002be2:	200b      	movs	r0, #11
 8002be4:	f002 fffd 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002be8:	200b      	movs	r0, #11
 8002bea:	f003 f814 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002bee:	2200      	movs	r2, #0
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	200c      	movs	r0, #12
 8002bf4:	f002 fff5 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002bf8:	200c      	movs	r0, #12
 8002bfa:	f003 f80c 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2100      	movs	r1, #0
 8002c02:	200d      	movs	r0, #13
 8002c04:	f002 ffed 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002c08:	200d      	movs	r0, #13
 8002c0a:	f003 f804 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2100      	movs	r1, #0
 8002c12:	200e      	movs	r0, #14
 8002c14:	f002 ffe5 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002c18:	200e      	movs	r0, #14
 8002c1a:	f002 fffc 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002c1e:	2200      	movs	r2, #0
 8002c20:	2100      	movs	r1, #0
 8002c22:	200f      	movs	r0, #15
 8002c24:	f002 ffdd 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002c28:	200f      	movs	r0, #15
 8002c2a:	f002 fff4 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	2100      	movs	r1, #0
 8002c32:	2010      	movs	r0, #16
 8002c34:	f002 ffd5 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002c38:	2010      	movs	r0, #16
 8002c3a:	f002 ffec 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2100      	movs	r1, #0
 8002c42:	2046      	movs	r0, #70	; 0x46
 8002c44:	f002 ffcd 	bl	8005be2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002c48:	2046      	movs	r0, #70	; 0x46
 8002c4a:	f002 ffe4 	bl	8005c16 <HAL_NVIC_EnableIRQ>

}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	58024400 	.word	0x58024400

08002c5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b08e      	sub	sp, #56	; 0x38
 8002c60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c66:	2200      	movs	r2, #0
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	605a      	str	r2, [r3, #4]
 8002c6c:	609a      	str	r2, [r3, #8]
 8002c6e:	60da      	str	r2, [r3, #12]
 8002c70:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c72:	4bae      	ldr	r3, [pc, #696]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c78:	4aac      	ldr	r2, [pc, #688]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002c7a:	f043 0310 	orr.w	r3, r3, #16
 8002c7e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c82:	4baa      	ldr	r3, [pc, #680]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c88:	f003 0310 	and.w	r3, r3, #16
 8002c8c:	623b      	str	r3, [r7, #32]
 8002c8e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c90:	4ba6      	ldr	r3, [pc, #664]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c96:	4aa5      	ldr	r2, [pc, #660]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002c98:	f043 0320 	orr.w	r3, r3, #32
 8002c9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ca0:	4ba2      	ldr	r3, [pc, #648]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	61fb      	str	r3, [r7, #28]
 8002cac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cae:	4b9f      	ldr	r3, [pc, #636]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cb4:	4a9d      	ldr	r2, [pc, #628]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cbe:	4b9b      	ldr	r3, [pc, #620]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc8:	61bb      	str	r3, [r7, #24]
 8002cca:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ccc:	4b97      	ldr	r3, [pc, #604]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cd2:	4a96      	ldr	r2, [pc, #600]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cd4:	f043 0304 	orr.w	r3, r3, #4
 8002cd8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cdc:	4b93      	ldr	r3, [pc, #588]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ce2:	f003 0304 	and.w	r3, r3, #4
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cea:	4b90      	ldr	r3, [pc, #576]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cf0:	4a8e      	ldr	r2, [pc, #568]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cf2:	f043 0301 	orr.w	r3, r3, #1
 8002cf6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cfa:	4b8c      	ldr	r3, [pc, #560]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d08:	4b88      	ldr	r3, [pc, #544]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d0e:	4a87      	ldr	r2, [pc, #540]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d10:	f043 0302 	orr.w	r3, r3, #2
 8002d14:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d18:	4b84      	ldr	r3, [pc, #528]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d26:	4b81      	ldr	r3, [pc, #516]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d2c:	4a7f      	ldr	r2, [pc, #508]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d36:	4b7d      	ldr	r3, [pc, #500]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d44:	4b79      	ldr	r3, [pc, #484]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d4a:	4a78      	ldr	r2, [pc, #480]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d4c:	f043 0308 	orr.w	r3, r3, #8
 8002d50:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d54:	4b75      	ldr	r3, [pc, #468]	; (8002f2c <MX_GPIO_Init+0x2d0>)
 8002d56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	607b      	str	r3, [r7, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin, GPIO_PIN_RESET);
 8002d62:	2200      	movs	r2, #0
 8002d64:	f241 5104 	movw	r1, #5380	; 0x1504
 8002d68:	4871      	ldr	r0, [pc, #452]	; (8002f30 <MX_GPIO_Init+0x2d4>)
 8002d6a:	f005 fd67 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARM1_Pin|ARM2_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f248 0106 	movw	r1, #32774	; 0x8006
 8002d74:	486f      	ldr	r0, [pc, #444]	; (8002f34 <MX_GPIO_Init+0x2d8>)
 8002d76:	f005 fd61 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2130      	movs	r1, #48	; 0x30
 8002d7e:	486e      	ldr	r0, [pc, #440]	; (8002f38 <MX_GPIO_Init+0x2dc>)
 8002d80:	f005 fd5c 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|PYRO1_Pin, GPIO_PIN_RESET);
 8002d84:	2200      	movs	r2, #0
 8002d86:	2103      	movs	r1, #3
 8002d88:	486c      	ldr	r0, [pc, #432]	; (8002f3c <MX_GPIO_Init+0x2e0>)
 8002d8a:	f005 fd57 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PYRO2_Pin|PYRO3_Pin|PYRO4_Pin, GPIO_PIN_RESET);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8002d94:	486a      	ldr	r0, [pc, #424]	; (8002f40 <MX_GPIO_Init+0x2e4>)
 8002d96:	f005 fd51 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	210e      	movs	r1, #14
 8002d9e:	4869      	ldr	r0, [pc, #420]	; (8002f44 <MX_GPIO_Init+0x2e8>)
 8002da0:	f005 fd4c 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_SET);
 8002da4:	2201      	movs	r2, #1
 8002da6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002daa:	4867      	ldr	r0, [pc, #412]	; (8002f48 <MX_GPIO_Init+0x2ec>)
 8002dac:	f005 fd46 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8002db0:	2200      	movs	r2, #0
 8002db2:	2101      	movs	r1, #1
 8002db4:	4864      	ldr	r0, [pc, #400]	; (8002f48 <MX_GPIO_Init+0x2ec>)
 8002db6:	f005 fd41 	bl	800883c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin;
 8002dba:	f241 5304 	movw	r3, #5380	; 0x1504
 8002dbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4857      	ldr	r0, [pc, #348]	; (8002f30 <MX_GPIO_Init+0x2d4>)
 8002dd4:	f005 fb72 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARM1_Pin ARM2_Pin PA15 */
  GPIO_InitStruct.Pin = ARM1_Pin|ARM2_Pin|GPIO_PIN_15;
 8002dd8:	f248 0306 	movw	r3, #32774	; 0x8006
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dde:	2301      	movs	r3, #1
 8002de0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de6:	2300      	movs	r3, #0
 8002de8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dee:	4619      	mov	r1, r3
 8002df0:	4850      	ldr	r0, [pc, #320]	; (8002f34 <MX_GPIO_Init+0x2d8>)
 8002df2:	f005 fb63 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002df6:	2330      	movs	r3, #48	; 0x30
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e02:	2300      	movs	r3, #0
 8002e04:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	484a      	ldr	r0, [pc, #296]	; (8002f38 <MX_GPIO_Init+0x2dc>)
 8002e0e:	f005 fb55 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PYRO1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|PYRO1_Pin;
 8002e12:	2303      	movs	r3, #3
 8002e14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e16:	2301      	movs	r3, #1
 8002e18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e26:	4619      	mov	r1, r3
 8002e28:	4844      	ldr	r0, [pc, #272]	; (8002f3c <MX_GPIO_Init+0x2e0>)
 8002e2a:	f005 fb47 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT1_Pin */
  GPIO_InitStruct.Pin = CONT1_Pin;
 8002e2e:	2304      	movs	r3, #4
 8002e30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e32:	2300      	movs	r3, #0
 8002e34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e36:	2301      	movs	r3, #1
 8002e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 8002e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e3e:	4619      	mov	r1, r3
 8002e40:	483e      	ldr	r0, [pc, #248]	; (8002f3c <MX_GPIO_Init+0x2e0>)
 8002e42:	f005 fb3b 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
  GPIO_InitStruct.Pin = PYRO2_Pin|PYRO3_Pin|PYRO4_Pin;
 8002e46:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 8002e4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e54:	2300      	movs	r3, #0
 8002e56:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	4838      	ldr	r0, [pc, #224]	; (8002f40 <MX_GPIO_Init+0x2e4>)
 8002e60:	f005 fb2c 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT2_Pin CONT3_Pin */
  GPIO_InitStruct.Pin = CONT2_Pin|CONT3_Pin;
 8002e64:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e76:	4619      	mov	r1, r3
 8002e78:	4831      	ldr	r0, [pc, #196]	; (8002f40 <MX_GPIO_Init+0x2e4>)
 8002e7a:	f005 fb1f 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT4_Pin */
  GPIO_InitStruct.Pin = CONT4_Pin;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e82:	2300      	movs	r3, #0
 8002e84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e86:	2301      	movs	r3, #1
 8002e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 8002e8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e8e:	4619      	mov	r1, r3
 8002e90:	482c      	ldr	r0, [pc, #176]	; (8002f44 <MX_GPIO_Init+0x2e8>)
 8002e92:	f005 fb13 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
  GPIO_InitStruct.Pin = PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3;
 8002e96:	230e      	movs	r3, #14
 8002e98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4825      	ldr	r0, [pc, #148]	; (8002f44 <MX_GPIO_Init+0x2e8>)
 8002eae:	f005 fb05 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
  GPIO_InitStruct.Pin = CONT5_Pin|CONT6_Pin|CONT7_Pin|CONT8_Pin;
 8002eb2:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	481a      	ldr	r0, [pc, #104]	; (8002f30 <MX_GPIO_Init+0x2d4>)
 8002ec8:	f005 faf8 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0;
 8002ecc:	f240 7301 	movw	r3, #1793	; 0x701
 8002ed0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eda:	2300      	movs	r3, #0
 8002edc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ede:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4818      	ldr	r0, [pc, #96]	; (8002f48 <MX_GPIO_Init+0x2ec>)
 8002ee6:	f005 fae9 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pin : Servo_ARM_CHECK_Pin */
  GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 8002eea:	2310      	movs	r3, #16
 8002eec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 8002ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002efa:	4619      	mov	r1, r3
 8002efc:	4811      	ldr	r0, [pc, #68]	; (8002f44 <MX_GPIO_Init+0x2e8>)
 8002efe:	f005 fadd 	bl	80084bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002f02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f10:	2300      	movs	r3, #0
 8002f12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002f14:	2300      	movs	r3, #0
 8002f16:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	4805      	ldr	r0, [pc, #20]	; (8002f34 <MX_GPIO_Init+0x2d8>)
 8002f20:	f005 facc 	bl	80084bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f24:	bf00      	nop
 8002f26:	3738      	adds	r7, #56	; 0x38
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	58024400 	.word	0x58024400
 8002f30:	58021000 	.word	0x58021000
 8002f34:	58020000 	.word	0x58020000
 8002f38:	58020800 	.word	0x58020800
 8002f3c:	58020400 	.word	0x58020400
 8002f40:	58021400 	.word	0x58021400
 8002f44:	58021800 	.word	0x58021800
 8002f48:	58020c00 	.word	0x58020c00

08002f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f50:	b672      	cpsid	i
}
 8002f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 8002f54:	e7fe      	b.n	8002f54 <Error_Handler+0x8>
	...

08002f58 <MAX_M10s_msgsOff>:
bool invalidPacket[2] = {false};
int writeHead = 0;

uint8_t byte = 0;

bool MAX_M10s_msgsOff(I2C_HandleTypeDef* i2c) {
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b088      	sub	sp, #32
 8002f5c:	af02      	add	r7, sp, #8
 8002f5e:	6078      	str	r0, [r7, #4]
    size_t i = 0;
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
    bool ok = false;
 8002f64:	2300      	movs	r3, #0
 8002f66:	74fb      	strb	r3, [r7, #19]
    do {
        const char* msg = msgsOff[i];
 8002f68:	4a14      	ldr	r2, [pc, #80]	; (8002fbc <MAX_M10s_msgsOff+0x64>)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f70:	60fb      	str	r3, [r7, #12]
        ok = HAL_OK == HAL_I2C_Master_Transmit(i2c, MAX_M10S_I2C_ADDR, (void*)msg, strlen(msg), 100000000);
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f7fd fa2c 	bl	80003d0 <strlen>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	4a10      	ldr	r2, [pc, #64]	; (8002fc0 <MAX_M10s_msgsOff+0x68>)
 8002f7e:	9200      	str	r2, [sp, #0]
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	2184      	movs	r1, #132	; 0x84
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f005 fd03 	bl	8008990 <HAL_I2C_Master_Transmit>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	74fb      	strb	r3, [r7, #19]
        i++;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	617b      	str	r3, [r7, #20]
        if (!msgsOff[i]) break;
 8002f9c:	4a07      	ldr	r2, [pc, #28]	; (8002fbc <MAX_M10s_msgsOff+0x64>)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d003      	beq.n	8002fb0 <MAX_M10s_msgsOff+0x58>
    } while(ok);
 8002fa8:	7cfb      	ldrb	r3, [r7, #19]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1dc      	bne.n	8002f68 <MAX_M10s_msgsOff+0x10>
 8002fae:	e000      	b.n	8002fb2 <MAX_M10s_msgsOff+0x5a>
        if (!msgsOff[i]) break;
 8002fb0:	bf00      	nop
    return ok;
 8002fb2:	7cfb      	ldrb	r3, [r7, #19]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	24000004 	.word	0x24000004
 8002fc0:	05f5e100 	.word	0x05f5e100

08002fc4 <MAX_M10s_init>:

bool MAX_M10s_init(I2C_HandleTypeDef* i2c) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	6078      	str	r0, [r7, #4]
    HAL_Delay(100);
 8002fcc:	2064      	movs	r0, #100	; 0x64
 8002fce:	f001 f983 	bl	80042d8 <HAL_Delay>
    CDC_Transmit_HS("We are here\n", strlen("We are here\n"));
 8002fd2:	210c      	movs	r1, #12
 8002fd4:	481c      	ldr	r0, [pc, #112]	; (8003048 <MAX_M10s_init+0x84>)
 8002fd6:	f014 faff 	bl	80175d8 <CDC_Transmit_HS>
    if (!MAX_M10s_check_if_exists(i2c)) return false; // @INFO: We don't see the GPS.
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f83e 	bl	800305c <MAX_M10s_check_if_exists>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	f083 0301 	eor.w	r3, r3, #1
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <MAX_M10s_init+0x2c>
 8002fec:	2300      	movs	r3, #0
 8002fee:	e026      	b.n	800303e <MAX_M10s_init+0x7a>
    HAL_Delay(100);
 8002ff0:	2064      	movs	r0, #100	; 0x64
 8002ff2:	f001 f971 	bl	80042d8 <HAL_Delay>
    CDC_Transmit_HS("We see GPS\n", strlen("We see GPS\n"));
 8002ff6:	210b      	movs	r1, #11
 8002ff8:	4814      	ldr	r0, [pc, #80]	; (800304c <MAX_M10s_init+0x88>)
 8002ffa:	f014 faed 	bl	80175d8 <CDC_Transmit_HS>
    if (MAX_M10s_msgsOff(i2c)) return false; // @INFO: We failed to send the messages.
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7ff ffaa 	bl	8002f58 <MAX_M10s_msgsOff>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <MAX_M10s_init+0x4a>
 800300a:	2300      	movs	r3, #0
 800300c:	e017      	b.n	800303e <MAX_M10s_init+0x7a>
    HAL_Delay(100);
 800300e:	2064      	movs	r0, #100	; 0x64
 8003010:	f001 f962 	bl	80042d8 <HAL_Delay>
    CDC_Transmit_HS("We sent message GPS\n", strlen("We sent message GPS\n"));
 8003014:	2114      	movs	r1, #20
 8003016:	480e      	ldr	r0, [pc, #56]	; (8003050 <MAX_M10s_init+0x8c>)
 8003018:	f014 fade 	bl	80175d8 <CDC_Transmit_HS>
    HAL_Delay(100);
 800301c:	2064      	movs	r0, #100	; 0x64
 800301e:	f001 f95b 	bl	80042d8 <HAL_Delay>
    // @INFO: Enable the G*RMC NMEA message.
    return HAL_OK != HAL_I2C_Master_Transmit(i2c, MAX_M10S_I2C_ADDR, (void*)enRMCMsg, strlen(enRMCMsg), 100000000);
 8003022:	4b0c      	ldr	r3, [pc, #48]	; (8003054 <MAX_M10s_init+0x90>)
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	2319      	movs	r3, #25
 8003028:	4a0b      	ldr	r2, [pc, #44]	; (8003058 <MAX_M10s_init+0x94>)
 800302a:	2184      	movs	r1, #132	; 0x84
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f005 fcaf 	bl	8008990 <HAL_I2C_Master_Transmit>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	bf14      	ite	ne
 8003038:	2301      	movne	r3, #1
 800303a:	2300      	moveq	r3, #0
 800303c:	b2db      	uxtb	r3, r3
}
 800303e:	4618      	mov	r0, r3
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	0801c684 	.word	0x0801c684
 800304c:	0801c694 	.word	0x0801c694
 8003050:	0801c6a0 	.word	0x0801c6a0
 8003054:	05f5e100 	.word	0x05f5e100
 8003058:	0801c7d0 	.word	0x0801c7d0

0800305c <MAX_M10s_check_if_exists>:

inline NMEA_RMC MAX_M10s_getRMC() { return grmc; }

// @NOTE: This checks if MAX M10s is on the I2C bus, and returs true if so.
//        It works on my(m1cha1s) dev board so...
bool MAX_M10s_check_if_exists(I2C_HandleTypeDef* i2c) {
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
    return HAL_I2C_IsDeviceReady (i2c, MAX_M10S_I2C_ADDR, 10, 10000) == HAL_OK;
 8003064:	f242 7310 	movw	r3, #10000	; 0x2710
 8003068:	220a      	movs	r2, #10
 800306a:	2184      	movs	r1, #132	; 0x84
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f005 fd83 	bl	8008b78 <HAL_I2C_IsDeviceReady>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	bf0c      	ite	eq
 8003078:	2301      	moveq	r3, #1
 800307a:	2300      	movne	r3, #0
 800307c:	b2db      	uxtb	r3, r3
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
	...

08003088 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800308e:	4b0a      	ldr	r3, [pc, #40]	; (80030b8 <HAL_MspInit+0x30>)
 8003090:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003094:	4a08      	ldr	r2, [pc, #32]	; (80030b8 <HAL_MspInit+0x30>)
 8003096:	f043 0302 	orr.w	r3, r3, #2
 800309a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800309e:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <HAL_MspInit+0x30>)
 80030a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	607b      	str	r3, [r7, #4]
 80030aa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	58024400 	.word	0x58024400

080030bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b08c      	sub	sp, #48	; 0x30
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c4:	f107 031c 	add.w	r3, r7, #28
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	605a      	str	r2, [r3, #4]
 80030ce:	609a      	str	r2, [r3, #8]
 80030d0:	60da      	str	r2, [r3, #12]
 80030d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a5d      	ldr	r2, [pc, #372]	; (8003250 <HAL_ADC_MspInit+0x194>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d159      	bne.n	8003192 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80030de:	4b5d      	ldr	r3, [pc, #372]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80030e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80030e4:	4a5b      	ldr	r2, [pc, #364]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80030e6:	f043 0320 	orr.w	r3, r3, #32
 80030ea:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80030ee:	4b59      	ldr	r3, [pc, #356]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80030f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80030f4:	f003 0320 	and.w	r3, r3, #32
 80030f8:	61bb      	str	r3, [r7, #24]
 80030fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fc:	4b55      	ldr	r3, [pc, #340]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80030fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003102:	4a54      	ldr	r2, [pc, #336]	; (8003254 <HAL_ADC_MspInit+0x198>)
 8003104:	f043 0304 	orr.w	r3, r3, #4
 8003108:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800310c:	4b51      	ldr	r3, [pc, #324]	; (8003254 <HAL_ADC_MspInit+0x198>)
 800310e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003112:	f003 0304 	and.w	r3, r3, #4
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = ARM_CHECK_Pin;
 800311a:	2301      	movs	r3, #1
 800311c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800311e:	2303      	movs	r3, #3
 8003120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003122:	2300      	movs	r3, #0
 8003124:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 8003126:	f107 031c 	add.w	r3, r7, #28
 800312a:	4619      	mov	r1, r3
 800312c:	484a      	ldr	r0, [pc, #296]	; (8003258 <HAL_ADC_MspInit+0x19c>)
 800312e:	f005 f9c5 	bl	80084bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 8003132:	4b4a      	ldr	r3, [pc, #296]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003134:	4a4a      	ldr	r2, [pc, #296]	; (8003260 <HAL_ADC_MspInit+0x1a4>)
 8003136:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003138:	4b48      	ldr	r3, [pc, #288]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 800313a:	2209      	movs	r2, #9
 800313c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800313e:	4b47      	ldr	r3, [pc, #284]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003140:	2200      	movs	r2, #0
 8003142:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003144:	4b45      	ldr	r3, [pc, #276]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003146:	2200      	movs	r2, #0
 8003148:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800314a:	4b44      	ldr	r3, [pc, #272]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 800314c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003150:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003152:	4b42      	ldr	r3, [pc, #264]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003154:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003158:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800315a:	4b40      	ldr	r3, [pc, #256]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 800315c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003160:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003162:	4b3e      	ldr	r3, [pc, #248]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003164:	2200      	movs	r2, #0
 8003166:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003168:	4b3c      	ldr	r3, [pc, #240]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 800316a:	2200      	movs	r2, #0
 800316c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800316e:	4b3b      	ldr	r3, [pc, #236]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003170:	2200      	movs	r2, #0
 8003172:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003174:	4839      	ldr	r0, [pc, #228]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003176:	f002 fd69 	bl	8005c4c <HAL_DMA_Init>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8003180:	f7ff fee4 	bl	8002f4c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a35      	ldr	r2, [pc, #212]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 8003188:	659a      	str	r2, [r3, #88]	; 0x58
 800318a:	4a34      	ldr	r2, [pc, #208]	; (800325c <HAL_ADC_MspInit+0x1a0>)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003190:	e059      	b.n	8003246 <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a33      	ldr	r2, [pc, #204]	; (8003264 <HAL_ADC_MspInit+0x1a8>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d154      	bne.n	8003246 <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800319c:	4b2d      	ldr	r3, [pc, #180]	; (8003254 <HAL_ADC_MspInit+0x198>)
 800319e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031a2:	4a2c      	ldr	r2, [pc, #176]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80031a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80031ac:	4b29      	ldr	r3, [pc, #164]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80031ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031b6:	613b      	str	r3, [r7, #16]
 80031b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031ba:	4b26      	ldr	r3, [pc, #152]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80031bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031c0:	4a24      	ldr	r2, [pc, #144]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80031c2:	f043 0304 	orr.w	r3, r3, #4
 80031c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80031ca:	4b22      	ldr	r3, [pc, #136]	; (8003254 <HAL_ADC_MspInit+0x198>)
 80031cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031d0:	f003 0304 	and.w	r3, r3, #4
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 80031d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 80031dc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80031e0:	f001 f89e 	bl	8004320 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 80031e4:	4b20      	ldr	r3, [pc, #128]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 80031e6:	4a21      	ldr	r2, [pc, #132]	; (800326c <HAL_ADC_MspInit+0x1b0>)
 80031e8:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80031ea:	4b1f      	ldr	r3, [pc, #124]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 80031ec:	2273      	movs	r2, #115	; 0x73
 80031ee:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031f0:	4b1d      	ldr	r3, [pc, #116]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80031f6:	4b1c      	ldr	r3, [pc, #112]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80031fc:	4b1a      	ldr	r3, [pc, #104]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 80031fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003202:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003204:	4b18      	ldr	r3, [pc, #96]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 8003206:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800320a:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800320c:	4b16      	ldr	r3, [pc, #88]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 800320e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003212:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003214:	4b14      	ldr	r3, [pc, #80]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 8003216:	f44f 7280 	mov.w	r2, #256	; 0x100
 800321a:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 800321c:	4b12      	ldr	r3, [pc, #72]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 800321e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003222:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003224:	4b10      	ldr	r3, [pc, #64]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 8003226:	2200      	movs	r2, #0
 8003228:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800322a:	480f      	ldr	r0, [pc, #60]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 800322c:	f002 fd0e 	bl	8005c4c <HAL_DMA_Init>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 8003236:	f7ff fe89 	bl	8002f4c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a0a      	ldr	r2, [pc, #40]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 800323e:	659a      	str	r2, [r3, #88]	; 0x58
 8003240:	4a09      	ldr	r2, [pc, #36]	; (8003268 <HAL_ADC_MspInit+0x1ac>)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003246:	bf00      	nop
 8003248:	3730      	adds	r7, #48	; 0x30
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40022000 	.word	0x40022000
 8003254:	58024400 	.word	0x58024400
 8003258:	58020800 	.word	0x58020800
 800325c:	24000ce0 	.word	0x24000ce0
 8003260:	40020088 	.word	0x40020088
 8003264:	58026000 	.word	0x58026000
 8003268:	24000d58 	.word	0x24000d58
 800326c:	400204b8 	.word	0x400204b8

08003270 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b0b8      	sub	sp, #224	; 0xe0
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003278:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	605a      	str	r2, [r3, #4]
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	60da      	str	r2, [r3, #12]
 8003286:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003288:	f107 0310 	add.w	r3, r7, #16
 800328c:	22b8      	movs	r2, #184	; 0xb8
 800328e:	2100      	movs	r1, #0
 8003290:	4618      	mov	r0, r3
 8003292:	f015 fd58 	bl	8018d46 <memset>
  if(hfdcan->Instance==FDCAN3)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a26      	ldr	r2, [pc, #152]	; (8003334 <HAL_FDCAN_MspInit+0xc4>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d144      	bne.n	800332a <HAL_FDCAN_MspInit+0xba>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80032a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80032a4:	f04f 0300 	mov.w	r3, #0
 80032a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032b0:	f107 0310 	add.w	r3, r7, #16
 80032b4:	4618      	mov	r0, r3
 80032b6:	f008 fafb 	bl	800b8b0 <HAL_RCCEx_PeriphCLKConfig>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <HAL_FDCAN_MspInit+0x54>
    {
      Error_Handler();
 80032c0:	f7ff fe44 	bl	8002f4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80032c4:	4b1c      	ldr	r3, [pc, #112]	; (8003338 <HAL_FDCAN_MspInit+0xc8>)
 80032c6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80032ca:	4a1b      	ldr	r2, [pc, #108]	; (8003338 <HAL_FDCAN_MspInit+0xc8>)
 80032cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d0:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80032d4:	4b18      	ldr	r3, [pc, #96]	; (8003338 <HAL_FDCAN_MspInit+0xc8>)
 80032d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80032da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80032e2:	4b15      	ldr	r3, [pc, #84]	; (8003338 <HAL_FDCAN_MspInit+0xc8>)
 80032e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032e8:	4a13      	ldr	r2, [pc, #76]	; (8003338 <HAL_FDCAN_MspInit+0xc8>)
 80032ea:	f043 0320 	orr.w	r3, r3, #32
 80032ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80032f2:	4b11      	ldr	r3, [pc, #68]	; (8003338 <HAL_FDCAN_MspInit+0xc8>)
 80032f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032f8:	f003 0320 	and.w	r3, r3, #32
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003300:	23c0      	movs	r3, #192	; 0xc0
 8003302:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003306:	2302      	movs	r3, #2
 8003308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	2300      	movs	r3, #0
 800330e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003312:	2300      	movs	r3, #0
 8003314:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8003318:	2302      	movs	r3, #2
 800331a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800331e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003322:	4619      	mov	r1, r3
 8003324:	4805      	ldr	r0, [pc, #20]	; (800333c <HAL_FDCAN_MspInit+0xcc>)
 8003326:	f005 f8c9 	bl	80084bc <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 800332a:	bf00      	nop
 800332c:	37e0      	adds	r7, #224	; 0xe0
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	4000d400 	.word	0x4000d400
 8003338:	58024400 	.word	0x58024400
 800333c:	58021400 	.word	0x58021400

08003340 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b0b8      	sub	sp, #224	; 0xe0
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003348:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	60da      	str	r2, [r3, #12]
 8003356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003358:	f107 0310 	add.w	r3, r7, #16
 800335c:	22b8      	movs	r2, #184	; 0xb8
 800335e:	2100      	movs	r1, #0
 8003360:	4618      	mov	r0, r3
 8003362:	f015 fcf0 	bl	8018d46 <memset>
  if(hi2c->Instance==I2C2)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a2a      	ldr	r2, [pc, #168]	; (8003414 <HAL_I2C_MspInit+0xd4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d14d      	bne.n	800340c <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003370:	f04f 0208 	mov.w	r2, #8
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 800337c:	2300      	movs	r3, #0
 800337e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003382:	f107 0310 	add.w	r3, r7, #16
 8003386:	4618      	mov	r0, r3
 8003388:	f008 fa92 	bl	800b8b0 <HAL_RCCEx_PeriphCLKConfig>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003392:	f7ff fddb 	bl	8002f4c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003396:	4b20      	ldr	r3, [pc, #128]	; (8003418 <HAL_I2C_MspInit+0xd8>)
 8003398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800339c:	4a1e      	ldr	r2, [pc, #120]	; (8003418 <HAL_I2C_MspInit+0xd8>)
 800339e:	f043 0320 	orr.w	r3, r3, #32
 80033a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033a6:	4b1c      	ldr	r3, [pc, #112]	; (8003418 <HAL_I2C_MspInit+0xd8>)
 80033a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033ac:	f003 0320 	and.w	r3, r3, #32
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80033b4:	2303      	movs	r3, #3
 80033b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033ba:	2312      	movs	r3, #18
 80033bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c0:	2300      	movs	r3, #0
 80033c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c6:	2300      	movs	r3, #0
 80033c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80033cc:	2304      	movs	r3, #4
 80033ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80033d2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80033d6:	4619      	mov	r1, r3
 80033d8:	4810      	ldr	r0, [pc, #64]	; (800341c <HAL_I2C_MspInit+0xdc>)
 80033da:	f005 f86f 	bl	80084bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80033de:	4b0e      	ldr	r3, [pc, #56]	; (8003418 <HAL_I2C_MspInit+0xd8>)
 80033e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80033e4:	4a0c      	ldr	r2, [pc, #48]	; (8003418 <HAL_I2C_MspInit+0xd8>)
 80033e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80033ea:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80033ee:	4b0a      	ldr	r3, [pc, #40]	; (8003418 <HAL_I2C_MspInit+0xd8>)
 80033f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80033f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033f8:	60bb      	str	r3, [r7, #8]
 80033fa:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 80033fc:	2200      	movs	r2, #0
 80033fe:	2101      	movs	r1, #1
 8003400:	2021      	movs	r0, #33	; 0x21
 8003402:	f002 fbee 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003406:	2021      	movs	r0, #33	; 0x21
 8003408:	f002 fc05 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800340c:	bf00      	nop
 800340e:	37e0      	adds	r7, #224	; 0xe0
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40005800 	.word	0x40005800
 8003418:	58024400 	.word	0x58024400
 800341c:	58021400 	.word	0x58021400

08003420 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b0ba      	sub	sp, #232	; 0xe8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003428:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	605a      	str	r2, [r3, #4]
 8003432:	609a      	str	r2, [r3, #8]
 8003434:	60da      	str	r2, [r3, #12]
 8003436:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003438:	f107 0318 	add.w	r3, r7, #24
 800343c:	22b8      	movs	r2, #184	; 0xb8
 800343e:	2100      	movs	r1, #0
 8003440:	4618      	mov	r0, r3
 8003442:	f015 fc80 	bl	8018d46 <memset>
  if(hsd->Instance==SDMMC2)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a5d      	ldr	r2, [pc, #372]	; (80035c0 <HAL_SD_MspInit+0x1a0>)
 800344c:	4293      	cmp	r3, r2
 800344e:	f040 80b3 	bne.w	80035b8 <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8003452:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003456:	f04f 0300 	mov.w	r3, #0
 800345a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 800345e:	2300      	movs	r3, #0
 8003460:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003462:	f107 0318 	add.w	r3, r7, #24
 8003466:	4618      	mov	r0, r3
 8003468:	f008 fa22 	bl	800b8b0 <HAL_RCCEx_PeriphCLKConfig>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8003472:	f7ff fd6b 	bl	8002f4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 8003476:	4b53      	ldr	r3, [pc, #332]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 8003478:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800347c:	4a51      	ldr	r2, [pc, #324]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 800347e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003482:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8003486:	4b4f      	ldr	r3, [pc, #316]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 8003488:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800348c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003494:	4b4b      	ldr	r3, [pc, #300]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 8003496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800349a:	4a4a      	ldr	r2, [pc, #296]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 800349c:	f043 0308 	orr.w	r3, r3, #8
 80034a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034a4:	4b47      	ldr	r3, [pc, #284]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 80034a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80034b2:	4b44      	ldr	r3, [pc, #272]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 80034b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034b8:	4a42      	ldr	r2, [pc, #264]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 80034ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034c2:	4b40      	ldr	r3, [pc, #256]	; (80035c4 <HAL_SD_MspInit+0x1a4>)
 80034c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034cc:	60fb      	str	r3, [r7, #12]
 80034ce:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80034d0:	2340      	movs	r3, #64	; 0x40
 80034d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d6:	2302      	movs	r3, #2
 80034d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034dc:	2300      	movs	r3, #0
 80034de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034e2:	2303      	movs	r3, #3
 80034e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80034e8:	230b      	movs	r3, #11
 80034ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034ee:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80034f2:	4619      	mov	r1, r3
 80034f4:	4834      	ldr	r0, [pc, #208]	; (80035c8 <HAL_SD_MspInit+0x1a8>)
 80034f6:	f004 ffe1 	bl	80084bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80034fa:	2380      	movs	r3, #128	; 0x80
 80034fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003500:	2302      	movs	r3, #2
 8003502:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003506:	2301      	movs	r3, #1
 8003508:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800350c:	2303      	movs	r3, #3
 800350e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8003512:	230b      	movs	r3, #11
 8003514:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003518:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800351c:	4619      	mov	r1, r3
 800351e:	482a      	ldr	r0, [pc, #168]	; (80035c8 <HAL_SD_MspInit+0x1a8>)
 8003520:	f004 ffcc 	bl	80084bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003524:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003528:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352c:	2302      	movs	r3, #2
 800352e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003532:	2301      	movs	r3, #1
 8003534:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003538:	2303      	movs	r3, #3
 800353a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800353e:	230b      	movs	r3, #11
 8003540:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003544:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003548:	4619      	mov	r1, r3
 800354a:	4820      	ldr	r0, [pc, #128]	; (80035cc <HAL_SD_MspInit+0x1ac>)
 800354c:	f004 ffb6 	bl	80084bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003550:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003554:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003558:	2302      	movs	r3, #2
 800355a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355e:	2300      	movs	r3, #0
 8003560:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003564:	2303      	movs	r3, #3
 8003566:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800356a:	230b      	movs	r3, #11
 800356c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003570:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003574:	4619      	mov	r1, r3
 8003576:	4815      	ldr	r0, [pc, #84]	; (80035cc <HAL_SD_MspInit+0x1ac>)
 8003578:	f004 ffa0 	bl	80084bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800357c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003580:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003584:	2302      	movs	r3, #2
 8003586:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358a:	2300      	movs	r3, #0
 800358c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003590:	2303      	movs	r3, #3
 8003592:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 8003596:	230a      	movs	r3, #10
 8003598:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800359c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80035a0:	4619      	mov	r1, r3
 80035a2:	480a      	ldr	r0, [pc, #40]	; (80035cc <HAL_SD_MspInit+0x1ac>)
 80035a4:	f004 ff8a 	bl	80084bc <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 80035a8:	2200      	movs	r2, #0
 80035aa:	2100      	movs	r1, #0
 80035ac:	207c      	movs	r0, #124	; 0x7c
 80035ae:	f002 fb18 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 80035b2:	207c      	movs	r0, #124	; 0x7c
 80035b4:	f002 fb2f 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 80035b8:	bf00      	nop
 80035ba:	37e8      	adds	r7, #232	; 0xe8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	48022400 	.word	0x48022400
 80035c4:	58024400 	.word	0x58024400
 80035c8:	58020c00 	.word	0x58020c00
 80035cc:	58021800 	.word	0x58021800

080035d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b08e      	sub	sp, #56	; 0x38
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	605a      	str	r2, [r3, #4]
 80035e2:	609a      	str	r2, [r3, #8]
 80035e4:	60da      	str	r2, [r3, #12]
 80035e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a4f      	ldr	r2, [pc, #316]	; (800372c <HAL_SPI_MspInit+0x15c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d12e      	bne.n	8003650 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035f2:	4b4f      	ldr	r3, [pc, #316]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80035f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035f8:	4a4d      	ldr	r2, [pc, #308]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80035fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035fe:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003602:	4b4b      	ldr	r3, [pc, #300]	; (8003730 <HAL_SPI_MspInit+0x160>)
 8003604:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003608:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800360c:	623b      	str	r3, [r7, #32]
 800360e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003610:	4b47      	ldr	r3, [pc, #284]	; (8003730 <HAL_SPI_MspInit+0x160>)
 8003612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003616:	4a46      	ldr	r2, [pc, #280]	; (8003730 <HAL_SPI_MspInit+0x160>)
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003620:	4b43      	ldr	r3, [pc, #268]	; (8003730 <HAL_SPI_MspInit+0x160>)
 8003622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	61fb      	str	r3, [r7, #28]
 800362c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800362e:	23e0      	movs	r3, #224	; 0xe0
 8003630:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003632:	2302      	movs	r3, #2
 8003634:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003636:	2300      	movs	r3, #0
 8003638:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363a:	2300      	movs	r3, #0
 800363c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800363e:	2305      	movs	r3, #5
 8003640:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003642:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003646:	4619      	mov	r1, r3
 8003648:	483a      	ldr	r0, [pc, #232]	; (8003734 <HAL_SPI_MspInit+0x164>)
 800364a:	f004 ff37 	bl	80084bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800364e:	e068      	b.n	8003722 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a38      	ldr	r2, [pc, #224]	; (8003738 <HAL_SPI_MspInit+0x168>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d12f      	bne.n	80036ba <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800365a:	4b35      	ldr	r3, [pc, #212]	; (8003730 <HAL_SPI_MspInit+0x160>)
 800365c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003660:	4a33      	ldr	r2, [pc, #204]	; (8003730 <HAL_SPI_MspInit+0x160>)
 8003662:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003666:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800366a:	4b31      	ldr	r3, [pc, #196]	; (8003730 <HAL_SPI_MspInit+0x160>)
 800366c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003670:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003674:	61bb      	str	r3, [r7, #24]
 8003676:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003678:	4b2d      	ldr	r3, [pc, #180]	; (8003730 <HAL_SPI_MspInit+0x160>)
 800367a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800367e:	4a2c      	ldr	r2, [pc, #176]	; (8003730 <HAL_SPI_MspInit+0x160>)
 8003680:	f043 0302 	orr.w	r3, r3, #2
 8003684:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003688:	4b29      	ldr	r3, [pc, #164]	; (8003730 <HAL_SPI_MspInit+0x160>)
 800368a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	617b      	str	r3, [r7, #20]
 8003694:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003696:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800369a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800369c:	2302      	movs	r3, #2
 800369e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a0:	2300      	movs	r3, #0
 80036a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036a4:	2300      	movs	r3, #0
 80036a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80036a8:	2305      	movs	r3, #5
 80036aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036b0:	4619      	mov	r1, r3
 80036b2:	4822      	ldr	r0, [pc, #136]	; (800373c <HAL_SPI_MspInit+0x16c>)
 80036b4:	f004 ff02 	bl	80084bc <HAL_GPIO_Init>
}
 80036b8:	e033      	b.n	8003722 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a20      	ldr	r2, [pc, #128]	; (8003740 <HAL_SPI_MspInit+0x170>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d12e      	bne.n	8003722 <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80036c4:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80036c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036ca:	4a19      	ldr	r2, [pc, #100]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80036cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036d0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80036d4:	4b16      	ldr	r3, [pc, #88]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80036d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e2:	4b13      	ldr	r3, [pc, #76]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80036e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036e8:	4a11      	ldr	r2, [pc, #68]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80036ea:	f043 0304 	orr.w	r3, r3, #4
 80036ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80036f2:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <HAL_SPI_MspInit+0x160>)
 80036f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	60fb      	str	r3, [r7, #12]
 80036fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003700:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003704:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003706:	2302      	movs	r3, #2
 8003708:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370a:	2300      	movs	r3, #0
 800370c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370e:	2300      	movs	r3, #0
 8003710:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003712:	2306      	movs	r3, #6
 8003714:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800371a:	4619      	mov	r1, r3
 800371c:	4809      	ldr	r0, [pc, #36]	; (8003744 <HAL_SPI_MspInit+0x174>)
 800371e:	f004 fecd 	bl	80084bc <HAL_GPIO_Init>
}
 8003722:	bf00      	nop
 8003724:	3738      	adds	r7, #56	; 0x38
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	40013000 	.word	0x40013000
 8003730:	58024400 	.word	0x58024400
 8003734:	58020000 	.word	0x58020000
 8003738:	40003800 	.word	0x40003800
 800373c:	58020400 	.word	0x58020400
 8003740:	40003c00 	.word	0x40003c00
 8003744:	58020800 	.word	0x58020800

08003748 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b08c      	sub	sp, #48	; 0x30
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003750:	f107 031c 	add.w	r3, r7, #28
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]
 8003758:	605a      	str	r2, [r3, #4]
 800375a:	609a      	str	r2, [r3, #8]
 800375c:	60da      	str	r2, [r3, #12]
 800375e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003768:	d15d      	bne.n	8003826 <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800376a:	4b8e      	ldr	r3, [pc, #568]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 800376c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003770:	4a8c      	ldr	r2, [pc, #560]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800377a:	4b8a      	ldr	r3, [pc, #552]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 800377c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	61bb      	str	r3, [r7, #24]
 8003786:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003788:	4b86      	ldr	r3, [pc, #536]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 800378a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800378e:	4a85      	ldr	r2, [pc, #532]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003798:	4b82      	ldr	r3, [pc, #520]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 800379a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80037a6:	2301      	movs	r3, #1
 80037a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037aa:	2302      	movs	r3, #2
 80037ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ae:	2300      	movs	r3, #0
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037b2:	2300      	movs	r3, #0
 80037b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80037b6:	2301      	movs	r3, #1
 80037b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ba:	f107 031c 	add.w	r3, r7, #28
 80037be:	4619      	mov	r1, r3
 80037c0:	4879      	ldr	r0, [pc, #484]	; (80039a8 <HAL_TIM_PWM_MspInit+0x260>)
 80037c2:	f004 fe7b 	bl	80084bc <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 80037c6:	4b79      	ldr	r3, [pc, #484]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037c8:	4a79      	ldr	r2, [pc, #484]	; (80039b0 <HAL_TIM_PWM_MspInit+0x268>)
 80037ca:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 80037cc:	4b77      	ldr	r3, [pc, #476]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037ce:	2214      	movs	r2, #20
 80037d0:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037d2:	4b76      	ldr	r3, [pc, #472]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037d4:	2240      	movs	r2, #64	; 0x40
 80037d6:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80037d8:	4b74      	ldr	r3, [pc, #464]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037da:	2200      	movs	r2, #0
 80037dc:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80037de:	4b73      	ldr	r3, [pc, #460]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037e4:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80037e6:	4b71      	ldr	r3, [pc, #452]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037ec:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80037ee:	4b6f      	ldr	r3, [pc, #444]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037f4:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 80037f6:	4b6d      	ldr	r3, [pc, #436]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80037fc:	4b6b      	ldr	r3, [pc, #428]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 80037fe:	2200      	movs	r2, #0
 8003800:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003802:	4b6a      	ldr	r3, [pc, #424]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 8003804:	2200      	movs	r2, #0
 8003806:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8003808:	4868      	ldr	r0, [pc, #416]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 800380a:	f002 fa1f 	bl	8005c4c <HAL_DMA_Init>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 8003814:	f7ff fb9a 	bl	8002f4c <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a64      	ldr	r2, [pc, #400]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 800381c:	62da      	str	r2, [r3, #44]	; 0x2c
 800381e:	4a63      	ldr	r2, [pc, #396]	; (80039ac <HAL_TIM_PWM_MspInit+0x264>)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003824:	e119      	b.n	8003a5a <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a62      	ldr	r2, [pc, #392]	; (80039b4 <HAL_TIM_PWM_MspInit+0x26c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d16d      	bne.n	800390c <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003830:	4b5c      	ldr	r3, [pc, #368]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 8003832:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003836:	4a5b      	ldr	r2, [pc, #364]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 8003838:	f043 0302 	orr.w	r3, r3, #2
 800383c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003840:	4b58      	ldr	r3, [pc, #352]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 8003842:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	613b      	str	r3, [r7, #16]
 800384c:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 800384e:	4b5a      	ldr	r3, [pc, #360]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003850:	4a5a      	ldr	r2, [pc, #360]	; (80039bc <HAL_TIM_PWM_MspInit+0x274>)
 8003852:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8003854:	4b58      	ldr	r3, [pc, #352]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003856:	2218      	movs	r2, #24
 8003858:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800385a:	4b57      	ldr	r3, [pc, #348]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 800385c:	2240      	movs	r2, #64	; 0x40
 800385e:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003860:	4b55      	ldr	r3, [pc, #340]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003862:	2200      	movs	r2, #0
 8003864:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003866:	4b54      	ldr	r3, [pc, #336]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003868:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800386c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800386e:	4b52      	ldr	r3, [pc, #328]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003870:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003874:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003876:	4b50      	ldr	r3, [pc, #320]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003878:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800387c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 800387e:	4b4e      	ldr	r3, [pc, #312]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003880:	2200      	movs	r2, #0
 8003882:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003884:	4b4c      	ldr	r3, [pc, #304]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003886:	2200      	movs	r2, #0
 8003888:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800388a:	4b4b      	ldr	r3, [pc, #300]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 800388c:	2200      	movs	r2, #0
 800388e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8003890:	4849      	ldr	r0, [pc, #292]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 8003892:	f002 f9db 	bl	8005c4c <HAL_DMA_Init>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 800389c:	f7ff fb56 	bl	8002f4c <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a45      	ldr	r2, [pc, #276]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 80038a4:	629a      	str	r2, [r3, #40]	; 0x28
 80038a6:	4a44      	ldr	r2, [pc, #272]	; (80039b8 <HAL_TIM_PWM_MspInit+0x270>)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 80038ac:	4b44      	ldr	r3, [pc, #272]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038ae:	4a45      	ldr	r2, [pc, #276]	; (80039c4 <HAL_TIM_PWM_MspInit+0x27c>)
 80038b0:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 80038b2:	4b43      	ldr	r3, [pc, #268]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038b4:	2217      	movs	r2, #23
 80038b6:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80038b8:	4b41      	ldr	r3, [pc, #260]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038ba:	2240      	movs	r2, #64	; 0x40
 80038bc:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80038be:	4b40      	ldr	r3, [pc, #256]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80038c4:	4b3e      	ldr	r3, [pc, #248]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038ca:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80038cc:	4b3c      	ldr	r3, [pc, #240]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80038d2:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80038d4:	4b3a      	ldr	r3, [pc, #232]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038da:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 80038dc:	4b38      	ldr	r3, [pc, #224]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038de:	2200      	movs	r2, #0
 80038e0:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80038e2:	4b37      	ldr	r3, [pc, #220]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038e8:	4b35      	ldr	r3, [pc, #212]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 80038ee:	4834      	ldr	r0, [pc, #208]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 80038f0:	f002 f9ac 	bl	8005c4c <HAL_DMA_Init>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 80038fa:	f7ff fb27 	bl	8002f4c <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a2f      	ldr	r2, [pc, #188]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 8003902:	625a      	str	r2, [r3, #36]	; 0x24
 8003904:	4a2e      	ldr	r2, [pc, #184]	; (80039c0 <HAL_TIM_PWM_MspInit+0x278>)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6393      	str	r3, [r2, #56]	; 0x38
}
 800390a:	e0a6      	b.n	8003a5a <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a2d      	ldr	r2, [pc, #180]	; (80039c8 <HAL_TIM_PWM_MspInit+0x280>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d15e      	bne.n	80039d4 <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003916:	4b23      	ldr	r3, [pc, #140]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 8003918:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800391c:	4a21      	ldr	r2, [pc, #132]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 800391e:	f043 0304 	orr.w	r3, r3, #4
 8003922:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003926:	4b1f      	ldr	r3, [pc, #124]	; (80039a4 <HAL_TIM_PWM_MspInit+0x25c>)
 8003928:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	60fb      	str	r3, [r7, #12]
 8003932:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 8003934:	4b25      	ldr	r3, [pc, #148]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 8003936:	4a26      	ldr	r2, [pc, #152]	; (80039d0 <HAL_TIM_PWM_MspInit+0x288>)
 8003938:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 800393a:	4b24      	ldr	r3, [pc, #144]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 800393c:	221f      	movs	r2, #31
 800393e:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003940:	4b22      	ldr	r3, [pc, #136]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 8003942:	2240      	movs	r2, #64	; 0x40
 8003944:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003946:	4b21      	ldr	r3, [pc, #132]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 8003948:	2200      	movs	r2, #0
 800394a:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800394c:	4b1f      	ldr	r3, [pc, #124]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 800394e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003952:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003954:	4b1d      	ldr	r3, [pc, #116]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 8003956:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800395a:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800395c:	4b1b      	ldr	r3, [pc, #108]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 800395e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003962:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8003964:	4b19      	ldr	r3, [pc, #100]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 8003966:	2200      	movs	r2, #0
 8003968:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800396a:	4b18      	ldr	r3, [pc, #96]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 800396c:	2200      	movs	r2, #0
 800396e:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003970:	4b16      	ldr	r3, [pc, #88]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 8003972:	2200      	movs	r2, #0
 8003974:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8003976:	4815      	ldr	r0, [pc, #84]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 8003978:	f002 f968 	bl	8005c4c <HAL_DMA_Init>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 8003982:	f7ff fae3 	bl	8002f4c <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a10      	ldr	r2, [pc, #64]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 800398a:	62da      	str	r2, [r3, #44]	; 0x2c
 800398c:	4a0f      	ldr	r2, [pc, #60]	; (80039cc <HAL_TIM_PWM_MspInit+0x284>)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003992:	2200      	movs	r2, #0
 8003994:	2100      	movs	r1, #0
 8003996:	201e      	movs	r0, #30
 8003998:	f002 f923 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800399c:	201e      	movs	r0, #30
 800399e:	f002 f93a 	bl	8005c16 <HAL_NVIC_EnableIRQ>
}
 80039a2:	e05a      	b.n	8003a5a <HAL_TIM_PWM_MspInit+0x312>
 80039a4:	58024400 	.word	0x58024400
 80039a8:	58020000 	.word	0x58020000
 80039ac:	24001254 	.word	0x24001254
 80039b0:	40020028 	.word	0x40020028
 80039b4:	40000400 	.word	0x40000400
 80039b8:	240012cc 	.word	0x240012cc
 80039bc:	40020058 	.word	0x40020058
 80039c0:	24001344 	.word	0x24001344
 80039c4:	40020070 	.word	0x40020070
 80039c8:	40000800 	.word	0x40000800
 80039cc:	240013bc 	.word	0x240013bc
 80039d0:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a22      	ldr	r2, [pc, #136]	; (8003a64 <HAL_TIM_PWM_MspInit+0x31c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d13d      	bne.n	8003a5a <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80039de:	4b22      	ldr	r3, [pc, #136]	; (8003a68 <HAL_TIM_PWM_MspInit+0x320>)
 80039e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039e4:	4a20      	ldr	r2, [pc, #128]	; (8003a68 <HAL_TIM_PWM_MspInit+0x320>)
 80039e6:	f043 0308 	orr.w	r3, r3, #8
 80039ea:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80039ee:	4b1e      	ldr	r3, [pc, #120]	; (8003a68 <HAL_TIM_PWM_MspInit+0x320>)
 80039f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039f4:	f003 0308 	and.w	r3, r3, #8
 80039f8:	60bb      	str	r3, [r7, #8]
 80039fa:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 80039fc:	4b1b      	ldr	r3, [pc, #108]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 80039fe:	4a1c      	ldr	r2, [pc, #112]	; (8003a70 <HAL_TIM_PWM_MspInit+0x328>)
 8003a00:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 8003a02:	4b1a      	ldr	r3, [pc, #104]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a04:	223a      	movs	r2, #58	; 0x3a
 8003a06:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a08:	4b18      	ldr	r3, [pc, #96]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a0a:	2240      	movs	r2, #64	; 0x40
 8003a0c:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a0e:	4b17      	ldr	r3, [pc, #92]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8003a14:	4b15      	ldr	r3, [pc, #84]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a1a:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003a1c:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a22:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a24:	4b11      	ldr	r3, [pc, #68]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a2a:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8003a2c:	4b0f      	ldr	r3, [pc, #60]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8003a32:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a38:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 8003a3e:	480b      	ldr	r0, [pc, #44]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a40:	f002 f904 	bl	8005c4c <HAL_DMA_Init>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 8003a4a:	f7ff fa7f 	bl	8002f4c <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a06      	ldr	r2, [pc, #24]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a52:	631a      	str	r2, [r3, #48]	; 0x30
 8003a54:	4a05      	ldr	r2, [pc, #20]	; (8003a6c <HAL_TIM_PWM_MspInit+0x324>)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003a5a:	bf00      	nop
 8003a5c:	3730      	adds	r7, #48	; 0x30
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40000c00 	.word	0x40000c00
 8003a68:	58024400 	.word	0x58024400
 8003a6c:	24001434 	.word	0x24001434
 8003a70:	40020040 	.word	0x40020040

08003a74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a0b      	ldr	r2, [pc, #44]	; (8003ab0 <HAL_TIM_Base_MspInit+0x3c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d10e      	bne.n	8003aa4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003a86:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <HAL_TIM_Base_MspInit+0x40>)
 8003a88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a8c:	4a09      	ldr	r2, [pc, #36]	; (8003ab4 <HAL_TIM_Base_MspInit+0x40>)
 8003a8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a92:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003a96:	4b07      	ldr	r3, [pc, #28]	; (8003ab4 <HAL_TIM_Base_MspInit+0x40>)
 8003a98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa0:	60fb      	str	r3, [r7, #12]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8003aa4:	bf00      	nop
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	40001c00 	.word	0x40001c00
 8003ab4:	58024400 	.word	0x58024400

08003ab8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08c      	sub	sp, #48	; 0x30
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f107 031c 	add.w	r3, r7, #28
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ad8:	d120      	bne.n	8003b1c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ada:	4b52      	ldr	r3, [pc, #328]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003adc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003ae0:	4a50      	ldr	r2, [pc, #320]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003ae2:	f043 0302 	orr.w	r3, r3, #2
 8003ae6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003aea:	4b4e      	ldr	r3, [pc, #312]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	61bb      	str	r3, [r7, #24]
 8003af6:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003af8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afe:	2302      	movs	r3, #2
 8003b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b02:	2302      	movs	r3, #2
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b06:	2300      	movs	r3, #0
 8003b08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b0e:	f107 031c 	add.w	r3, r7, #28
 8003b12:	4619      	mov	r1, r3
 8003b14:	4844      	ldr	r0, [pc, #272]	; (8003c28 <HAL_TIM_MspPostInit+0x170>)
 8003b16:	f004 fcd1 	bl	80084bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003b1a:	e07f      	b.n	8003c1c <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a42      	ldr	r2, [pc, #264]	; (8003c2c <HAL_TIM_MspPostInit+0x174>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d11f      	bne.n	8003b66 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b26:	4b3f      	ldr	r3, [pc, #252]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b2c:	4a3d      	ldr	r2, [pc, #244]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003b2e:	f043 0302 	orr.w	r3, r3, #2
 8003b32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003b36:	4b3b      	ldr	r3, [pc, #236]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003b44:	2330      	movs	r3, #48	; 0x30
 8003b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b50:	2300      	movs	r3, #0
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003b54:	2302      	movs	r3, #2
 8003b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b58:	f107 031c 	add.w	r3, r7, #28
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4832      	ldr	r0, [pc, #200]	; (8003c28 <HAL_TIM_MspPostInit+0x170>)
 8003b60:	f004 fcac 	bl	80084bc <HAL_GPIO_Init>
}
 8003b64:	e05a      	b.n	8003c1c <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a31      	ldr	r2, [pc, #196]	; (8003c30 <HAL_TIM_MspPostInit+0x178>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d131      	bne.n	8003bd4 <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b70:	4b2c      	ldr	r3, [pc, #176]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b76:	4a2b      	ldr	r2, [pc, #172]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003b78:	f043 0308 	orr.w	r3, r3, #8
 8003b7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003b80:	4b28      	ldr	r3, [pc, #160]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b86:	f003 0308 	and.w	r3, r3, #8
 8003b8a:	613b      	str	r3, [r7, #16]
 8003b8c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003b8e:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8003b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b94:	2302      	movs	r3, #2
 8003b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ba4:	f107 031c 	add.w	r3, r7, #28
 8003ba8:	4619      	mov	r1, r3
 8003baa:	4822      	ldr	r0, [pc, #136]	; (8003c34 <HAL_TIM_MspPostInit+0x17c>)
 8003bac:	f004 fc86 	bl	80084bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003bb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003bba:	2302      	movs	r3, #2
 8003bbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003bc6:	f107 031c 	add.w	r3, r7, #28
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4819      	ldr	r0, [pc, #100]	; (8003c34 <HAL_TIM_MspPostInit+0x17c>)
 8003bce:	f004 fc75 	bl	80084bc <HAL_GPIO_Init>
}
 8003bd2:	e023      	b.n	8003c1c <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a17      	ldr	r2, [pc, #92]	; (8003c38 <HAL_TIM_MspPostInit+0x180>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d11e      	bne.n	8003c1c <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bde:	4b11      	ldr	r3, [pc, #68]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003be4:	4a0f      	ldr	r2, [pc, #60]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003be6:	f043 0301 	orr.w	r3, r3, #1
 8003bea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003bee:	4b0d      	ldr	r3, [pc, #52]	; (8003c24 <HAL_TIM_MspPostInit+0x16c>)
 8003bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	60fb      	str	r3, [r7, #12]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bfc:	2308      	movs	r3, #8
 8003bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c00:	2302      	movs	r3, #2
 8003c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003c04:	2302      	movs	r3, #2
 8003c06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c10:	f107 031c 	add.w	r3, r7, #28
 8003c14:	4619      	mov	r1, r3
 8003c16:	4809      	ldr	r0, [pc, #36]	; (8003c3c <HAL_TIM_MspPostInit+0x184>)
 8003c18:	f004 fc50 	bl	80084bc <HAL_GPIO_Init>
}
 8003c1c:	bf00      	nop
 8003c1e:	3730      	adds	r7, #48	; 0x30
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	58024400 	.word	0x58024400
 8003c28:	58020400 	.word	0x58020400
 8003c2c:	40000400 	.word	0x40000400
 8003c30:	40000800 	.word	0x40000800
 8003c34:	58020c00 	.word	0x58020c00
 8003c38:	40000c00 	.word	0x40000c00
 8003c3c:	58020000 	.word	0x58020000

08003c40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b0ba      	sub	sp, #232	; 0xe8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c48:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	605a      	str	r2, [r3, #4]
 8003c52:	609a      	str	r2, [r3, #8]
 8003c54:	60da      	str	r2, [r3, #12]
 8003c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c58:	f107 0318 	add.w	r3, r7, #24
 8003c5c:	22b8      	movs	r2, #184	; 0xb8
 8003c5e:	2100      	movs	r1, #0
 8003c60:	4618      	mov	r0, r3
 8003c62:	f015 f870 	bl	8018d46 <memset>
  if(huart->Instance==UART4)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a4d      	ldr	r2, [pc, #308]	; (8003da0 <HAL_UART_MspInit+0x160>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d147      	bne.n	8003d00 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003c70:	f04f 0202 	mov.w	r2, #2
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c82:	f107 0318 	add.w	r3, r7, #24
 8003c86:	4618      	mov	r0, r3
 8003c88:	f007 fe12 	bl	800b8b0 <HAL_RCCEx_PeriphCLKConfig>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003c92:	f7ff f95b 	bl	8002f4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003c96:	4b43      	ldr	r3, [pc, #268]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003c98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c9c:	4a41      	ldr	r2, [pc, #260]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003c9e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003ca2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003ca6:	4b3f      	ldr	r3, [pc, #252]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003ca8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003cac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003cb0:	617b      	str	r3, [r7, #20]
 8003cb2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cb4:	4b3b      	ldr	r3, [pc, #236]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003cba:	4a3a      	ldr	r2, [pc, #232]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003cbc:	f043 0302 	orr.w	r3, r3, #2
 8003cc0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003cc4:	4b37      	ldr	r3, [pc, #220]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	613b      	str	r3, [r7, #16]
 8003cd0:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003cd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003cd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cda:	2302      	movs	r3, #2
 8003cdc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003cec:	2308      	movs	r3, #8
 8003cee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cf2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	482b      	ldr	r0, [pc, #172]	; (8003da8 <HAL_UART_MspInit+0x168>)
 8003cfa:	f004 fbdf 	bl	80084bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003cfe:	e04a      	b.n	8003d96 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a29      	ldr	r2, [pc, #164]	; (8003dac <HAL_UART_MspInit+0x16c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d145      	bne.n	8003d96 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003d0a:	f04f 0201 	mov.w	r2, #1
 8003d0e:	f04f 0300 	mov.w	r3, #0
 8003d12:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003d16:	2300      	movs	r3, #0
 8003d18:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d1c:	f107 0318 	add.w	r3, r7, #24
 8003d20:	4618      	mov	r0, r3
 8003d22:	f007 fdc5 	bl	800b8b0 <HAL_RCCEx_PeriphCLKConfig>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d001      	beq.n	8003d30 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003d2c:	f7ff f90e 	bl	8002f4c <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003d30:	4b1c      	ldr	r3, [pc, #112]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003d32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003d36:	4a1b      	ldr	r2, [pc, #108]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003d38:	f043 0320 	orr.w	r3, r3, #32
 8003d3c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003d40:	4b18      	ldr	r3, [pc, #96]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003d42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003d46:	f003 0320 	and.w	r3, r3, #32
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d4e:	4b15      	ldr	r3, [pc, #84]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d54:	4a13      	ldr	r2, [pc, #76]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003d56:	f043 0304 	orr.w	r3, r3, #4
 8003d5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003d5e:	4b11      	ldr	r3, [pc, #68]	; (8003da4 <HAL_UART_MspInit+0x164>)
 8003d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	60bb      	str	r3, [r7, #8]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d6c:	23c0      	movs	r3, #192	; 0xc0
 8003d6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d72:	2302      	movs	r3, #2
 8003d74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8003d84:	2307      	movs	r3, #7
 8003d86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d8a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4807      	ldr	r0, [pc, #28]	; (8003db0 <HAL_UART_MspInit+0x170>)
 8003d92:	f004 fb93 	bl	80084bc <HAL_GPIO_Init>
}
 8003d96:	bf00      	nop
 8003d98:	37e8      	adds	r7, #232	; 0xe8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	40004c00 	.word	0x40004c00
 8003da4:	58024400 	.word	0x58024400
 8003da8:	58020400 	.word	0x58020400
 8003dac:	40011400 	.word	0x40011400
 8003db0:	58020800 	.word	0x58020800

08003db4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003db8:	e7fe      	b.n	8003db8 <NMI_Handler+0x4>

08003dba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003dbe:	e7fe      	b.n	8003dbe <HardFault_Handler+0x4>

08003dc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dc4:	e7fe      	b.n	8003dc4 <MemManage_Handler+0x4>

08003dc6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dca:	e7fe      	b.n	8003dca <BusFault_Handler+0x4>

08003dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003dd0:	e7fe      	b.n	8003dd0 <UsageFault_Handler+0x4>

08003dd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003de4:	bf00      	nop
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003dee:	b480      	push	{r7}
 8003df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003df2:	bf00      	nop
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr

08003dfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e00:	f000 fa4a 	bl	8004298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e04:	bf00      	nop
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8003e0c:	4802      	ldr	r0, [pc, #8]	; (8003e18 <DMA1_Stream0_IRQHandler+0x10>)
 8003e0e:	f002 fcdf 	bl	80067d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	240013bc 	.word	0x240013bc

08003e1c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8003e20:	4802      	ldr	r0, [pc, #8]	; (8003e2c <DMA1_Stream1_IRQHandler+0x10>)
 8003e22:	f002 fcd5 	bl	80067d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003e26:	bf00      	nop
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	24001254 	.word	0x24001254

08003e30 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8003e34:	4802      	ldr	r0, [pc, #8]	; (8003e40 <DMA1_Stream2_IRQHandler+0x10>)
 8003e36:	f002 fccb 	bl	80067d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003e3a:	bf00      	nop
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	24001434 	.word	0x24001434

08003e44 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8003e48:	4802      	ldr	r0, [pc, #8]	; (8003e54 <DMA1_Stream3_IRQHandler+0x10>)
 8003e4a:	f002 fcc1 	bl	80067d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	240012cc 	.word	0x240012cc

08003e58 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8003e5c:	4802      	ldr	r0, [pc, #8]	; (8003e68 <DMA1_Stream4_IRQHandler+0x10>)
 8003e5e:	f002 fcb7 	bl	80067d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	24001344 	.word	0x24001344

08003e6c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e70:	4802      	ldr	r0, [pc, #8]	; (8003e7c <DMA1_Stream5_IRQHandler+0x10>)
 8003e72:	f002 fcad 	bl	80067d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	24000ce0 	.word	0x24000ce0

08003e80 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003e84:	4802      	ldr	r0, [pc, #8]	; (8003e90 <TIM4_IRQHandler+0x10>)
 8003e86:	f00c fdd9 	bl	8010a3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003e8a:	bf00      	nop
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	24001170 	.word	0x24001170

08003e94 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003e98:	4802      	ldr	r0, [pc, #8]	; (8003ea4 <I2C2_EV_IRQHandler+0x10>)
 8003e9a:	f004 ff75 	bl	8008d88 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003e9e:	bf00      	nop
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	24000e70 	.word	0x24000e70

08003ea8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003eac:	4802      	ldr	r0, [pc, #8]	; (8003eb8 <DMA2_Stream7_IRQHandler+0x10>)
 8003eae:	f002 fc8f 	bl	80067d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	24000d58 	.word	0x24000d58

08003ebc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003ec0:	4802      	ldr	r0, [pc, #8]	; (8003ecc <OTG_HS_IRQHandler+0x10>)
 8003ec2:	f005 fb7b 	bl	80095bc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003ec6:	bf00      	nop
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	24002b04 	.word	0x24002b04

08003ed0 <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 8003ed4:	4802      	ldr	r0, [pc, #8]	; (8003ee0 <SDMMC2_IRQHandler+0x10>)
 8003ed6:	f00a fb41 	bl	800e55c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 8003eda:	bf00      	nop
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	24000ec4 	.word	0x24000ec4

08003ee4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  return 1;
 8003ee8:	2301      	movs	r3, #1
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <_kill>:

int _kill(int pid, int sig)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003efe:	f014 ff75 	bl	8018dec <__errno>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2216      	movs	r2, #22
 8003f06:	601a      	str	r2, [r3, #0]
  return -1;
 8003f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <_exit>:

void _exit (int status)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f7ff ffe7 	bl	8003ef4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f26:	e7fe      	b.n	8003f26 <_exit+0x12>

08003f28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f34:	2300      	movs	r3, #0
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	e00a      	b.n	8003f50 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f3a:	f3af 8000 	nop.w
 8003f3e:	4601      	mov	r1, r0
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	1c5a      	adds	r2, r3, #1
 8003f44:	60ba      	str	r2, [r7, #8]
 8003f46:	b2ca      	uxtb	r2, r1
 8003f48:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	617b      	str	r3, [r7, #20]
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	dbf0      	blt.n	8003f3a <_read+0x12>
  }

  return len;
 8003f58:	687b      	ldr	r3, [r7, #4]
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3718      	adds	r7, #24
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b086      	sub	sp, #24
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	60f8      	str	r0, [r7, #12]
 8003f6a:	60b9      	str	r1, [r7, #8]
 8003f6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f6e:	2300      	movs	r3, #0
 8003f70:	617b      	str	r3, [r7, #20]
 8003f72:	e009      	b.n	8003f88 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	1c5a      	adds	r2, r3, #1
 8003f78:	60ba      	str	r2, [r7, #8]
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	3301      	adds	r3, #1
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	dbf1      	blt.n	8003f74 <_write+0x12>
  }
  return len;
 8003f90:	687b      	ldr	r3, [r7, #4]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <_close>:

int _close(int file)
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	b083      	sub	sp, #12
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003fa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr

08003fb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b083      	sub	sp, #12
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
 8003fba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003fc2:	605a      	str	r2, [r3, #4]
  return 0;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr

08003fd2 <_isatty>:

int _isatty(int file)
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b083      	sub	sp, #12
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003fda:	2301      	movs	r3, #1
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
	...

08004004 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800400c:	4a14      	ldr	r2, [pc, #80]	; (8004060 <_sbrk+0x5c>)
 800400e:	4b15      	ldr	r3, [pc, #84]	; (8004064 <_sbrk+0x60>)
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004018:	4b13      	ldr	r3, [pc, #76]	; (8004068 <_sbrk+0x64>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d102      	bne.n	8004026 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004020:	4b11      	ldr	r3, [pc, #68]	; (8004068 <_sbrk+0x64>)
 8004022:	4a12      	ldr	r2, [pc, #72]	; (800406c <_sbrk+0x68>)
 8004024:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004026:	4b10      	ldr	r3, [pc, #64]	; (8004068 <_sbrk+0x64>)
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4413      	add	r3, r2
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	429a      	cmp	r2, r3
 8004032:	d207      	bcs.n	8004044 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004034:	f014 feda 	bl	8018dec <__errno>
 8004038:	4603      	mov	r3, r0
 800403a:	220c      	movs	r2, #12
 800403c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
 8004042:	e009      	b.n	8004058 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004044:	4b08      	ldr	r3, [pc, #32]	; (8004068 <_sbrk+0x64>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800404a:	4b07      	ldr	r3, [pc, #28]	; (8004068 <_sbrk+0x64>)
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4413      	add	r3, r2
 8004052:	4a05      	ldr	r2, [pc, #20]	; (8004068 <_sbrk+0x64>)
 8004054:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004056:	68fb      	ldr	r3, [r7, #12]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	24050000 	.word	0x24050000
 8004064:	00000800 	.word	0x00000800
 8004068:	24001600 	.word	0x24001600
 800406c:	24003380 	.word	0x24003380

08004070 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004070:	b480      	push	{r7}
 8004072:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004074:	4b32      	ldr	r3, [pc, #200]	; (8004140 <SystemInit+0xd0>)
 8004076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407a:	4a31      	ldr	r2, [pc, #196]	; (8004140 <SystemInit+0xd0>)
 800407c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004080:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004084:	4b2f      	ldr	r3, [pc, #188]	; (8004144 <SystemInit+0xd4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 030f 	and.w	r3, r3, #15
 800408c:	2b06      	cmp	r3, #6
 800408e:	d807      	bhi.n	80040a0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004090:	4b2c      	ldr	r3, [pc, #176]	; (8004144 <SystemInit+0xd4>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f023 030f 	bic.w	r3, r3, #15
 8004098:	4a2a      	ldr	r2, [pc, #168]	; (8004144 <SystemInit+0xd4>)
 800409a:	f043 0307 	orr.w	r3, r3, #7
 800409e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80040a0:	4b29      	ldr	r3, [pc, #164]	; (8004148 <SystemInit+0xd8>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a28      	ldr	r2, [pc, #160]	; (8004148 <SystemInit+0xd8>)
 80040a6:	f043 0301 	orr.w	r3, r3, #1
 80040aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80040ac:	4b26      	ldr	r3, [pc, #152]	; (8004148 <SystemInit+0xd8>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80040b2:	4b25      	ldr	r3, [pc, #148]	; (8004148 <SystemInit+0xd8>)
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	4924      	ldr	r1, [pc, #144]	; (8004148 <SystemInit+0xd8>)
 80040b8:	4b24      	ldr	r3, [pc, #144]	; (800414c <SystemInit+0xdc>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80040be:	4b21      	ldr	r3, [pc, #132]	; (8004144 <SystemInit+0xd4>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0308 	and.w	r3, r3, #8
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d007      	beq.n	80040da <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80040ca:	4b1e      	ldr	r3, [pc, #120]	; (8004144 <SystemInit+0xd4>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f023 030f 	bic.w	r3, r3, #15
 80040d2:	4a1c      	ldr	r2, [pc, #112]	; (8004144 <SystemInit+0xd4>)
 80040d4:	f043 0307 	orr.w	r3, r3, #7
 80040d8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80040da:	4b1b      	ldr	r3, [pc, #108]	; (8004148 <SystemInit+0xd8>)
 80040dc:	2200      	movs	r2, #0
 80040de:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80040e0:	4b19      	ldr	r3, [pc, #100]	; (8004148 <SystemInit+0xd8>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80040e6:	4b18      	ldr	r3, [pc, #96]	; (8004148 <SystemInit+0xd8>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80040ec:	4b16      	ldr	r3, [pc, #88]	; (8004148 <SystemInit+0xd8>)
 80040ee:	4a18      	ldr	r2, [pc, #96]	; (8004150 <SystemInit+0xe0>)
 80040f0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80040f2:	4b15      	ldr	r3, [pc, #84]	; (8004148 <SystemInit+0xd8>)
 80040f4:	4a17      	ldr	r2, [pc, #92]	; (8004154 <SystemInit+0xe4>)
 80040f6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80040f8:	4b13      	ldr	r3, [pc, #76]	; (8004148 <SystemInit+0xd8>)
 80040fa:	4a17      	ldr	r2, [pc, #92]	; (8004158 <SystemInit+0xe8>)
 80040fc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80040fe:	4b12      	ldr	r3, [pc, #72]	; (8004148 <SystemInit+0xd8>)
 8004100:	2200      	movs	r2, #0
 8004102:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004104:	4b10      	ldr	r3, [pc, #64]	; (8004148 <SystemInit+0xd8>)
 8004106:	4a14      	ldr	r2, [pc, #80]	; (8004158 <SystemInit+0xe8>)
 8004108:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800410a:	4b0f      	ldr	r3, [pc, #60]	; (8004148 <SystemInit+0xd8>)
 800410c:	2200      	movs	r2, #0
 800410e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004110:	4b0d      	ldr	r3, [pc, #52]	; (8004148 <SystemInit+0xd8>)
 8004112:	4a11      	ldr	r2, [pc, #68]	; (8004158 <SystemInit+0xe8>)
 8004114:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004116:	4b0c      	ldr	r3, [pc, #48]	; (8004148 <SystemInit+0xd8>)
 8004118:	2200      	movs	r2, #0
 800411a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800411c:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <SystemInit+0xd8>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a09      	ldr	r2, [pc, #36]	; (8004148 <SystemInit+0xd8>)
 8004122:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004126:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004128:	4b07      	ldr	r3, [pc, #28]	; (8004148 <SystemInit+0xd8>)
 800412a:	2200      	movs	r2, #0
 800412c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800412e:	4b0b      	ldr	r3, [pc, #44]	; (800415c <SystemInit+0xec>)
 8004130:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004134:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004136:	bf00      	nop
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	e000ed00 	.word	0xe000ed00
 8004144:	52002000 	.word	0x52002000
 8004148:	58024400 	.word	0x58024400
 800414c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004150:	02020200 	.word	0x02020200
 8004154:	01ff0000 	.word	0x01ff0000
 8004158:	01010280 	.word	0x01010280
 800415c:	52004000 	.word	0x52004000

08004160 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004198 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004164:	f7ff ff84 	bl	8004070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004168:	480c      	ldr	r0, [pc, #48]	; (800419c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800416a:	490d      	ldr	r1, [pc, #52]	; (80041a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800416c:	4a0d      	ldr	r2, [pc, #52]	; (80041a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800416e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004170:	e002      	b.n	8004178 <LoopCopyDataInit>

08004172 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004172:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004174:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004176:	3304      	adds	r3, #4

08004178 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004178:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800417a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800417c:	d3f9      	bcc.n	8004172 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800417e:	4a0a      	ldr	r2, [pc, #40]	; (80041a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004180:	4c0a      	ldr	r4, [pc, #40]	; (80041ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8004182:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004184:	e001      	b.n	800418a <LoopFillZerobss>

08004186 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004186:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004188:	3204      	adds	r2, #4

0800418a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800418a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800418c:	d3fb      	bcc.n	8004186 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800418e:	f014 fe33 	bl	8018df8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004192:	f7fd fd81 	bl	8001c98 <main>
  bx  lr
 8004196:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004198:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800419c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80041a0:	240002f4 	.word	0x240002f4
  ldr r2, =_sidata
 80041a4:	0801cc78 	.word	0x0801cc78
  ldr r2, =_sbss
 80041a8:	240002f4 	.word	0x240002f4
  ldr r4, =_ebss
 80041ac:	2400337c 	.word	0x2400337c

080041b0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80041b0:	e7fe      	b.n	80041b0 <ADC3_IRQHandler>
	...

080041b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041ba:	2003      	movs	r0, #3
 80041bc:	f001 fd06 	bl	8005bcc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80041c0:	f007 f9a0 	bl	800b504 <HAL_RCC_GetSysClockFreq>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b15      	ldr	r3, [pc, #84]	; (800421c <HAL_Init+0x68>)
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	0a1b      	lsrs	r3, r3, #8
 80041cc:	f003 030f 	and.w	r3, r3, #15
 80041d0:	4913      	ldr	r1, [pc, #76]	; (8004220 <HAL_Init+0x6c>)
 80041d2:	5ccb      	ldrb	r3, [r1, r3]
 80041d4:	f003 031f 	and.w	r3, r3, #31
 80041d8:	fa22 f303 	lsr.w	r3, r2, r3
 80041dc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80041de:	4b0f      	ldr	r3, [pc, #60]	; (800421c <HAL_Init+0x68>)
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	4a0e      	ldr	r2, [pc, #56]	; (8004220 <HAL_Init+0x6c>)
 80041e8:	5cd3      	ldrb	r3, [r2, r3]
 80041ea:	f003 031f 	and.w	r3, r3, #31
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	fa22 f303 	lsr.w	r3, r2, r3
 80041f4:	4a0b      	ldr	r2, [pc, #44]	; (8004224 <HAL_Init+0x70>)
 80041f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80041f8:	4a0b      	ldr	r2, [pc, #44]	; (8004228 <HAL_Init+0x74>)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80041fe:	200f      	movs	r0, #15
 8004200:	f000 f814 	bl	800422c <HAL_InitTick>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e002      	b.n	8004214 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800420e:	f7fe ff3b 	bl	8003088 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3708      	adds	r7, #8
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	58024400 	.word	0x58024400
 8004220:	0801c7ec 	.word	0x0801c7ec
 8004224:	24000030 	.word	0x24000030
 8004228:	2400002c 	.word	0x2400002c

0800422c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004234:	4b15      	ldr	r3, [pc, #84]	; (800428c <HAL_InitTick+0x60>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e021      	b.n	8004284 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004240:	4b13      	ldr	r3, [pc, #76]	; (8004290 <HAL_InitTick+0x64>)
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	4b11      	ldr	r3, [pc, #68]	; (800428c <HAL_InitTick+0x60>)
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	4619      	mov	r1, r3
 800424a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800424e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004252:	fbb2 f3f3 	udiv	r3, r2, r3
 8004256:	4618      	mov	r0, r3
 8004258:	f001 fceb 	bl	8005c32 <HAL_SYSTICK_Config>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e00e      	b.n	8004284 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b0f      	cmp	r3, #15
 800426a:	d80a      	bhi.n	8004282 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800426c:	2200      	movs	r2, #0
 800426e:	6879      	ldr	r1, [r7, #4]
 8004270:	f04f 30ff 	mov.w	r0, #4294967295
 8004274:	f001 fcb5 	bl	8005be2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004278:	4a06      	ldr	r2, [pc, #24]	; (8004294 <HAL_InitTick+0x68>)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800427e:	2300      	movs	r3, #0
 8004280:	e000      	b.n	8004284 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
}
 8004284:	4618      	mov	r0, r3
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	24000038 	.word	0x24000038
 8004290:	2400002c 	.word	0x2400002c
 8004294:	24000034 	.word	0x24000034

08004298 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800429c:	4b06      	ldr	r3, [pc, #24]	; (80042b8 <HAL_IncTick+0x20>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	461a      	mov	r2, r3
 80042a2:	4b06      	ldr	r3, [pc, #24]	; (80042bc <HAL_IncTick+0x24>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4413      	add	r3, r2
 80042a8:	4a04      	ldr	r2, [pc, #16]	; (80042bc <HAL_IncTick+0x24>)
 80042aa:	6013      	str	r3, [r2, #0]
}
 80042ac:	bf00      	nop
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	24000038 	.word	0x24000038
 80042bc:	24001604 	.word	0x24001604

080042c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0
  return uwTick;
 80042c4:	4b03      	ldr	r3, [pc, #12]	; (80042d4 <HAL_GetTick+0x14>)
 80042c6:	681b      	ldr	r3, [r3, #0]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	24001604 	.word	0x24001604

080042d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042e0:	f7ff ffee 	bl	80042c0 <HAL_GetTick>
 80042e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f0:	d005      	beq.n	80042fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042f2:	4b0a      	ldr	r3, [pc, #40]	; (800431c <HAL_Delay+0x44>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4413      	add	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80042fe:	bf00      	nop
 8004300:	f7ff ffde 	bl	80042c0 <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	429a      	cmp	r2, r3
 800430e:	d8f7      	bhi.n	8004300 <HAL_Delay+0x28>
  {
  }
}
 8004310:	bf00      	nop
 8004312:	bf00      	nop
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	24000038 	.word	0x24000038

08004320 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800432a:	4b07      	ldr	r3, [pc, #28]	; (8004348 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	43db      	mvns	r3, r3
 8004332:	401a      	ands	r2, r3
 8004334:	4904      	ldr	r1, [pc, #16]	; (8004348 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	4313      	orrs	r3, r2
 800433a:	604b      	str	r3, [r1, #4]
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	58000400 	.word	0x58000400

0800434c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	609a      	str	r2, [r3, #8]
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	609a      	str	r2, [r3, #8]
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]
 80043c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	3360      	adds	r3, #96	; 0x60
 80043c6:	461a      	mov	r2, r3
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4413      	add	r3, r2
 80043ce:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4a10      	ldr	r2, [pc, #64]	; (8004414 <LL_ADC_SetOffset+0x60>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d10b      	bne.n	80043f0 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80043ee:	e00b      	b.n	8004408 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	430b      	orrs	r3, r1
 8004402:	431a      	orrs	r2, r3
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	601a      	str	r2, [r3, #0]
}
 8004408:	bf00      	nop
 800440a:	371c      	adds	r7, #28
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	58026000 	.word	0x58026000

08004418 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	3360      	adds	r3, #96	; 0x60
 8004426:	461a      	mov	r2, r3
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4413      	add	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004438:	4618      	mov	r0, r3
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	f003 031f 	and.w	r3, r3, #31
 800445e:	6879      	ldr	r1, [r7, #4]
 8004460:	fa01 f303 	lsl.w	r3, r1, r3
 8004464:	431a      	orrs	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	611a      	str	r2, [r3, #16]
}
 800446a:	bf00      	nop
 800446c:	3714      	adds	r7, #20
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
	...

08004478 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	4a0c      	ldr	r2, [pc, #48]	; (80044b8 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d00e      	beq.n	80044aa <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	3360      	adds	r3, #96	; 0x60
 8004490:	461a      	mov	r2, r3
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4413      	add	r3, r2
 8004498:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	431a      	orrs	r2, r3
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	601a      	str	r2, [r3, #0]
  }
}
 80044aa:	bf00      	nop
 80044ac:	371c      	adds	r7, #28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	58026000 	.word	0x58026000

080044bc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80044bc:	b480      	push	{r7}
 80044be:	b087      	sub	sp, #28
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4a0c      	ldr	r2, [pc, #48]	; (80044fc <LL_ADC_SetOffsetSaturation+0x40>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d10e      	bne.n	80044ee <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	3360      	adds	r3, #96	; 0x60
 80044d4:	461a      	mov	r2, r3
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	4413      	add	r3, r2
 80044dc:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	431a      	orrs	r2, r3
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80044ee:	bf00      	nop
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	58026000 	.word	0x58026000

08004500 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4a0c      	ldr	r2, [pc, #48]	; (8004540 <LL_ADC_SetOffsetSign+0x40>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d10e      	bne.n	8004532 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	3360      	adds	r3, #96	; 0x60
 8004518:	461a      	mov	r2, r3
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4413      	add	r3, r2
 8004520:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	431a      	orrs	r2, r3
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8004532:	bf00      	nop
 8004534:	371c      	adds	r7, #28
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	58026000 	.word	0x58026000

08004544 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	3360      	adds	r3, #96	; 0x60
 8004554:	461a      	mov	r2, r3
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	4413      	add	r3, r2
 800455c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4a0c      	ldr	r2, [pc, #48]	; (8004594 <LL_ADC_SetOffsetState+0x50>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d108      	bne.n	8004578 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	431a      	orrs	r2, r3
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8004576:	e007      	b.n	8004588 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	431a      	orrs	r2, r3
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	601a      	str	r2, [r3, #0]
}
 8004588:	bf00      	nop
 800458a:	371c      	adds	r7, #28
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	58026000 	.word	0x58026000

08004598 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004598:	b480      	push	{r7}
 800459a:	b087      	sub	sp, #28
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	3330      	adds	r3, #48	; 0x30
 80045a8:	461a      	mov	r2, r3
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	0a1b      	lsrs	r3, r3, #8
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	f003 030c 	and.w	r3, r3, #12
 80045b4:	4413      	add	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	f003 031f 	and.w	r3, r3, #31
 80045c2:	211f      	movs	r1, #31
 80045c4:	fa01 f303 	lsl.w	r3, r1, r3
 80045c8:	43db      	mvns	r3, r3
 80045ca:	401a      	ands	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	0e9b      	lsrs	r3, r3, #26
 80045d0:	f003 011f 	and.w	r1, r3, #31
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	fa01 f303 	lsl.w	r3, r1, r3
 80045de:	431a      	orrs	r2, r3
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80045e4:	bf00      	nop
 80045e6:	371c      	adds	r7, #28
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	3314      	adds	r3, #20
 8004600:	461a      	mov	r2, r3
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	0e5b      	lsrs	r3, r3, #25
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	4413      	add	r3, r2
 800460e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	0d1b      	lsrs	r3, r3, #20
 8004618:	f003 031f 	and.w	r3, r3, #31
 800461c:	2107      	movs	r1, #7
 800461e:	fa01 f303 	lsl.w	r3, r1, r3
 8004622:	43db      	mvns	r3, r3
 8004624:	401a      	ands	r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	0d1b      	lsrs	r3, r3, #20
 800462a:	f003 031f 	and.w	r3, r3, #31
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	fa01 f303 	lsl.w	r3, r1, r3
 8004634:	431a      	orrs	r2, r3
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800463a:	bf00      	nop
 800463c:	371c      	adds	r7, #28
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
	...

08004648 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4a1a      	ldr	r2, [pc, #104]	; (80046c0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d115      	bne.n	8004688 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004668:	43db      	mvns	r3, r3
 800466a:	401a      	ands	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f003 0318 	and.w	r3, r3, #24
 8004672:	4914      	ldr	r1, [pc, #80]	; (80046c4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8004674:	40d9      	lsrs	r1, r3
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	400b      	ands	r3, r1
 800467a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800467e:	431a      	orrs	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004686:	e014      	b.n	80046b2 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004694:	43db      	mvns	r3, r3
 8004696:	401a      	ands	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f003 0318 	and.w	r3, r3, #24
 800469e:	4909      	ldr	r1, [pc, #36]	; (80046c4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80046a0:	40d9      	lsrs	r1, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	400b      	ands	r3, r1
 80046a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046aa:	431a      	orrs	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 80046b2:	bf00      	nop
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	58026000 	.word	0x58026000
 80046c4:	000fffff 	.word	0x000fffff

080046c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	4b04      	ldr	r3, [pc, #16]	; (80046e8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80046d6:	4013      	ands	r3, r2
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6093      	str	r3, [r2, #8]
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr
 80046e8:	5fffffc0 	.word	0x5fffffc0

080046ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004700:	d101      	bne.n	8004706 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	4b05      	ldr	r3, [pc, #20]	; (8004738 <LL_ADC_EnableInternalRegulator+0x24>)
 8004722:	4013      	ands	r3, r2
 8004724:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr
 8004738:	6fffffc0 	.word	0x6fffffc0

0800473c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800474c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004750:	d101      	bne.n	8004756 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004752:	2301      	movs	r3, #1
 8004754:	e000      	b.n	8004758 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	2b01      	cmp	r3, #1
 8004776:	d101      	bne.n	800477c <LL_ADC_IsEnabled+0x18>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <LL_ADC_IsEnabled+0x1a>
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr

0800478a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 0304 	and.w	r3, r3, #4
 800479a:	2b04      	cmp	r3, #4
 800479c:	d101      	bne.n	80047a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f003 0308 	and.w	r3, r3, #8
 80047c0:	2b08      	cmp	r3, #8
 80047c2:	d101      	bne.n	80047c8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80047c4:	2301      	movs	r3, #1
 80047c6:	e000      	b.n	80047ca <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	370c      	adds	r7, #12
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
	...

080047d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047d8:	b590      	push	{r4, r7, lr}
 80047da:	b089      	sub	sp, #36	; 0x24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047e0:	2300      	movs	r3, #0
 80047e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80047e4:	2300      	movs	r3, #0
 80047e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e1ee      	b.n	8004bd0 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d109      	bne.n	8004814 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f7fe fc5b 	bl	80030bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4618      	mov	r0, r3
 800481a:	f7ff ff67 	bl	80046ec <LL_ADC_IsDeepPowerDownEnabled>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d004      	beq.n	800482e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4618      	mov	r0, r3
 800482a:	f7ff ff4d 	bl	80046c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff ff82 	bl	800473c <LL_ADC_IsInternalRegulatorEnabled>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d114      	bne.n	8004868 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f7ff ff66 	bl	8004714 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004848:	4b8e      	ldr	r3, [pc, #568]	; (8004a84 <HAL_ADC_Init+0x2ac>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	099b      	lsrs	r3, r3, #6
 800484e:	4a8e      	ldr	r2, [pc, #568]	; (8004a88 <HAL_ADC_Init+0x2b0>)
 8004850:	fba2 2303 	umull	r2, r3, r2, r3
 8004854:	099b      	lsrs	r3, r3, #6
 8004856:	3301      	adds	r3, #1
 8004858:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800485a:	e002      	b.n	8004862 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	3b01      	subs	r3, #1
 8004860:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1f9      	bne.n	800485c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4618      	mov	r0, r3
 800486e:	f7ff ff65 	bl	800473c <LL_ADC_IsInternalRegulatorEnabled>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10d      	bne.n	8004894 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800487c:	f043 0210 	orr.w	r2, r3, #16
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004888:	f043 0201 	orr.w	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4618      	mov	r0, r3
 800489a:	f7ff ff76 	bl	800478a <LL_ADC_REG_IsConversionOngoing>
 800489e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048a4:	f003 0310 	and.w	r3, r3, #16
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f040 8188 	bne.w	8004bbe <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f040 8184 	bne.w	8004bbe <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048ba:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80048be:	f043 0202 	orr.w	r2, r3, #2
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7ff ff4a 	bl	8004764 <LL_ADC_IsEnabled>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d136      	bne.n	8004944 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a6c      	ldr	r2, [pc, #432]	; (8004a8c <HAL_ADC_Init+0x2b4>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d004      	beq.n	80048ea <HAL_ADC_Init+0x112>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a6a      	ldr	r2, [pc, #424]	; (8004a90 <HAL_ADC_Init+0x2b8>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d10e      	bne.n	8004908 <HAL_ADC_Init+0x130>
 80048ea:	4868      	ldr	r0, [pc, #416]	; (8004a8c <HAL_ADC_Init+0x2b4>)
 80048ec:	f7ff ff3a 	bl	8004764 <LL_ADC_IsEnabled>
 80048f0:	4604      	mov	r4, r0
 80048f2:	4867      	ldr	r0, [pc, #412]	; (8004a90 <HAL_ADC_Init+0x2b8>)
 80048f4:	f7ff ff36 	bl	8004764 <LL_ADC_IsEnabled>
 80048f8:	4603      	mov	r3, r0
 80048fa:	4323      	orrs	r3, r4
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	bf0c      	ite	eq
 8004900:	2301      	moveq	r3, #1
 8004902:	2300      	movne	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	e008      	b.n	800491a <HAL_ADC_Init+0x142>
 8004908:	4862      	ldr	r0, [pc, #392]	; (8004a94 <HAL_ADC_Init+0x2bc>)
 800490a:	f7ff ff2b 	bl	8004764 <LL_ADC_IsEnabled>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	bf0c      	ite	eq
 8004914:	2301      	moveq	r3, #1
 8004916:	2300      	movne	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d012      	beq.n	8004944 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a5a      	ldr	r2, [pc, #360]	; (8004a8c <HAL_ADC_Init+0x2b4>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d004      	beq.n	8004932 <HAL_ADC_Init+0x15a>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a58      	ldr	r2, [pc, #352]	; (8004a90 <HAL_ADC_Init+0x2b8>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d101      	bne.n	8004936 <HAL_ADC_Init+0x15e>
 8004932:	4a59      	ldr	r2, [pc, #356]	; (8004a98 <HAL_ADC_Init+0x2c0>)
 8004934:	e000      	b.n	8004938 <HAL_ADC_Init+0x160>
 8004936:	4a59      	ldr	r2, [pc, #356]	; (8004a9c <HAL_ADC_Init+0x2c4>)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	4619      	mov	r1, r3
 800493e:	4610      	mov	r0, r2
 8004940:	f7ff fd04 	bl	800434c <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a52      	ldr	r2, [pc, #328]	; (8004a94 <HAL_ADC_Init+0x2bc>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d129      	bne.n	80049a2 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	7e5b      	ldrb	r3, [r3, #25]
 8004952:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004958:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800495e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	2b08      	cmp	r3, #8
 8004966:	d013      	beq.n	8004990 <HAL_ADC_Init+0x1b8>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	2b0c      	cmp	r3, #12
 800496e:	d00d      	beq.n	800498c <HAL_ADC_Init+0x1b4>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	2b1c      	cmp	r3, #28
 8004976:	d007      	beq.n	8004988 <HAL_ADC_Init+0x1b0>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	2b18      	cmp	r3, #24
 800497e:	d101      	bne.n	8004984 <HAL_ADC_Init+0x1ac>
 8004980:	2318      	movs	r3, #24
 8004982:	e006      	b.n	8004992 <HAL_ADC_Init+0x1ba>
 8004984:	2300      	movs	r3, #0
 8004986:	e004      	b.n	8004992 <HAL_ADC_Init+0x1ba>
 8004988:	2310      	movs	r3, #16
 800498a:	e002      	b.n	8004992 <HAL_ADC_Init+0x1ba>
 800498c:	2308      	movs	r3, #8
 800498e:	e000      	b.n	8004992 <HAL_ADC_Init+0x1ba>
 8004990:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8004992:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 3020 	ldrb.w	r3, [r3, #32]
 800499a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800499c:	4313      	orrs	r3, r2
 800499e:	61bb      	str	r3, [r7, #24]
 80049a0:	e00e      	b.n	80049c0 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	7e5b      	ldrb	r3, [r3, #25]
 80049a6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80049ac:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80049b2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049ba:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80049bc:	4313      	orrs	r3, r2
 80049be:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d106      	bne.n	80049d8 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ce:	3b01      	subs	r3, #1
 80049d0:	045b      	lsls	r3, r3, #17
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d009      	beq.n	80049f4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049ee:	69ba      	ldr	r2, [r7, #24]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a26      	ldr	r2, [pc, #152]	; (8004a94 <HAL_ADC_Init+0x2bc>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d115      	bne.n	8004a2a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68da      	ldr	r2, [r3, #12]
 8004a04:	4b26      	ldr	r3, [pc, #152]	; (8004aa0 <HAL_ADC_Init+0x2c8>)
 8004a06:	4013      	ands	r3, r2
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	69b9      	ldr	r1, [r7, #24]
 8004a0e:	430b      	orrs	r3, r1
 8004a10:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	611a      	str	r2, [r3, #16]
 8004a28:	e009      	b.n	8004a3e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68da      	ldr	r2, [r3, #12]
 8004a30:	4b1c      	ldr	r3, [pc, #112]	; (8004aa4 <HAL_ADC_Init+0x2cc>)
 8004a32:	4013      	ands	r3, r2
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	6812      	ldr	r2, [r2, #0]
 8004a38:	69b9      	ldr	r1, [r7, #24]
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7ff fea1 	bl	800478a <LL_ADC_REG_IsConversionOngoing>
 8004a48:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7ff feae 	bl	80047b0 <LL_ADC_INJ_IsConversionOngoing>
 8004a54:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f040 808e 	bne.w	8004b7a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f040 808a 	bne.w	8004b7a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a0a      	ldr	r2, [pc, #40]	; (8004a94 <HAL_ADC_Init+0x2bc>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d11b      	bne.n	8004aa8 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	7e1b      	ldrb	r3, [r3, #24]
 8004a74:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a7c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	61bb      	str	r3, [r7, #24]
 8004a82:	e018      	b.n	8004ab6 <HAL_ADC_Init+0x2de>
 8004a84:	2400002c 	.word	0x2400002c
 8004a88:	053e2d63 	.word	0x053e2d63
 8004a8c:	40022000 	.word	0x40022000
 8004a90:	40022100 	.word	0x40022100
 8004a94:	58026000 	.word	0x58026000
 8004a98:	40022300 	.word	0x40022300
 8004a9c:	58026300 	.word	0x58026300
 8004aa0:	fff04007 	.word	0xfff04007
 8004aa4:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	7e1b      	ldrb	r3, [r3, #24]
 8004aac:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68da      	ldr	r2, [r3, #12]
 8004abc:	4b46      	ldr	r3, [pc, #280]	; (8004bd8 <HAL_ADC_Init+0x400>)
 8004abe:	4013      	ands	r3, r2
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6812      	ldr	r2, [r2, #0]
 8004ac4:	69b9      	ldr	r1, [r7, #24]
 8004ac6:	430b      	orrs	r3, r1
 8004ac8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d137      	bne.n	8004b44 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad8:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a3f      	ldr	r2, [pc, #252]	; (8004bdc <HAL_ADC_Init+0x404>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d116      	bne.n	8004b12 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	691a      	ldr	r2, [r3, #16]
 8004aea:	4b3d      	ldr	r3, [pc, #244]	; (8004be0 <HAL_ADC_Init+0x408>)
 8004aec:	4013      	ands	r3, r2
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004af6:	4311      	orrs	r1, r2
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004afc:	4311      	orrs	r1, r2
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004b02:	430a      	orrs	r2, r1
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0201 	orr.w	r2, r2, #1
 8004b0e:	611a      	str	r2, [r3, #16]
 8004b10:	e020      	b.n	8004b54 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	691a      	ldr	r2, [r3, #16]
 8004b18:	4b32      	ldr	r3, [pc, #200]	; (8004be4 <HAL_ADC_Init+0x40c>)
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004b20:	3a01      	subs	r2, #1
 8004b22:	0411      	lsls	r1, r2, #16
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b28:	4311      	orrs	r1, r2
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b2e:	4311      	orrs	r1, r2
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004b34:	430a      	orrs	r2, r1
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f042 0201 	orr.w	r2, r2, #1
 8004b40:	611a      	str	r2, [r3, #16]
 8004b42:	e007      	b.n	8004b54 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	691a      	ldr	r2, [r3, #16]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f022 0201 	bic.w	r2, r2, #1
 8004b52:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a1b      	ldr	r2, [pc, #108]	; (8004bdc <HAL_ADC_Init+0x404>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d002      	beq.n	8004b7a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fd63 	bl	8005640 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d10c      	bne.n	8004b9c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b88:	f023 010f 	bic.w	r1, r3, #15
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	1e5a      	subs	r2, r3, #1
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	631a      	str	r2, [r3, #48]	; 0x30
 8004b9a:	e007      	b.n	8004bac <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 020f 	bic.w	r2, r2, #15
 8004baa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bb0:	f023 0303 	bic.w	r3, r3, #3
 8004bb4:	f043 0201 	orr.w	r2, r3, #1
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	661a      	str	r2, [r3, #96]	; 0x60
 8004bbc:	e007      	b.n	8004bce <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bc2:	f043 0210 	orr.w	r2, r3, #16
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004bce:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3724      	adds	r7, #36	; 0x24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd90      	pop	{r4, r7, pc}
 8004bd8:	ffffbffc 	.word	0xffffbffc
 8004bdc:	58026000 	.word	0x58026000
 8004be0:	fc00f81f 	.word	0xfc00f81f
 8004be4:	fc00f81e 	.word	0xfc00f81e

08004be8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004be8:	b590      	push	{r4, r7, lr}
 8004bea:	b0b9      	sub	sp, #228	; 0xe4
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c02:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	4aa9      	ldr	r2, [pc, #676]	; (8004eb0 <HAL_ADC_ConfigChannel+0x2c8>)
 8004c0a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d102      	bne.n	8004c1c <HAL_ADC_ConfigChannel+0x34>
 8004c16:	2302      	movs	r3, #2
 8004c18:	f000 bcfa 	b.w	8005610 <HAL_ADC_ConfigChannel+0xa28>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff fdae 	bl	800478a <LL_ADC_REG_IsConversionOngoing>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f040 84de 	bne.w	80055f2 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a9e      	ldr	r2, [pc, #632]	; (8004eb4 <HAL_ADC_ConfigChannel+0x2cc>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d033      	beq.n	8004ca8 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d108      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x76>
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	0e9b      	lsrs	r3, r3, #26
 8004c52:	f003 031f 	and.w	r3, r3, #31
 8004c56:	2201      	movs	r2, #1
 8004c58:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5c:	e01d      	b.n	8004c9a <HAL_ADC_ConfigChannel+0xb2>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004c6a:	fa93 f3a3 	rbit	r3, r3
 8004c6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004c72:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004c76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004c7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 8004c82:	2320      	movs	r3, #32
 8004c84:	e004      	b.n	8004c90 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 8004c86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c8a:	fab3 f383 	clz	r3, r3
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	f003 031f 	and.w	r3, r3, #31
 8004c94:	2201      	movs	r2, #1
 8004c96:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	6812      	ldr	r2, [r2, #0]
 8004c9e:	69d1      	ldr	r1, [r2, #28]
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	6812      	ldr	r2, [r2, #0]
 8004ca4:	430b      	orrs	r3, r1
 8004ca6:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	6859      	ldr	r1, [r3, #4]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	f7ff fc6f 	bl	8004598 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7ff fd63 	bl	800478a <LL_ADC_REG_IsConversionOngoing>
 8004cc4:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7ff fd6f 	bl	80047b0 <LL_ADC_INJ_IsConversionOngoing>
 8004cd2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004cd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f040 8270 	bne.w	80051c0 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004ce0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f040 826b 	bne.w	80051c0 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6818      	ldr	r0, [r3, #0]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	6819      	ldr	r1, [r3, #0]
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	f7ff fc7a 	bl	80045f0 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a6c      	ldr	r2, [pc, #432]	; (8004eb4 <HAL_ADC_ConfigChannel+0x2cc>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d10d      	bne.n	8004d22 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	695a      	ldr	r2, [r3, #20]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	08db      	lsrs	r3, r3, #3
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d20:	e032      	b.n	8004d88 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d22:	4b65      	ldr	r3, [pc, #404]	; (8004eb8 <HAL_ADC_ConfigChannel+0x2d0>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004d2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d2e:	d10b      	bne.n	8004d48 <HAL_ADC_ConfigChannel+0x160>
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	695a      	ldr	r2, [r3, #20]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	089b      	lsrs	r3, r3, #2
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	fa02 f303 	lsl.w	r3, r2, r3
 8004d46:	e01d      	b.n	8004d84 <HAL_ADC_ConfigChannel+0x19c>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	f003 0310 	and.w	r3, r3, #16
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10b      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x186>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	695a      	ldr	r2, [r3, #20]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	089b      	lsrs	r3, r3, #2
 8004d62:	f003 0307 	and.w	r3, r3, #7
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6c:	e00a      	b.n	8004d84 <HAL_ADC_ConfigChannel+0x19c>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	695a      	ldr	r2, [r3, #20]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	089b      	lsrs	r3, r3, #2
 8004d7a:	f003 0304 	and.w	r3, r3, #4
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	fa02 f303 	lsl.w	r3, r2, r3
 8004d84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	2b04      	cmp	r3, #4
 8004d8e:	d048      	beq.n	8004e22 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6818      	ldr	r0, [r3, #0]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	6919      	ldr	r1, [r3, #16]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004da0:	f7ff fb08 	bl	80043b4 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a42      	ldr	r2, [pc, #264]	; (8004eb4 <HAL_ADC_ConfigChannel+0x2cc>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d119      	bne.n	8004de2 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6818      	ldr	r0, [r3, #0]
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	6919      	ldr	r1, [r3, #16]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	69db      	ldr	r3, [r3, #28]
 8004dba:	461a      	mov	r2, r3
 8004dbc:	f7ff fba0 	bl	8004500 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6818      	ldr	r0, [r3, #0]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	6919      	ldr	r1, [r3, #16]
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d102      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x1f0>
 8004dd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004dd6:	e000      	b.n	8004dda <HAL_ADC_ConfigChannel+0x1f2>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	461a      	mov	r2, r3
 8004ddc:	f7ff fb6e 	bl	80044bc <LL_ADC_SetOffsetSaturation>
 8004de0:	e1ee      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6818      	ldr	r0, [r3, #0]
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	6919      	ldr	r1, [r3, #16]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d102      	bne.n	8004dfa <HAL_ADC_ConfigChannel+0x212>
 8004df4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004df8:	e000      	b.n	8004dfc <HAL_ADC_ConfigChannel+0x214>
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	f7ff fb3b 	bl	8004478 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6818      	ldr	r0, [r3, #0]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	6919      	ldr	r1, [r3, #16]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	7e1b      	ldrb	r3, [r3, #24]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d102      	bne.n	8004e18 <HAL_ADC_ConfigChannel+0x230>
 8004e12:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e16:	e000      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x232>
 8004e18:	2300      	movs	r3, #0
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	f7ff fb12 	bl	8004444 <LL_ADC_SetDataRightShift>
 8004e20:	e1ce      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a23      	ldr	r2, [pc, #140]	; (8004eb4 <HAL_ADC_ConfigChannel+0x2cc>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	f040 8181 	bne.w	8005130 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2100      	movs	r1, #0
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff faef 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10a      	bne.n	8004e5a <HAL_ADC_ConfigChannel+0x272>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2100      	movs	r1, #0
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7ff fae4 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004e50:	4603      	mov	r3, r0
 8004e52:	0e9b      	lsrs	r3, r3, #26
 8004e54:	f003 021f 	and.w	r2, r3, #31
 8004e58:	e01e      	b.n	8004e98 <HAL_ADC_ConfigChannel+0x2b0>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff fad9 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e6c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004e70:	fa93 f3a3 	rbit	r3, r3
 8004e74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8004e78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004e7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8004e80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d101      	bne.n	8004e8c <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8004e88:	2320      	movs	r3, #32
 8004e8a:	e004      	b.n	8004e96 <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8004e8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004e90:	fab3 f383 	clz	r3, r3
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10b      	bne.n	8004ebc <HAL_ADC_ConfigChannel+0x2d4>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	0e9b      	lsrs	r3, r3, #26
 8004eaa:	f003 031f 	and.w	r3, r3, #31
 8004eae:	e01e      	b.n	8004eee <HAL_ADC_ConfigChannel+0x306>
 8004eb0:	47ff0000 	.word	0x47ff0000
 8004eb4:	58026000 	.word	0x58026000
 8004eb8:	5c001000 	.word	0x5c001000
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004ec8:	fa93 f3a3 	rbit	r3, r3
 8004ecc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004ed0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004ed8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d101      	bne.n	8004ee4 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8004ee0:	2320      	movs	r3, #32
 8004ee2:	e004      	b.n	8004eee <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8004ee4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004ee8:	fab3 f383 	clz	r3, r3
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d106      	bne.n	8004f00 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	2100      	movs	r1, #0
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7ff fb22 	bl	8004544 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2101      	movs	r1, #1
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff fa86 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10a      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x344>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff fa7b 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004f22:	4603      	mov	r3, r0
 8004f24:	0e9b      	lsrs	r3, r3, #26
 8004f26:	f003 021f 	and.w	r2, r3, #31
 8004f2a:	e01e      	b.n	8004f6a <HAL_ADC_ConfigChannel+0x382>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2101      	movs	r1, #1
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff fa70 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f42:	fa93 f3a3 	rbit	r3, r3
 8004f46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004f4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004f52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 8004f5a:	2320      	movs	r3, #32
 8004f5c:	e004      	b.n	8004f68 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8004f5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004f62:	fab3 f383 	clz	r3, r3
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	461a      	mov	r2, r3
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d105      	bne.n	8004f82 <HAL_ADC_ConfigChannel+0x39a>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	0e9b      	lsrs	r3, r3, #26
 8004f7c:	f003 031f 	and.w	r3, r3, #31
 8004f80:	e018      	b.n	8004fb4 <HAL_ADC_ConfigChannel+0x3cc>
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004f8e:	fa93 f3a3 	rbit	r3, r3
 8004f92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004f96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004f9a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004f9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8004fa6:	2320      	movs	r3, #32
 8004fa8:	e004      	b.n	8004fb4 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8004faa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004fae:	fab3 f383 	clz	r3, r3
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d106      	bne.n	8004fc6 <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7ff fabf 	bl	8004544 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2102      	movs	r1, #2
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7ff fa23 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10a      	bne.n	8004ff2 <HAL_ADC_ConfigChannel+0x40a>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2102      	movs	r1, #2
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7ff fa18 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	0e9b      	lsrs	r3, r3, #26
 8004fec:	f003 021f 	and.w	r2, r3, #31
 8004ff0:	e01e      	b.n	8005030 <HAL_ADC_ConfigChannel+0x448>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2102      	movs	r1, #2
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7ff fa0d 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8004ffe:	4603      	mov	r3, r0
 8005000:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005004:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005008:	fa93 f3a3 	rbit	r3, r3
 800500c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005010:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005014:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8005018:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8005020:	2320      	movs	r3, #32
 8005022:	e004      	b.n	800502e <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8005024:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005028:	fab3 f383 	clz	r3, r3
 800502c:	b2db      	uxtb	r3, r3
 800502e:	461a      	mov	r2, r3
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005038:	2b00      	cmp	r3, #0
 800503a:	d105      	bne.n	8005048 <HAL_ADC_ConfigChannel+0x460>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	0e9b      	lsrs	r3, r3, #26
 8005042:	f003 031f 	and.w	r3, r3, #31
 8005046:	e014      	b.n	8005072 <HAL_ADC_ConfigChannel+0x48a>
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005050:	fa93 f3a3 	rbit	r3, r3
 8005054:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8005056:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005058:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800505c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8005064:	2320      	movs	r3, #32
 8005066:	e004      	b.n	8005072 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8005068:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800506c:	fab3 f383 	clz	r3, r3
 8005070:	b2db      	uxtb	r3, r3
 8005072:	429a      	cmp	r2, r3
 8005074:	d106      	bne.n	8005084 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2200      	movs	r2, #0
 800507c:	2102      	movs	r1, #2
 800507e:	4618      	mov	r0, r3
 8005080:	f7ff fa60 	bl	8004544 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2103      	movs	r1, #3
 800508a:	4618      	mov	r0, r3
 800508c:	f7ff f9c4 	bl	8004418 <LL_ADC_GetOffsetChannel>
 8005090:	4603      	mov	r3, r0
 8005092:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10a      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x4c8>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2103      	movs	r1, #3
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7ff f9b9 	bl	8004418 <LL_ADC_GetOffsetChannel>
 80050a6:	4603      	mov	r3, r0
 80050a8:	0e9b      	lsrs	r3, r3, #26
 80050aa:	f003 021f 	and.w	r2, r3, #31
 80050ae:	e017      	b.n	80050e0 <HAL_ADC_ConfigChannel+0x4f8>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2103      	movs	r1, #3
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff f9ae 	bl	8004418 <LL_ADC_GetOffsetChannel>
 80050bc:	4603      	mov	r3, r0
 80050be:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050c2:	fa93 f3a3 	rbit	r3, r3
 80050c6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80050c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050ca:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80050cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80050d2:	2320      	movs	r3, #32
 80050d4:	e003      	b.n	80050de <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80050d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050d8:	fab3 f383 	clz	r3, r3
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	461a      	mov	r2, r3
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d105      	bne.n	80050f8 <HAL_ADC_ConfigChannel+0x510>
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	0e9b      	lsrs	r3, r3, #26
 80050f2:	f003 031f 	and.w	r3, r3, #31
 80050f6:	e011      	b.n	800511c <HAL_ADC_ConfigChannel+0x534>
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005100:	fa93 f3a3 	rbit	r3, r3
 8005104:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8005106:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005108:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800510a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800510c:	2b00      	cmp	r3, #0
 800510e:	d101      	bne.n	8005114 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8005110:	2320      	movs	r3, #32
 8005112:	e003      	b.n	800511c <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8005114:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005116:	fab3 f383 	clz	r3, r3
 800511a:	b2db      	uxtb	r3, r3
 800511c:	429a      	cmp	r2, r3
 800511e:	d14f      	bne.n	80051c0 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2200      	movs	r2, #0
 8005126:	2103      	movs	r1, #3
 8005128:	4618      	mov	r0, r3
 800512a:	f7ff fa0b 	bl	8004544 <LL_ADC_SetOffsetState>
 800512e:	e047      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005136:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	069b      	lsls	r3, r3, #26
 8005140:	429a      	cmp	r2, r3
 8005142:	d107      	bne.n	8005154 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005152:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800515a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	069b      	lsls	r3, r3, #26
 8005164:	429a      	cmp	r2, r3
 8005166:	d107      	bne.n	8005178 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005176:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800517e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	069b      	lsls	r3, r3, #26
 8005188:	429a      	cmp	r2, r3
 800518a:	d107      	bne.n	800519c <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800519a:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	069b      	lsls	r3, r3, #26
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d107      	bne.n	80051c0 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80051be:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff facd 	bl	8004764 <LL_ADC_IsEnabled>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f040 8219 	bne.w	8005604 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6818      	ldr	r0, [r3, #0]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	6819      	ldr	r1, [r3, #0]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	461a      	mov	r2, r3
 80051e0:	f7ff fa32 	bl	8004648 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	4aa1      	ldr	r2, [pc, #644]	; (8005470 <HAL_ADC_ConfigChannel+0x888>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	f040 812e 	bne.w	800544c <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10b      	bne.n	8005218 <HAL_ADC_ConfigChannel+0x630>
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	0e9b      	lsrs	r3, r3, #26
 8005206:	3301      	adds	r3, #1
 8005208:	f003 031f 	and.w	r3, r3, #31
 800520c:	2b09      	cmp	r3, #9
 800520e:	bf94      	ite	ls
 8005210:	2301      	movls	r3, #1
 8005212:	2300      	movhi	r3, #0
 8005214:	b2db      	uxtb	r3, r3
 8005216:	e019      	b.n	800524c <HAL_ADC_ConfigChannel+0x664>
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005220:	fa93 f3a3 	rbit	r3, r3
 8005224:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005226:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005228:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800522a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8005230:	2320      	movs	r3, #32
 8005232:	e003      	b.n	800523c <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8005234:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005236:	fab3 f383 	clz	r3, r3
 800523a:	b2db      	uxtb	r3, r3
 800523c:	3301      	adds	r3, #1
 800523e:	f003 031f 	and.w	r3, r3, #31
 8005242:	2b09      	cmp	r3, #9
 8005244:	bf94      	ite	ls
 8005246:	2301      	movls	r3, #1
 8005248:	2300      	movhi	r3, #0
 800524a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800524c:	2b00      	cmp	r3, #0
 800524e:	d079      	beq.n	8005344 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005258:	2b00      	cmp	r3, #0
 800525a:	d107      	bne.n	800526c <HAL_ADC_ConfigChannel+0x684>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	0e9b      	lsrs	r3, r3, #26
 8005262:	3301      	adds	r3, #1
 8005264:	069b      	lsls	r3, r3, #26
 8005266:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800526a:	e015      	b.n	8005298 <HAL_ADC_ConfigChannel+0x6b0>
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005272:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005274:	fa93 f3a3 	rbit	r3, r3
 8005278:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800527a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800527c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800527e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8005284:	2320      	movs	r3, #32
 8005286:	e003      	b.n	8005290 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8005288:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800528a:	fab3 f383 	clz	r3, r3
 800528e:	b2db      	uxtb	r3, r3
 8005290:	3301      	adds	r3, #1
 8005292:	069b      	lsls	r3, r3, #26
 8005294:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d109      	bne.n	80052b8 <HAL_ADC_ConfigChannel+0x6d0>
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	0e9b      	lsrs	r3, r3, #26
 80052aa:	3301      	adds	r3, #1
 80052ac:	f003 031f 	and.w	r3, r3, #31
 80052b0:	2101      	movs	r1, #1
 80052b2:	fa01 f303 	lsl.w	r3, r1, r3
 80052b6:	e017      	b.n	80052e8 <HAL_ADC_ConfigChannel+0x700>
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052c0:	fa93 f3a3 	rbit	r3, r3
 80052c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80052c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052c8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80052ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 80052d0:	2320      	movs	r3, #32
 80052d2:	e003      	b.n	80052dc <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 80052d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052d6:	fab3 f383 	clz	r3, r3
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	3301      	adds	r3, #1
 80052de:	f003 031f 	and.w	r3, r3, #31
 80052e2:	2101      	movs	r1, #1
 80052e4:	fa01 f303 	lsl.w	r3, r1, r3
 80052e8:	ea42 0103 	orr.w	r1, r2, r3
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10a      	bne.n	800530e <HAL_ADC_ConfigChannel+0x726>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	0e9b      	lsrs	r3, r3, #26
 80052fe:	3301      	adds	r3, #1
 8005300:	f003 021f 	and.w	r2, r3, #31
 8005304:	4613      	mov	r3, r2
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	4413      	add	r3, r2
 800530a:	051b      	lsls	r3, r3, #20
 800530c:	e018      	b.n	8005340 <HAL_ADC_ConfigChannel+0x758>
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005316:	fa93 f3a3 	rbit	r3, r3
 800531a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800531c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8005320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8005326:	2320      	movs	r3, #32
 8005328:	e003      	b.n	8005332 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 800532a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800532c:	fab3 f383 	clz	r3, r3
 8005330:	b2db      	uxtb	r3, r3
 8005332:	3301      	adds	r3, #1
 8005334:	f003 021f 	and.w	r2, r3, #31
 8005338:	4613      	mov	r3, r2
 800533a:	005b      	lsls	r3, r3, #1
 800533c:	4413      	add	r3, r2
 800533e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005340:	430b      	orrs	r3, r1
 8005342:	e07e      	b.n	8005442 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800534c:	2b00      	cmp	r3, #0
 800534e:	d107      	bne.n	8005360 <HAL_ADC_ConfigChannel+0x778>
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	0e9b      	lsrs	r3, r3, #26
 8005356:	3301      	adds	r3, #1
 8005358:	069b      	lsls	r3, r3, #26
 800535a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800535e:	e015      	b.n	800538c <HAL_ADC_ConfigChannel+0x7a4>
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005368:	fa93 f3a3 	rbit	r3, r3
 800536c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800536e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005370:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8005372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005374:	2b00      	cmp	r3, #0
 8005376:	d101      	bne.n	800537c <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8005378:	2320      	movs	r3, #32
 800537a:	e003      	b.n	8005384 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 800537c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800537e:	fab3 f383 	clz	r3, r3
 8005382:	b2db      	uxtb	r3, r3
 8005384:	3301      	adds	r3, #1
 8005386:	069b      	lsls	r3, r3, #26
 8005388:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005394:	2b00      	cmp	r3, #0
 8005396:	d109      	bne.n	80053ac <HAL_ADC_ConfigChannel+0x7c4>
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	0e9b      	lsrs	r3, r3, #26
 800539e:	3301      	adds	r3, #1
 80053a0:	f003 031f 	and.w	r3, r3, #31
 80053a4:	2101      	movs	r1, #1
 80053a6:	fa01 f303 	lsl.w	r3, r1, r3
 80053aa:	e017      	b.n	80053dc <HAL_ADC_ConfigChannel+0x7f4>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	fa93 f3a3 	rbit	r3, r3
 80053b8:	61bb      	str	r3, [r7, #24]
  return result;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80053be:	6a3b      	ldr	r3, [r7, #32]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d101      	bne.n	80053c8 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 80053c4:	2320      	movs	r3, #32
 80053c6:	e003      	b.n	80053d0 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 80053c8:	6a3b      	ldr	r3, [r7, #32]
 80053ca:	fab3 f383 	clz	r3, r3
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	3301      	adds	r3, #1
 80053d2:	f003 031f 	and.w	r3, r3, #31
 80053d6:	2101      	movs	r1, #1
 80053d8:	fa01 f303 	lsl.w	r3, r1, r3
 80053dc:	ea42 0103 	orr.w	r1, r2, r3
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10d      	bne.n	8005408 <HAL_ADC_ConfigChannel+0x820>
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	0e9b      	lsrs	r3, r3, #26
 80053f2:	3301      	adds	r3, #1
 80053f4:	f003 021f 	and.w	r2, r3, #31
 80053f8:	4613      	mov	r3, r2
 80053fa:	005b      	lsls	r3, r3, #1
 80053fc:	4413      	add	r3, r2
 80053fe:	3b1e      	subs	r3, #30
 8005400:	051b      	lsls	r3, r3, #20
 8005402:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005406:	e01b      	b.n	8005440 <HAL_ADC_ConfigChannel+0x858>
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	fa93 f3a3 	rbit	r3, r3
 8005414:	60fb      	str	r3, [r7, #12]
  return result;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d101      	bne.n	8005424 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8005420:	2320      	movs	r3, #32
 8005422:	e003      	b.n	800542c <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	fab3 f383 	clz	r3, r3
 800542a:	b2db      	uxtb	r3, r3
 800542c:	3301      	adds	r3, #1
 800542e:	f003 021f 	and.w	r2, r3, #31
 8005432:	4613      	mov	r3, r2
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	4413      	add	r3, r2
 8005438:	3b1e      	subs	r3, #30
 800543a:	051b      	lsls	r3, r3, #20
 800543c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005440:	430b      	orrs	r3, r1
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	6892      	ldr	r2, [r2, #8]
 8005446:	4619      	mov	r1, r3
 8005448:	f7ff f8d2 	bl	80045f0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	f280 80d7 	bge.w	8005604 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a06      	ldr	r2, [pc, #24]	; (8005474 <HAL_ADC_ConfigChannel+0x88c>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d004      	beq.n	800546a <HAL_ADC_ConfigChannel+0x882>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a04      	ldr	r2, [pc, #16]	; (8005478 <HAL_ADC_ConfigChannel+0x890>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d10a      	bne.n	8005480 <HAL_ADC_ConfigChannel+0x898>
 800546a:	4b04      	ldr	r3, [pc, #16]	; (800547c <HAL_ADC_ConfigChannel+0x894>)
 800546c:	e009      	b.n	8005482 <HAL_ADC_ConfigChannel+0x89a>
 800546e:	bf00      	nop
 8005470:	47ff0000 	.word	0x47ff0000
 8005474:	40022000 	.word	0x40022000
 8005478:	40022100 	.word	0x40022100
 800547c:	40022300 	.word	0x40022300
 8005480:	4b65      	ldr	r3, [pc, #404]	; (8005618 <HAL_ADC_ConfigChannel+0xa30>)
 8005482:	4618      	mov	r0, r3
 8005484:	f7fe ff88 	bl	8004398 <LL_ADC_GetCommonPathInternalCh>
 8005488:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a62      	ldr	r2, [pc, #392]	; (800561c <HAL_ADC_ConfigChannel+0xa34>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d004      	beq.n	80054a0 <HAL_ADC_ConfigChannel+0x8b8>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a61      	ldr	r2, [pc, #388]	; (8005620 <HAL_ADC_ConfigChannel+0xa38>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d10e      	bne.n	80054be <HAL_ADC_ConfigChannel+0x8d6>
 80054a0:	485e      	ldr	r0, [pc, #376]	; (800561c <HAL_ADC_ConfigChannel+0xa34>)
 80054a2:	f7ff f95f 	bl	8004764 <LL_ADC_IsEnabled>
 80054a6:	4604      	mov	r4, r0
 80054a8:	485d      	ldr	r0, [pc, #372]	; (8005620 <HAL_ADC_ConfigChannel+0xa38>)
 80054aa:	f7ff f95b 	bl	8004764 <LL_ADC_IsEnabled>
 80054ae:	4603      	mov	r3, r0
 80054b0:	4323      	orrs	r3, r4
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	bf0c      	ite	eq
 80054b6:	2301      	moveq	r3, #1
 80054b8:	2300      	movne	r3, #0
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	e008      	b.n	80054d0 <HAL_ADC_ConfigChannel+0x8e8>
 80054be:	4859      	ldr	r0, [pc, #356]	; (8005624 <HAL_ADC_ConfigChannel+0xa3c>)
 80054c0:	f7ff f950 	bl	8004764 <LL_ADC_IsEnabled>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	bf0c      	ite	eq
 80054ca:	2301      	moveq	r3, #1
 80054cc:	2300      	movne	r3, #0
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 8084 	beq.w	80055de <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a53      	ldr	r2, [pc, #332]	; (8005628 <HAL_ADC_ConfigChannel+0xa40>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d132      	bne.n	8005546 <HAL_ADC_ConfigChannel+0x95e>
 80054e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80054e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d12c      	bne.n	8005546 <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a4c      	ldr	r2, [pc, #304]	; (8005624 <HAL_ADC_ConfigChannel+0xa3c>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	f040 8086 	bne.w	8005604 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a47      	ldr	r2, [pc, #284]	; (800561c <HAL_ADC_ConfigChannel+0xa34>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d004      	beq.n	800550c <HAL_ADC_ConfigChannel+0x924>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a46      	ldr	r2, [pc, #280]	; (8005620 <HAL_ADC_ConfigChannel+0xa38>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d101      	bne.n	8005510 <HAL_ADC_ConfigChannel+0x928>
 800550c:	4a47      	ldr	r2, [pc, #284]	; (800562c <HAL_ADC_ConfigChannel+0xa44>)
 800550e:	e000      	b.n	8005512 <HAL_ADC_ConfigChannel+0x92a>
 8005510:	4a41      	ldr	r2, [pc, #260]	; (8005618 <HAL_ADC_ConfigChannel+0xa30>)
 8005512:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005516:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800551a:	4619      	mov	r1, r3
 800551c:	4610      	mov	r0, r2
 800551e:	f7fe ff28 	bl	8004372 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005522:	4b43      	ldr	r3, [pc, #268]	; (8005630 <HAL_ADC_ConfigChannel+0xa48>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	099b      	lsrs	r3, r3, #6
 8005528:	4a42      	ldr	r2, [pc, #264]	; (8005634 <HAL_ADC_ConfigChannel+0xa4c>)
 800552a:	fba2 2303 	umull	r2, r3, r2, r3
 800552e:	099b      	lsrs	r3, r3, #6
 8005530:	3301      	adds	r3, #1
 8005532:	005b      	lsls	r3, r3, #1
 8005534:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8005536:	e002      	b.n	800553e <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	3b01      	subs	r3, #1
 800553c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1f9      	bne.n	8005538 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005544:	e05e      	b.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a3b      	ldr	r2, [pc, #236]	; (8005638 <HAL_ADC_ConfigChannel+0xa50>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d120      	bne.n	8005592 <HAL_ADC_ConfigChannel+0x9aa>
 8005550:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d11a      	bne.n	8005592 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a30      	ldr	r2, [pc, #192]	; (8005624 <HAL_ADC_ConfigChannel+0xa3c>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d14e      	bne.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a2c      	ldr	r2, [pc, #176]	; (800561c <HAL_ADC_ConfigChannel+0xa34>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d004      	beq.n	800557a <HAL_ADC_ConfigChannel+0x992>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a2a      	ldr	r2, [pc, #168]	; (8005620 <HAL_ADC_ConfigChannel+0xa38>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d101      	bne.n	800557e <HAL_ADC_ConfigChannel+0x996>
 800557a:	4a2c      	ldr	r2, [pc, #176]	; (800562c <HAL_ADC_ConfigChannel+0xa44>)
 800557c:	e000      	b.n	8005580 <HAL_ADC_ConfigChannel+0x998>
 800557e:	4a26      	ldr	r2, [pc, #152]	; (8005618 <HAL_ADC_ConfigChannel+0xa30>)
 8005580:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005584:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005588:	4619      	mov	r1, r3
 800558a:	4610      	mov	r0, r2
 800558c:	f7fe fef1 	bl	8004372 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005590:	e038      	b.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a29      	ldr	r2, [pc, #164]	; (800563c <HAL_ADC_ConfigChannel+0xa54>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d133      	bne.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
 800559c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80055a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d12d      	bne.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a1d      	ldr	r2, [pc, #116]	; (8005624 <HAL_ADC_ConfigChannel+0xa3c>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d128      	bne.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a19      	ldr	r2, [pc, #100]	; (800561c <HAL_ADC_ConfigChannel+0xa34>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d004      	beq.n	80055c6 <HAL_ADC_ConfigChannel+0x9de>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a17      	ldr	r2, [pc, #92]	; (8005620 <HAL_ADC_ConfigChannel+0xa38>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d101      	bne.n	80055ca <HAL_ADC_ConfigChannel+0x9e2>
 80055c6:	4a19      	ldr	r2, [pc, #100]	; (800562c <HAL_ADC_ConfigChannel+0xa44>)
 80055c8:	e000      	b.n	80055cc <HAL_ADC_ConfigChannel+0x9e4>
 80055ca:	4a13      	ldr	r2, [pc, #76]	; (8005618 <HAL_ADC_ConfigChannel+0xa30>)
 80055cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80055d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80055d4:	4619      	mov	r1, r3
 80055d6:	4610      	mov	r0, r2
 80055d8:	f7fe fecb 	bl	8004372 <LL_ADC_SetCommonPathInternalCh>
 80055dc:	e012      	b.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055e2:	f043 0220 	orr.w	r2, r3, #32
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 80055f0:	e008      	b.n	8005604 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055f6:	f043 0220 	orr.w	r2, r3, #32
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 800560c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8005610:	4618      	mov	r0, r3
 8005612:	37e4      	adds	r7, #228	; 0xe4
 8005614:	46bd      	mov	sp, r7
 8005616:	bd90      	pop	{r4, r7, pc}
 8005618:	58026300 	.word	0x58026300
 800561c:	40022000 	.word	0x40022000
 8005620:	40022100 	.word	0x40022100
 8005624:	58026000 	.word	0x58026000
 8005628:	c7520000 	.word	0xc7520000
 800562c:	40022300 	.word	0x40022300
 8005630:	2400002c 	.word	0x2400002c
 8005634:	053e2d63 	.word	0x053e2d63
 8005638:	c3210000 	.word	0xc3210000
 800563c:	cb840000 	.word	0xcb840000

08005640 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a6c      	ldr	r2, [pc, #432]	; (8005800 <ADC_ConfigureBoostMode+0x1c0>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d004      	beq.n	800565c <ADC_ConfigureBoostMode+0x1c>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a6b      	ldr	r2, [pc, #428]	; (8005804 <ADC_ConfigureBoostMode+0x1c4>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d109      	bne.n	8005670 <ADC_ConfigureBoostMode+0x30>
 800565c:	4b6a      	ldr	r3, [pc, #424]	; (8005808 <ADC_ConfigureBoostMode+0x1c8>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005664:	2b00      	cmp	r3, #0
 8005666:	bf14      	ite	ne
 8005668:	2301      	movne	r3, #1
 800566a:	2300      	moveq	r3, #0
 800566c:	b2db      	uxtb	r3, r3
 800566e:	e008      	b.n	8005682 <ADC_ConfigureBoostMode+0x42>
 8005670:	4b66      	ldr	r3, [pc, #408]	; (800580c <ADC_ConfigureBoostMode+0x1cc>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005678:	2b00      	cmp	r3, #0
 800567a:	bf14      	ite	ne
 800567c:	2301      	movne	r3, #1
 800567e:	2300      	moveq	r3, #0
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d01c      	beq.n	80056c0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005686:	f006 f8b7 	bl	800b7f8 <HAL_RCC_GetHCLKFreq>
 800568a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005694:	d010      	beq.n	80056b8 <ADC_ConfigureBoostMode+0x78>
 8005696:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800569a:	d873      	bhi.n	8005784 <ADC_ConfigureBoostMode+0x144>
 800569c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056a0:	d002      	beq.n	80056a8 <ADC_ConfigureBoostMode+0x68>
 80056a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80056a6:	d16d      	bne.n	8005784 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	0c1b      	lsrs	r3, r3, #16
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b4:	60fb      	str	r3, [r7, #12]
        break;
 80056b6:	e068      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	089b      	lsrs	r3, r3, #2
 80056bc:	60fb      	str	r3, [r7, #12]
        break;
 80056be:	e064      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80056c0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80056c4:	f04f 0100 	mov.w	r1, #0
 80056c8:	f007 fa92 	bl	800cbf0 <HAL_RCCEx_GetPeriphCLKFreq>
 80056cc:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80056d6:	d051      	beq.n	800577c <ADC_ConfigureBoostMode+0x13c>
 80056d8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80056dc:	d854      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 80056de:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80056e2:	d047      	beq.n	8005774 <ADC_ConfigureBoostMode+0x134>
 80056e4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80056e8:	d84e      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 80056ea:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80056ee:	d03d      	beq.n	800576c <ADC_ConfigureBoostMode+0x12c>
 80056f0:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80056f4:	d848      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 80056f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80056fa:	d033      	beq.n	8005764 <ADC_ConfigureBoostMode+0x124>
 80056fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005700:	d842      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 8005702:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005706:	d029      	beq.n	800575c <ADC_ConfigureBoostMode+0x11c>
 8005708:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800570c:	d83c      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 800570e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005712:	d01a      	beq.n	800574a <ADC_ConfigureBoostMode+0x10a>
 8005714:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005718:	d836      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 800571a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800571e:	d014      	beq.n	800574a <ADC_ConfigureBoostMode+0x10a>
 8005720:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005724:	d830      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 8005726:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800572a:	d00e      	beq.n	800574a <ADC_ConfigureBoostMode+0x10a>
 800572c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005730:	d82a      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 8005732:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005736:	d008      	beq.n	800574a <ADC_ConfigureBoostMode+0x10a>
 8005738:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800573c:	d824      	bhi.n	8005788 <ADC_ConfigureBoostMode+0x148>
 800573e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005742:	d002      	beq.n	800574a <ADC_ConfigureBoostMode+0x10a>
 8005744:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005748:	d11e      	bne.n	8005788 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	0c9b      	lsrs	r3, r3, #18
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	fbb2 f3f3 	udiv	r3, r2, r3
 8005758:	60fb      	str	r3, [r7, #12]
        break;
 800575a:	e016      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	091b      	lsrs	r3, r3, #4
 8005760:	60fb      	str	r3, [r7, #12]
        break;
 8005762:	e012      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	095b      	lsrs	r3, r3, #5
 8005768:	60fb      	str	r3, [r7, #12]
        break;
 800576a:	e00e      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	099b      	lsrs	r3, r3, #6
 8005770:	60fb      	str	r3, [r7, #12]
        break;
 8005772:	e00a      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	09db      	lsrs	r3, r3, #7
 8005778:	60fb      	str	r3, [r7, #12]
        break;
 800577a:	e006      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	0a1b      	lsrs	r3, r3, #8
 8005780:	60fb      	str	r3, [r7, #12]
        break;
 8005782:	e002      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
        break;
 8005784:	bf00      	nop
 8005786:	e000      	b.n	800578a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005788:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	085b      	lsrs	r3, r3, #1
 800578e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	4a1f      	ldr	r2, [pc, #124]	; (8005810 <ADC_ConfigureBoostMode+0x1d0>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d808      	bhi.n	80057aa <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689a      	ldr	r2, [r3, #8]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80057a6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80057a8:	e025      	b.n	80057f6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	4a19      	ldr	r2, [pc, #100]	; (8005814 <ADC_ConfigureBoostMode+0x1d4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d80a      	bhi.n	80057c8 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057c4:	609a      	str	r2, [r3, #8]
}
 80057c6:	e016      	b.n	80057f6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	4a13      	ldr	r2, [pc, #76]	; (8005818 <ADC_ConfigureBoostMode+0x1d8>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d80a      	bhi.n	80057e6 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057e2:	609a      	str	r2, [r3, #8]
}
 80057e4:	e007      	b.n	80057f6 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689a      	ldr	r2, [r3, #8]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80057f4:	609a      	str	r2, [r3, #8]
}
 80057f6:	bf00      	nop
 80057f8:	3710      	adds	r7, #16
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	40022000 	.word	0x40022000
 8005804:	40022100 	.word	0x40022100
 8005808:	40022300 	.word	0x40022300
 800580c:	58026300 	.word	0x58026300
 8005810:	005f5e10 	.word	0x005f5e10
 8005814:	00bebc20 	.word	0x00bebc20
 8005818:	017d7840 	.word	0x017d7840

0800581c <LL_ADC_IsEnabled>:
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 0301 	and.w	r3, r3, #1
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <LL_ADC_IsEnabled+0x18>
 8005830:	2301      	movs	r3, #1
 8005832:	e000      	b.n	8005836 <LL_ADC_IsEnabled+0x1a>
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <LL_ADC_REG_IsConversionOngoing>:
{
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f003 0304 	and.w	r3, r3, #4
 8005852:	2b04      	cmp	r3, #4
 8005854:	d101      	bne.n	800585a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005868:	b590      	push	{r4, r7, lr}
 800586a:	b0a3      	sub	sp, #140	; 0x8c
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005872:	2300      	movs	r3, #0
 8005874:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800587e:	2b01      	cmp	r3, #1
 8005880:	d101      	bne.n	8005886 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005882:	2302      	movs	r3, #2
 8005884:	e0c1      	b.n	8005a0a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800588e:	2300      	movs	r3, #0
 8005890:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005892:	2300      	movs	r3, #0
 8005894:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a5e      	ldr	r2, [pc, #376]	; (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d102      	bne.n	80058a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80058a0:	4b5d      	ldr	r3, [pc, #372]	; (8005a18 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80058a2:	60fb      	str	r3, [r7, #12]
 80058a4:	e001      	b.n	80058aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80058a6:	2300      	movs	r3, #0
 80058a8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10b      	bne.n	80058c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058b4:	f043 0220 	orr.w	r2, r3, #32
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e0a0      	b.n	8005a0a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7ff ffb9 	bl	8005842 <LL_ADC_REG_IsConversionOngoing>
 80058d0:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4618      	mov	r0, r3
 80058da:	f7ff ffb2 	bl	8005842 <LL_ADC_REG_IsConversionOngoing>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f040 8081 	bne.w	80059e8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80058e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d17c      	bne.n	80059e8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a48      	ldr	r2, [pc, #288]	; (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d004      	beq.n	8005902 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a46      	ldr	r2, [pc, #280]	; (8005a18 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d101      	bne.n	8005906 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8005902:	4b46      	ldr	r3, [pc, #280]	; (8005a1c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005904:	e000      	b.n	8005908 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8005906:	4b46      	ldr	r3, [pc, #280]	; (8005a20 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005908:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d039      	beq.n	8005986 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005912:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	431a      	orrs	r2, r3
 8005920:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005922:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a3a      	ldr	r2, [pc, #232]	; (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d004      	beq.n	8005938 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a39      	ldr	r2, [pc, #228]	; (8005a18 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d10e      	bne.n	8005956 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8005938:	4836      	ldr	r0, [pc, #216]	; (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800593a:	f7ff ff6f 	bl	800581c <LL_ADC_IsEnabled>
 800593e:	4604      	mov	r4, r0
 8005940:	4835      	ldr	r0, [pc, #212]	; (8005a18 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005942:	f7ff ff6b 	bl	800581c <LL_ADC_IsEnabled>
 8005946:	4603      	mov	r3, r0
 8005948:	4323      	orrs	r3, r4
 800594a:	2b00      	cmp	r3, #0
 800594c:	bf0c      	ite	eq
 800594e:	2301      	moveq	r3, #1
 8005950:	2300      	movne	r3, #0
 8005952:	b2db      	uxtb	r3, r3
 8005954:	e008      	b.n	8005968 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8005956:	4833      	ldr	r0, [pc, #204]	; (8005a24 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005958:	f7ff ff60 	bl	800581c <LL_ADC_IsEnabled>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	bf0c      	ite	eq
 8005962:	2301      	moveq	r3, #1
 8005964:	2300      	movne	r3, #0
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b00      	cmp	r3, #0
 800596a:	d047      	beq.n	80059fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800596c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800596e:	689a      	ldr	r2, [r3, #8]
 8005970:	4b2d      	ldr	r3, [pc, #180]	; (8005a28 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005972:	4013      	ands	r3, r2
 8005974:	683a      	ldr	r2, [r7, #0]
 8005976:	6811      	ldr	r1, [r2, #0]
 8005978:	683a      	ldr	r2, [r7, #0]
 800597a:	6892      	ldr	r2, [r2, #8]
 800597c:	430a      	orrs	r2, r1
 800597e:	431a      	orrs	r2, r3
 8005980:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005982:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005984:	e03a      	b.n	80059fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005986:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800598e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005990:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a1f      	ldr	r2, [pc, #124]	; (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d004      	beq.n	80059a6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a1d      	ldr	r2, [pc, #116]	; (8005a18 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d10e      	bne.n	80059c4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80059a6:	481b      	ldr	r0, [pc, #108]	; (8005a14 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80059a8:	f7ff ff38 	bl	800581c <LL_ADC_IsEnabled>
 80059ac:	4604      	mov	r4, r0
 80059ae:	481a      	ldr	r0, [pc, #104]	; (8005a18 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80059b0:	f7ff ff34 	bl	800581c <LL_ADC_IsEnabled>
 80059b4:	4603      	mov	r3, r0
 80059b6:	4323      	orrs	r3, r4
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	bf0c      	ite	eq
 80059bc:	2301      	moveq	r3, #1
 80059be:	2300      	movne	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	e008      	b.n	80059d6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80059c4:	4817      	ldr	r0, [pc, #92]	; (8005a24 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80059c6:	f7ff ff29 	bl	800581c <LL_ADC_IsEnabled>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	bf0c      	ite	eq
 80059d0:	2301      	moveq	r3, #1
 80059d2:	2300      	movne	r3, #0
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d010      	beq.n	80059fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80059da:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	4b12      	ldr	r3, [pc, #72]	; (8005a28 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80059e0:	4013      	ands	r3, r2
 80059e2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80059e4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80059e6:	e009      	b.n	80059fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ec:	f043 0220 	orr.w	r2, r3, #32
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80059fa:	e000      	b.n	80059fe <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80059fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005a06:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	378c      	adds	r7, #140	; 0x8c
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd90      	pop	{r4, r7, pc}
 8005a12:	bf00      	nop
 8005a14:	40022000 	.word	0x40022000
 8005a18:	40022100 	.word	0x40022100
 8005a1c:	40022300 	.word	0x40022300
 8005a20:	58026300 	.word	0x58026300
 8005a24:	58026000 	.word	0x58026000
 8005a28:	fffff0e0 	.word	0xfffff0e0

08005a2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f003 0307 	and.w	r3, r3, #7
 8005a3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a3c:	4b0b      	ldr	r3, [pc, #44]	; (8005a6c <__NVIC_SetPriorityGrouping+0x40>)
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a48:	4013      	ands	r3, r2
 8005a4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005a54:	4b06      	ldr	r3, [pc, #24]	; (8005a70 <__NVIC_SetPriorityGrouping+0x44>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a5a:	4a04      	ldr	r2, [pc, #16]	; (8005a6c <__NVIC_SetPriorityGrouping+0x40>)
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	60d3      	str	r3, [r2, #12]
}
 8005a60:	bf00      	nop
 8005a62:	3714      	adds	r7, #20
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr
 8005a6c:	e000ed00 	.word	0xe000ed00
 8005a70:	05fa0000 	.word	0x05fa0000

08005a74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a74:	b480      	push	{r7}
 8005a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a78:	4b04      	ldr	r3, [pc, #16]	; (8005a8c <__NVIC_GetPriorityGrouping+0x18>)
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	0a1b      	lsrs	r3, r3, #8
 8005a7e:	f003 0307 	and.w	r3, r3, #7
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	e000ed00 	.word	0xe000ed00

08005a90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	db0b      	blt.n	8005aba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005aa2:	88fb      	ldrh	r3, [r7, #6]
 8005aa4:	f003 021f 	and.w	r2, r3, #31
 8005aa8:	4907      	ldr	r1, [pc, #28]	; (8005ac8 <__NVIC_EnableIRQ+0x38>)
 8005aaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005aae:	095b      	lsrs	r3, r3, #5
 8005ab0:	2001      	movs	r0, #1
 8005ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	e000e100 	.word	0xe000e100

08005acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	6039      	str	r1, [r7, #0]
 8005ad6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005ad8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	db0a      	blt.n	8005af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	490c      	ldr	r1, [pc, #48]	; (8005b18 <__NVIC_SetPriority+0x4c>)
 8005ae6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005aea:	0112      	lsls	r2, r2, #4
 8005aec:	b2d2      	uxtb	r2, r2
 8005aee:	440b      	add	r3, r1
 8005af0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005af4:	e00a      	b.n	8005b0c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	4908      	ldr	r1, [pc, #32]	; (8005b1c <__NVIC_SetPriority+0x50>)
 8005afc:	88fb      	ldrh	r3, [r7, #6]
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	3b04      	subs	r3, #4
 8005b04:	0112      	lsls	r2, r2, #4
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	440b      	add	r3, r1
 8005b0a:	761a      	strb	r2, [r3, #24]
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr
 8005b18:	e000e100 	.word	0xe000e100
 8005b1c:	e000ed00 	.word	0xe000ed00

08005b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b089      	sub	sp, #36	; 0x24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 0307 	and.w	r3, r3, #7
 8005b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	f1c3 0307 	rsb	r3, r3, #7
 8005b3a:	2b04      	cmp	r3, #4
 8005b3c:	bf28      	it	cs
 8005b3e:	2304      	movcs	r3, #4
 8005b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	3304      	adds	r3, #4
 8005b46:	2b06      	cmp	r3, #6
 8005b48:	d902      	bls.n	8005b50 <NVIC_EncodePriority+0x30>
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	3b03      	subs	r3, #3
 8005b4e:	e000      	b.n	8005b52 <NVIC_EncodePriority+0x32>
 8005b50:	2300      	movs	r3, #0
 8005b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b54:	f04f 32ff 	mov.w	r2, #4294967295
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b5e:	43da      	mvns	r2, r3
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	401a      	ands	r2, r3
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b68:	f04f 31ff 	mov.w	r1, #4294967295
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b72:	43d9      	mvns	r1, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b78:	4313      	orrs	r3, r2
         );
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3724      	adds	r7, #36	; 0x24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr
	...

08005b88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	3b01      	subs	r3, #1
 8005b94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b98:	d301      	bcc.n	8005b9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e00f      	b.n	8005bbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b9e:	4a0a      	ldr	r2, [pc, #40]	; (8005bc8 <SysTick_Config+0x40>)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ba6:	210f      	movs	r1, #15
 8005ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bac:	f7ff ff8e 	bl	8005acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005bb0:	4b05      	ldr	r3, [pc, #20]	; (8005bc8 <SysTick_Config+0x40>)
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bb6:	4b04      	ldr	r3, [pc, #16]	; (8005bc8 <SysTick_Config+0x40>)
 8005bb8:	2207      	movs	r2, #7
 8005bba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	e000e010 	.word	0xe000e010

08005bcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f7ff ff29 	bl	8005a2c <__NVIC_SetPriorityGrouping>
}
 8005bda:	bf00      	nop
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b086      	sub	sp, #24
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	4603      	mov	r3, r0
 8005bea:	60b9      	str	r1, [r7, #8]
 8005bec:	607a      	str	r2, [r7, #4]
 8005bee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005bf0:	f7ff ff40 	bl	8005a74 <__NVIC_GetPriorityGrouping>
 8005bf4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	6978      	ldr	r0, [r7, #20]
 8005bfc:	f7ff ff90 	bl	8005b20 <NVIC_EncodePriority>
 8005c00:	4602      	mov	r2, r0
 8005c02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005c06:	4611      	mov	r1, r2
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff ff5f 	bl	8005acc <__NVIC_SetPriority>
}
 8005c0e:	bf00      	nop
 8005c10:	3718      	adds	r7, #24
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b082      	sub	sp, #8
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff ff33 	bl	8005a90 <__NVIC_EnableIRQ>
}
 8005c2a:	bf00      	nop
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b082      	sub	sp, #8
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f7ff ffa4 	bl	8005b88 <SysTick_Config>
 8005c40:	4603      	mov	r3, r0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3708      	adds	r7, #8
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
	...

08005c4c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005c54:	f7fe fb34 	bl	80042c0 <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e312      	b.n	800628a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a66      	ldr	r2, [pc, #408]	; (8005e04 <HAL_DMA_Init+0x1b8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d04a      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a65      	ldr	r2, [pc, #404]	; (8005e08 <HAL_DMA_Init+0x1bc>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d045      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a63      	ldr	r2, [pc, #396]	; (8005e0c <HAL_DMA_Init+0x1c0>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d040      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a62      	ldr	r2, [pc, #392]	; (8005e10 <HAL_DMA_Init+0x1c4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d03b      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a60      	ldr	r2, [pc, #384]	; (8005e14 <HAL_DMA_Init+0x1c8>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d036      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a5f      	ldr	r2, [pc, #380]	; (8005e18 <HAL_DMA_Init+0x1cc>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d031      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a5d      	ldr	r2, [pc, #372]	; (8005e1c <HAL_DMA_Init+0x1d0>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d02c      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a5c      	ldr	r2, [pc, #368]	; (8005e20 <HAL_DMA_Init+0x1d4>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d027      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a5a      	ldr	r2, [pc, #360]	; (8005e24 <HAL_DMA_Init+0x1d8>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d022      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a59      	ldr	r2, [pc, #356]	; (8005e28 <HAL_DMA_Init+0x1dc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d01d      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a57      	ldr	r2, [pc, #348]	; (8005e2c <HAL_DMA_Init+0x1e0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d018      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a56      	ldr	r2, [pc, #344]	; (8005e30 <HAL_DMA_Init+0x1e4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d013      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a54      	ldr	r2, [pc, #336]	; (8005e34 <HAL_DMA_Init+0x1e8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00e      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a53      	ldr	r2, [pc, #332]	; (8005e38 <HAL_DMA_Init+0x1ec>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d009      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a51      	ldr	r2, [pc, #324]	; (8005e3c <HAL_DMA_Init+0x1f0>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d004      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a50      	ldr	r2, [pc, #320]	; (8005e40 <HAL_DMA_Init+0x1f4>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d101      	bne.n	8005d08 <HAL_DMA_Init+0xbc>
 8005d04:	2301      	movs	r3, #1
 8005d06:	e000      	b.n	8005d0a <HAL_DMA_Init+0xbe>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 813c 	beq.w	8005f88 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a37      	ldr	r2, [pc, #220]	; (8005e04 <HAL_DMA_Init+0x1b8>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d04a      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a36      	ldr	r2, [pc, #216]	; (8005e08 <HAL_DMA_Init+0x1bc>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d045      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a34      	ldr	r2, [pc, #208]	; (8005e0c <HAL_DMA_Init+0x1c0>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d040      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a33      	ldr	r2, [pc, #204]	; (8005e10 <HAL_DMA_Init+0x1c4>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d03b      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a31      	ldr	r2, [pc, #196]	; (8005e14 <HAL_DMA_Init+0x1c8>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d036      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a30      	ldr	r2, [pc, #192]	; (8005e18 <HAL_DMA_Init+0x1cc>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d031      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a2e      	ldr	r2, [pc, #184]	; (8005e1c <HAL_DMA_Init+0x1d0>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d02c      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a2d      	ldr	r2, [pc, #180]	; (8005e20 <HAL_DMA_Init+0x1d4>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d027      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a2b      	ldr	r2, [pc, #172]	; (8005e24 <HAL_DMA_Init+0x1d8>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d022      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a2a      	ldr	r2, [pc, #168]	; (8005e28 <HAL_DMA_Init+0x1dc>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d01d      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a28      	ldr	r2, [pc, #160]	; (8005e2c <HAL_DMA_Init+0x1e0>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d018      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a27      	ldr	r2, [pc, #156]	; (8005e30 <HAL_DMA_Init+0x1e4>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d013      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a25      	ldr	r2, [pc, #148]	; (8005e34 <HAL_DMA_Init+0x1e8>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00e      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a24      	ldr	r2, [pc, #144]	; (8005e38 <HAL_DMA_Init+0x1ec>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d009      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a22      	ldr	r2, [pc, #136]	; (8005e3c <HAL_DMA_Init+0x1f0>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d004      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a21      	ldr	r2, [pc, #132]	; (8005e40 <HAL_DMA_Init+0x1f4>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d108      	bne.n	8005dd2 <HAL_DMA_Init+0x186>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	e007      	b.n	8005de2 <HAL_DMA_Init+0x196>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0201 	bic.w	r2, r2, #1
 8005de0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005de2:	e02f      	b.n	8005e44 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005de4:	f7fe fa6c 	bl	80042c0 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b05      	cmp	r3, #5
 8005df0:	d928      	bls.n	8005e44 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e242      	b.n	800628a <HAL_DMA_Init+0x63e>
 8005e04:	40020010 	.word	0x40020010
 8005e08:	40020028 	.word	0x40020028
 8005e0c:	40020040 	.word	0x40020040
 8005e10:	40020058 	.word	0x40020058
 8005e14:	40020070 	.word	0x40020070
 8005e18:	40020088 	.word	0x40020088
 8005e1c:	400200a0 	.word	0x400200a0
 8005e20:	400200b8 	.word	0x400200b8
 8005e24:	40020410 	.word	0x40020410
 8005e28:	40020428 	.word	0x40020428
 8005e2c:	40020440 	.word	0x40020440
 8005e30:	40020458 	.word	0x40020458
 8005e34:	40020470 	.word	0x40020470
 8005e38:	40020488 	.word	0x40020488
 8005e3c:	400204a0 	.word	0x400204a0
 8005e40:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d1c8      	bne.n	8005de4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	4b83      	ldr	r3, [pc, #524]	; (800606c <HAL_DMA_Init+0x420>)
 8005e5e:	4013      	ands	r3, r2
 8005e60:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005e6a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e76:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e82:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
 8005e88:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d107      	bne.n	8005ea8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b28      	cmp	r3, #40	; 0x28
 8005eae:	d903      	bls.n	8005eb8 <HAL_DMA_Init+0x26c>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	2b2e      	cmp	r3, #46	; 0x2e
 8005eb6:	d91f      	bls.n	8005ef8 <HAL_DMA_Init+0x2ac>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	2b3e      	cmp	r3, #62	; 0x3e
 8005ebe:	d903      	bls.n	8005ec8 <HAL_DMA_Init+0x27c>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	2b42      	cmp	r3, #66	; 0x42
 8005ec6:	d917      	bls.n	8005ef8 <HAL_DMA_Init+0x2ac>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2b46      	cmp	r3, #70	; 0x46
 8005ece:	d903      	bls.n	8005ed8 <HAL_DMA_Init+0x28c>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	2b48      	cmp	r3, #72	; 0x48
 8005ed6:	d90f      	bls.n	8005ef8 <HAL_DMA_Init+0x2ac>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	2b4e      	cmp	r3, #78	; 0x4e
 8005ede:	d903      	bls.n	8005ee8 <HAL_DMA_Init+0x29c>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	2b52      	cmp	r3, #82	; 0x52
 8005ee6:	d907      	bls.n	8005ef8 <HAL_DMA_Init+0x2ac>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	2b73      	cmp	r3, #115	; 0x73
 8005eee:	d905      	bls.n	8005efc <HAL_DMA_Init+0x2b0>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b77      	cmp	r3, #119	; 0x77
 8005ef6:	d801      	bhi.n	8005efc <HAL_DMA_Init+0x2b0>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e000      	b.n	8005efe <HAL_DMA_Init+0x2b2>
 8005efc:	2300      	movs	r3, #0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f08:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f023 0307 	bic.w	r3, r3, #7
 8005f20:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f26:	697a      	ldr	r2, [r7, #20]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f30:	2b04      	cmp	r3, #4
 8005f32:	d117      	bne.n	8005f64 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00e      	beq.n	8005f64 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f001 fdca 	bl	8007ae0 <DMA_CheckFifoParam>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d008      	beq.n	8005f64 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2240      	movs	r2, #64	; 0x40
 8005f56:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e192      	b.n	800628a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	697a      	ldr	r2, [r7, #20]
 8005f6a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f001 fd05 	bl	800797c <DMA_CalcBaseAndBitshift>
 8005f72:	4603      	mov	r3, r0
 8005f74:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f7a:	f003 031f 	and.w	r3, r3, #31
 8005f7e:	223f      	movs	r2, #63	; 0x3f
 8005f80:	409a      	lsls	r2, r3
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	609a      	str	r2, [r3, #8]
 8005f86:	e0c8      	b.n	800611a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a38      	ldr	r2, [pc, #224]	; (8006070 <HAL_DMA_Init+0x424>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d022      	beq.n	8005fd8 <HAL_DMA_Init+0x38c>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a37      	ldr	r2, [pc, #220]	; (8006074 <HAL_DMA_Init+0x428>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d01d      	beq.n	8005fd8 <HAL_DMA_Init+0x38c>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a35      	ldr	r2, [pc, #212]	; (8006078 <HAL_DMA_Init+0x42c>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d018      	beq.n	8005fd8 <HAL_DMA_Init+0x38c>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a34      	ldr	r2, [pc, #208]	; (800607c <HAL_DMA_Init+0x430>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d013      	beq.n	8005fd8 <HAL_DMA_Init+0x38c>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a32      	ldr	r2, [pc, #200]	; (8006080 <HAL_DMA_Init+0x434>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d00e      	beq.n	8005fd8 <HAL_DMA_Init+0x38c>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a31      	ldr	r2, [pc, #196]	; (8006084 <HAL_DMA_Init+0x438>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d009      	beq.n	8005fd8 <HAL_DMA_Init+0x38c>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a2f      	ldr	r2, [pc, #188]	; (8006088 <HAL_DMA_Init+0x43c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d004      	beq.n	8005fd8 <HAL_DMA_Init+0x38c>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a2e      	ldr	r2, [pc, #184]	; (800608c <HAL_DMA_Init+0x440>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d101      	bne.n	8005fdc <HAL_DMA_Init+0x390>
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e000      	b.n	8005fde <HAL_DMA_Init+0x392>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f000 8092 	beq.w	8006108 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a21      	ldr	r2, [pc, #132]	; (8006070 <HAL_DMA_Init+0x424>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d021      	beq.n	8006032 <HAL_DMA_Init+0x3e6>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a20      	ldr	r2, [pc, #128]	; (8006074 <HAL_DMA_Init+0x428>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d01c      	beq.n	8006032 <HAL_DMA_Init+0x3e6>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a1e      	ldr	r2, [pc, #120]	; (8006078 <HAL_DMA_Init+0x42c>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d017      	beq.n	8006032 <HAL_DMA_Init+0x3e6>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a1d      	ldr	r2, [pc, #116]	; (800607c <HAL_DMA_Init+0x430>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d012      	beq.n	8006032 <HAL_DMA_Init+0x3e6>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a1b      	ldr	r2, [pc, #108]	; (8006080 <HAL_DMA_Init+0x434>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d00d      	beq.n	8006032 <HAL_DMA_Init+0x3e6>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a1a      	ldr	r2, [pc, #104]	; (8006084 <HAL_DMA_Init+0x438>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d008      	beq.n	8006032 <HAL_DMA_Init+0x3e6>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a18      	ldr	r2, [pc, #96]	; (8006088 <HAL_DMA_Init+0x43c>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d003      	beq.n	8006032 <HAL_DMA_Init+0x3e6>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a17      	ldr	r2, [pc, #92]	; (800608c <HAL_DMA_Init+0x440>)
 8006030:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2202      	movs	r2, #2
 8006036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4b10      	ldr	r3, [pc, #64]	; (8006090 <HAL_DMA_Init+0x444>)
 800604e:	4013      	ands	r3, r2
 8006050:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b40      	cmp	r3, #64	; 0x40
 8006058:	d01c      	beq.n	8006094 <HAL_DMA_Init+0x448>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	2b80      	cmp	r3, #128	; 0x80
 8006060:	d102      	bne.n	8006068 <HAL_DMA_Init+0x41c>
 8006062:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006066:	e016      	b.n	8006096 <HAL_DMA_Init+0x44a>
 8006068:	2300      	movs	r3, #0
 800606a:	e014      	b.n	8006096 <HAL_DMA_Init+0x44a>
 800606c:	fe10803f 	.word	0xfe10803f
 8006070:	58025408 	.word	0x58025408
 8006074:	5802541c 	.word	0x5802541c
 8006078:	58025430 	.word	0x58025430
 800607c:	58025444 	.word	0x58025444
 8006080:	58025458 	.word	0x58025458
 8006084:	5802546c 	.word	0x5802546c
 8006088:	58025480 	.word	0x58025480
 800608c:	58025494 	.word	0x58025494
 8006090:	fffe000f 	.word	0xfffe000f
 8006094:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	68d2      	ldr	r2, [r2, #12]
 800609a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800609c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80060a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	695b      	ldr	r3, [r3, #20]
 80060aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80060ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80060b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	69db      	ldr	r3, [r3, #28]
 80060ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80060bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80060c4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	461a      	mov	r2, r3
 80060da:	4b6e      	ldr	r3, [pc, #440]	; (8006294 <HAL_DMA_Init+0x648>)
 80060dc:	4413      	add	r3, r2
 80060de:	4a6e      	ldr	r2, [pc, #440]	; (8006298 <HAL_DMA_Init+0x64c>)
 80060e0:	fba2 2303 	umull	r2, r3, r2, r3
 80060e4:	091b      	lsrs	r3, r3, #4
 80060e6:	009a      	lsls	r2, r3, #2
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f001 fc45 	bl	800797c <DMA_CalcBaseAndBitshift>
 80060f2:	4603      	mov	r3, r0
 80060f4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060fa:	f003 031f 	and.w	r3, r3, #31
 80060fe:	2201      	movs	r2, #1
 8006100:	409a      	lsls	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	605a      	str	r2, [r3, #4]
 8006106:	e008      	b.n	800611a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2240      	movs	r2, #64	; 0x40
 800610c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2203      	movs	r2, #3
 8006112:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e0b7      	b.n	800628a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a5f      	ldr	r2, [pc, #380]	; (800629c <HAL_DMA_Init+0x650>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d072      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a5d      	ldr	r2, [pc, #372]	; (80062a0 <HAL_DMA_Init+0x654>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d06d      	beq.n	800620a <HAL_DMA_Init+0x5be>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a5c      	ldr	r2, [pc, #368]	; (80062a4 <HAL_DMA_Init+0x658>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d068      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a5a      	ldr	r2, [pc, #360]	; (80062a8 <HAL_DMA_Init+0x65c>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d063      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a59      	ldr	r2, [pc, #356]	; (80062ac <HAL_DMA_Init+0x660>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d05e      	beq.n	800620a <HAL_DMA_Init+0x5be>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a57      	ldr	r2, [pc, #348]	; (80062b0 <HAL_DMA_Init+0x664>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d059      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a56      	ldr	r2, [pc, #344]	; (80062b4 <HAL_DMA_Init+0x668>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d054      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a54      	ldr	r2, [pc, #336]	; (80062b8 <HAL_DMA_Init+0x66c>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d04f      	beq.n	800620a <HAL_DMA_Init+0x5be>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a53      	ldr	r2, [pc, #332]	; (80062bc <HAL_DMA_Init+0x670>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d04a      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a51      	ldr	r2, [pc, #324]	; (80062c0 <HAL_DMA_Init+0x674>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d045      	beq.n	800620a <HAL_DMA_Init+0x5be>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a50      	ldr	r2, [pc, #320]	; (80062c4 <HAL_DMA_Init+0x678>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d040      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a4e      	ldr	r2, [pc, #312]	; (80062c8 <HAL_DMA_Init+0x67c>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d03b      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a4d      	ldr	r2, [pc, #308]	; (80062cc <HAL_DMA_Init+0x680>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d036      	beq.n	800620a <HAL_DMA_Init+0x5be>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a4b      	ldr	r2, [pc, #300]	; (80062d0 <HAL_DMA_Init+0x684>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d031      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a4a      	ldr	r2, [pc, #296]	; (80062d4 <HAL_DMA_Init+0x688>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d02c      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a48      	ldr	r2, [pc, #288]	; (80062d8 <HAL_DMA_Init+0x68c>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d027      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a47      	ldr	r2, [pc, #284]	; (80062dc <HAL_DMA_Init+0x690>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d022      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a45      	ldr	r2, [pc, #276]	; (80062e0 <HAL_DMA_Init+0x694>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d01d      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a44      	ldr	r2, [pc, #272]	; (80062e4 <HAL_DMA_Init+0x698>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d018      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a42      	ldr	r2, [pc, #264]	; (80062e8 <HAL_DMA_Init+0x69c>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d013      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a41      	ldr	r2, [pc, #260]	; (80062ec <HAL_DMA_Init+0x6a0>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d00e      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a3f      	ldr	r2, [pc, #252]	; (80062f0 <HAL_DMA_Init+0x6a4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d009      	beq.n	800620a <HAL_DMA_Init+0x5be>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a3e      	ldr	r2, [pc, #248]	; (80062f4 <HAL_DMA_Init+0x6a8>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d004      	beq.n	800620a <HAL_DMA_Init+0x5be>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a3c      	ldr	r2, [pc, #240]	; (80062f8 <HAL_DMA_Init+0x6ac>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d101      	bne.n	800620e <HAL_DMA_Init+0x5c2>
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <HAL_DMA_Init+0x5c4>
 800620e:	2300      	movs	r3, #0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d032      	beq.n	800627a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f001 fcdf 	bl	8007bd8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	2b80      	cmp	r3, #128	; 0x80
 8006220:	d102      	bne.n	8006228 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006230:	b2d2      	uxtb	r2, r2
 8006232:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800623c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d010      	beq.n	8006268 <HAL_DMA_Init+0x61c>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2b08      	cmp	r3, #8
 800624c:	d80c      	bhi.n	8006268 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f001 fd5c 	bl	8007d0c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006258:	2200      	movs	r2, #0
 800625a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006264:	605a      	str	r2, [r3, #4]
 8006266:	e008      	b.n	800627a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3718      	adds	r7, #24
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	a7fdabf8 	.word	0xa7fdabf8
 8006298:	cccccccd 	.word	0xcccccccd
 800629c:	40020010 	.word	0x40020010
 80062a0:	40020028 	.word	0x40020028
 80062a4:	40020040 	.word	0x40020040
 80062a8:	40020058 	.word	0x40020058
 80062ac:	40020070 	.word	0x40020070
 80062b0:	40020088 	.word	0x40020088
 80062b4:	400200a0 	.word	0x400200a0
 80062b8:	400200b8 	.word	0x400200b8
 80062bc:	40020410 	.word	0x40020410
 80062c0:	40020428 	.word	0x40020428
 80062c4:	40020440 	.word	0x40020440
 80062c8:	40020458 	.word	0x40020458
 80062cc:	40020470 	.word	0x40020470
 80062d0:	40020488 	.word	0x40020488
 80062d4:	400204a0 	.word	0x400204a0
 80062d8:	400204b8 	.word	0x400204b8
 80062dc:	58025408 	.word	0x58025408
 80062e0:	5802541c 	.word	0x5802541c
 80062e4:	58025430 	.word	0x58025430
 80062e8:	58025444 	.word	0x58025444
 80062ec:	58025458 	.word	0x58025458
 80062f0:	5802546c 	.word	0x5802546c
 80062f4:	58025480 	.word	0x58025480
 80062f8:	58025494 	.word	0x58025494

080062fc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
 8006308:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e226      	b.n	8006766 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800631e:	2b01      	cmp	r3, #1
 8006320:	d101      	bne.n	8006326 <HAL_DMA_Start_IT+0x2a>
 8006322:	2302      	movs	r3, #2
 8006324:	e21f      	b.n	8006766 <HAL_DMA_Start_IT+0x46a>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b01      	cmp	r3, #1
 8006338:	f040 820a 	bne.w	8006750 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2202      	movs	r2, #2
 8006340:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a68      	ldr	r2, [pc, #416]	; (80064f0 <HAL_DMA_Start_IT+0x1f4>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d04a      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a66      	ldr	r2, [pc, #408]	; (80064f4 <HAL_DMA_Start_IT+0x1f8>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d045      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a65      	ldr	r2, [pc, #404]	; (80064f8 <HAL_DMA_Start_IT+0x1fc>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d040      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a63      	ldr	r2, [pc, #396]	; (80064fc <HAL_DMA_Start_IT+0x200>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d03b      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a62      	ldr	r2, [pc, #392]	; (8006500 <HAL_DMA_Start_IT+0x204>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d036      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a60      	ldr	r2, [pc, #384]	; (8006504 <HAL_DMA_Start_IT+0x208>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d031      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a5f      	ldr	r2, [pc, #380]	; (8006508 <HAL_DMA_Start_IT+0x20c>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d02c      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a5d      	ldr	r2, [pc, #372]	; (800650c <HAL_DMA_Start_IT+0x210>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d027      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a5c      	ldr	r2, [pc, #368]	; (8006510 <HAL_DMA_Start_IT+0x214>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d022      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a5a      	ldr	r2, [pc, #360]	; (8006514 <HAL_DMA_Start_IT+0x218>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d01d      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a59      	ldr	r2, [pc, #356]	; (8006518 <HAL_DMA_Start_IT+0x21c>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d018      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a57      	ldr	r2, [pc, #348]	; (800651c <HAL_DMA_Start_IT+0x220>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d013      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a56      	ldr	r2, [pc, #344]	; (8006520 <HAL_DMA_Start_IT+0x224>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d00e      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a54      	ldr	r2, [pc, #336]	; (8006524 <HAL_DMA_Start_IT+0x228>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d009      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a53      	ldr	r2, [pc, #332]	; (8006528 <HAL_DMA_Start_IT+0x22c>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d004      	beq.n	80063ea <HAL_DMA_Start_IT+0xee>
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a51      	ldr	r2, [pc, #324]	; (800652c <HAL_DMA_Start_IT+0x230>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d108      	bne.n	80063fc <HAL_DMA_Start_IT+0x100>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f022 0201 	bic.w	r2, r2, #1
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	e007      	b.n	800640c <HAL_DMA_Start_IT+0x110>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0201 	bic.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	68b9      	ldr	r1, [r7, #8]
 8006412:	68f8      	ldr	r0, [r7, #12]
 8006414:	f001 f906 	bl	8007624 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a34      	ldr	r2, [pc, #208]	; (80064f0 <HAL_DMA_Start_IT+0x1f4>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d04a      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a33      	ldr	r2, [pc, #204]	; (80064f4 <HAL_DMA_Start_IT+0x1f8>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d045      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a31      	ldr	r2, [pc, #196]	; (80064f8 <HAL_DMA_Start_IT+0x1fc>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d040      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a30      	ldr	r2, [pc, #192]	; (80064fc <HAL_DMA_Start_IT+0x200>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d03b      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a2e      	ldr	r2, [pc, #184]	; (8006500 <HAL_DMA_Start_IT+0x204>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d036      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a2d      	ldr	r2, [pc, #180]	; (8006504 <HAL_DMA_Start_IT+0x208>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d031      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a2b      	ldr	r2, [pc, #172]	; (8006508 <HAL_DMA_Start_IT+0x20c>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d02c      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a2a      	ldr	r2, [pc, #168]	; (800650c <HAL_DMA_Start_IT+0x210>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d027      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a28      	ldr	r2, [pc, #160]	; (8006510 <HAL_DMA_Start_IT+0x214>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d022      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a27      	ldr	r2, [pc, #156]	; (8006514 <HAL_DMA_Start_IT+0x218>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d01d      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a25      	ldr	r2, [pc, #148]	; (8006518 <HAL_DMA_Start_IT+0x21c>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d018      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a24      	ldr	r2, [pc, #144]	; (800651c <HAL_DMA_Start_IT+0x220>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d013      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a22      	ldr	r2, [pc, #136]	; (8006520 <HAL_DMA_Start_IT+0x224>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d00e      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a21      	ldr	r2, [pc, #132]	; (8006524 <HAL_DMA_Start_IT+0x228>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d009      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a1f      	ldr	r2, [pc, #124]	; (8006528 <HAL_DMA_Start_IT+0x22c>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d004      	beq.n	80064b8 <HAL_DMA_Start_IT+0x1bc>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a1e      	ldr	r2, [pc, #120]	; (800652c <HAL_DMA_Start_IT+0x230>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d101      	bne.n	80064bc <HAL_DMA_Start_IT+0x1c0>
 80064b8:	2301      	movs	r3, #1
 80064ba:	e000      	b.n	80064be <HAL_DMA_Start_IT+0x1c2>
 80064bc:	2300      	movs	r3, #0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d036      	beq.n	8006530 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f023 021e 	bic.w	r2, r3, #30
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0216 	orr.w	r2, r2, #22
 80064d4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d03e      	beq.n	800655c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f042 0208 	orr.w	r2, r2, #8
 80064ec:	601a      	str	r2, [r3, #0]
 80064ee:	e035      	b.n	800655c <HAL_DMA_Start_IT+0x260>
 80064f0:	40020010 	.word	0x40020010
 80064f4:	40020028 	.word	0x40020028
 80064f8:	40020040 	.word	0x40020040
 80064fc:	40020058 	.word	0x40020058
 8006500:	40020070 	.word	0x40020070
 8006504:	40020088 	.word	0x40020088
 8006508:	400200a0 	.word	0x400200a0
 800650c:	400200b8 	.word	0x400200b8
 8006510:	40020410 	.word	0x40020410
 8006514:	40020428 	.word	0x40020428
 8006518:	40020440 	.word	0x40020440
 800651c:	40020458 	.word	0x40020458
 8006520:	40020470 	.word	0x40020470
 8006524:	40020488 	.word	0x40020488
 8006528:	400204a0 	.word	0x400204a0
 800652c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f023 020e 	bic.w	r2, r3, #14
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f042 020a 	orr.w	r2, r2, #10
 8006542:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	2b00      	cmp	r3, #0
 800654a:	d007      	beq.n	800655c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0204 	orr.w	r2, r2, #4
 800655a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a83      	ldr	r2, [pc, #524]	; (8006770 <HAL_DMA_Start_IT+0x474>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d072      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a82      	ldr	r2, [pc, #520]	; (8006774 <HAL_DMA_Start_IT+0x478>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d06d      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a80      	ldr	r2, [pc, #512]	; (8006778 <HAL_DMA_Start_IT+0x47c>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d068      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a7f      	ldr	r2, [pc, #508]	; (800677c <HAL_DMA_Start_IT+0x480>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d063      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a7d      	ldr	r2, [pc, #500]	; (8006780 <HAL_DMA_Start_IT+0x484>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d05e      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a7c      	ldr	r2, [pc, #496]	; (8006784 <HAL_DMA_Start_IT+0x488>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d059      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a7a      	ldr	r2, [pc, #488]	; (8006788 <HAL_DMA_Start_IT+0x48c>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d054      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a79      	ldr	r2, [pc, #484]	; (800678c <HAL_DMA_Start_IT+0x490>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d04f      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a77      	ldr	r2, [pc, #476]	; (8006790 <HAL_DMA_Start_IT+0x494>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d04a      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a76      	ldr	r2, [pc, #472]	; (8006794 <HAL_DMA_Start_IT+0x498>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d045      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a74      	ldr	r2, [pc, #464]	; (8006798 <HAL_DMA_Start_IT+0x49c>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d040      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a73      	ldr	r2, [pc, #460]	; (800679c <HAL_DMA_Start_IT+0x4a0>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d03b      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a71      	ldr	r2, [pc, #452]	; (80067a0 <HAL_DMA_Start_IT+0x4a4>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d036      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a70      	ldr	r2, [pc, #448]	; (80067a4 <HAL_DMA_Start_IT+0x4a8>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d031      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a6e      	ldr	r2, [pc, #440]	; (80067a8 <HAL_DMA_Start_IT+0x4ac>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d02c      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a6d      	ldr	r2, [pc, #436]	; (80067ac <HAL_DMA_Start_IT+0x4b0>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d027      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a6b      	ldr	r2, [pc, #428]	; (80067b0 <HAL_DMA_Start_IT+0x4b4>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d022      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a6a      	ldr	r2, [pc, #424]	; (80067b4 <HAL_DMA_Start_IT+0x4b8>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d01d      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a68      	ldr	r2, [pc, #416]	; (80067b8 <HAL_DMA_Start_IT+0x4bc>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d018      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a67      	ldr	r2, [pc, #412]	; (80067bc <HAL_DMA_Start_IT+0x4c0>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d013      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a65      	ldr	r2, [pc, #404]	; (80067c0 <HAL_DMA_Start_IT+0x4c4>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d00e      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a64      	ldr	r2, [pc, #400]	; (80067c4 <HAL_DMA_Start_IT+0x4c8>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d009      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a62      	ldr	r2, [pc, #392]	; (80067c8 <HAL_DMA_Start_IT+0x4cc>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d004      	beq.n	800664c <HAL_DMA_Start_IT+0x350>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a61      	ldr	r2, [pc, #388]	; (80067cc <HAL_DMA_Start_IT+0x4d0>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d101      	bne.n	8006650 <HAL_DMA_Start_IT+0x354>
 800664c:	2301      	movs	r3, #1
 800664e:	e000      	b.n	8006652 <HAL_DMA_Start_IT+0x356>
 8006650:	2300      	movs	r3, #0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d01a      	beq.n	800668c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d007      	beq.n	8006674 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800666e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006672:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006678:	2b00      	cmp	r3, #0
 800667a:	d007      	beq.n	800668c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006686:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800668a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a37      	ldr	r2, [pc, #220]	; (8006770 <HAL_DMA_Start_IT+0x474>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d04a      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a36      	ldr	r2, [pc, #216]	; (8006774 <HAL_DMA_Start_IT+0x478>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d045      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a34      	ldr	r2, [pc, #208]	; (8006778 <HAL_DMA_Start_IT+0x47c>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d040      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a33      	ldr	r2, [pc, #204]	; (800677c <HAL_DMA_Start_IT+0x480>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d03b      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a31      	ldr	r2, [pc, #196]	; (8006780 <HAL_DMA_Start_IT+0x484>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d036      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a30      	ldr	r2, [pc, #192]	; (8006784 <HAL_DMA_Start_IT+0x488>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d031      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a2e      	ldr	r2, [pc, #184]	; (8006788 <HAL_DMA_Start_IT+0x48c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d02c      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a2d      	ldr	r2, [pc, #180]	; (800678c <HAL_DMA_Start_IT+0x490>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d027      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a2b      	ldr	r2, [pc, #172]	; (8006790 <HAL_DMA_Start_IT+0x494>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d022      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a2a      	ldr	r2, [pc, #168]	; (8006794 <HAL_DMA_Start_IT+0x498>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d01d      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a28      	ldr	r2, [pc, #160]	; (8006798 <HAL_DMA_Start_IT+0x49c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d018      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a27      	ldr	r2, [pc, #156]	; (800679c <HAL_DMA_Start_IT+0x4a0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d013      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a25      	ldr	r2, [pc, #148]	; (80067a0 <HAL_DMA_Start_IT+0x4a4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d00e      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a24      	ldr	r2, [pc, #144]	; (80067a4 <HAL_DMA_Start_IT+0x4a8>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d009      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a22      	ldr	r2, [pc, #136]	; (80067a8 <HAL_DMA_Start_IT+0x4ac>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d004      	beq.n	800672c <HAL_DMA_Start_IT+0x430>
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a21      	ldr	r2, [pc, #132]	; (80067ac <HAL_DMA_Start_IT+0x4b0>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d108      	bne.n	800673e <HAL_DMA_Start_IT+0x442>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f042 0201 	orr.w	r2, r2, #1
 800673a:	601a      	str	r2, [r3, #0]
 800673c:	e012      	b.n	8006764 <HAL_DMA_Start_IT+0x468>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f042 0201 	orr.w	r2, r2, #1
 800674c:	601a      	str	r2, [r3, #0]
 800674e:	e009      	b.n	8006764 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006756:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006764:	7dfb      	ldrb	r3, [r7, #23]
}
 8006766:	4618      	mov	r0, r3
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	40020010 	.word	0x40020010
 8006774:	40020028 	.word	0x40020028
 8006778:	40020040 	.word	0x40020040
 800677c:	40020058 	.word	0x40020058
 8006780:	40020070 	.word	0x40020070
 8006784:	40020088 	.word	0x40020088
 8006788:	400200a0 	.word	0x400200a0
 800678c:	400200b8 	.word	0x400200b8
 8006790:	40020410 	.word	0x40020410
 8006794:	40020428 	.word	0x40020428
 8006798:	40020440 	.word	0x40020440
 800679c:	40020458 	.word	0x40020458
 80067a0:	40020470 	.word	0x40020470
 80067a4:	40020488 	.word	0x40020488
 80067a8:	400204a0 	.word	0x400204a0
 80067ac:	400204b8 	.word	0x400204b8
 80067b0:	58025408 	.word	0x58025408
 80067b4:	5802541c 	.word	0x5802541c
 80067b8:	58025430 	.word	0x58025430
 80067bc:	58025444 	.word	0x58025444
 80067c0:	58025458 	.word	0x58025458
 80067c4:	5802546c 	.word	0x5802546c
 80067c8:	58025480 	.word	0x58025480
 80067cc:	58025494 	.word	0x58025494

080067d0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08a      	sub	sp, #40	; 0x28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80067d8:	2300      	movs	r3, #0
 80067da:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80067dc:	4b67      	ldr	r3, [pc, #412]	; (800697c <HAL_DMA_IRQHandler+0x1ac>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a67      	ldr	r2, [pc, #412]	; (8006980 <HAL_DMA_IRQHandler+0x1b0>)
 80067e2:	fba2 2303 	umull	r2, r3, r2, r3
 80067e6:	0a9b      	lsrs	r3, r3, #10
 80067e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ee:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a5f      	ldr	r2, [pc, #380]	; (8006984 <HAL_DMA_IRQHandler+0x1b4>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d04a      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a5d      	ldr	r2, [pc, #372]	; (8006988 <HAL_DMA_IRQHandler+0x1b8>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d045      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a5c      	ldr	r2, [pc, #368]	; (800698c <HAL_DMA_IRQHandler+0x1bc>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d040      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a5a      	ldr	r2, [pc, #360]	; (8006990 <HAL_DMA_IRQHandler+0x1c0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d03b      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a59      	ldr	r2, [pc, #356]	; (8006994 <HAL_DMA_IRQHandler+0x1c4>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d036      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a57      	ldr	r2, [pc, #348]	; (8006998 <HAL_DMA_IRQHandler+0x1c8>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d031      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a56      	ldr	r2, [pc, #344]	; (800699c <HAL_DMA_IRQHandler+0x1cc>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d02c      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a54      	ldr	r2, [pc, #336]	; (80069a0 <HAL_DMA_IRQHandler+0x1d0>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d027      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a53      	ldr	r2, [pc, #332]	; (80069a4 <HAL_DMA_IRQHandler+0x1d4>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d022      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a51      	ldr	r2, [pc, #324]	; (80069a8 <HAL_DMA_IRQHandler+0x1d8>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d01d      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a50      	ldr	r2, [pc, #320]	; (80069ac <HAL_DMA_IRQHandler+0x1dc>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d018      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a4e      	ldr	r2, [pc, #312]	; (80069b0 <HAL_DMA_IRQHandler+0x1e0>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d013      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a4d      	ldr	r2, [pc, #308]	; (80069b4 <HAL_DMA_IRQHandler+0x1e4>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d00e      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a4b      	ldr	r2, [pc, #300]	; (80069b8 <HAL_DMA_IRQHandler+0x1e8>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d009      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a4a      	ldr	r2, [pc, #296]	; (80069bc <HAL_DMA_IRQHandler+0x1ec>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d004      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xd2>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a48      	ldr	r2, [pc, #288]	; (80069c0 <HAL_DMA_IRQHandler+0x1f0>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d101      	bne.n	80068a6 <HAL_DMA_IRQHandler+0xd6>
 80068a2:	2301      	movs	r3, #1
 80068a4:	e000      	b.n	80068a8 <HAL_DMA_IRQHandler+0xd8>
 80068a6:	2300      	movs	r3, #0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 842b 	beq.w	8007104 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068b2:	f003 031f 	and.w	r3, r3, #31
 80068b6:	2208      	movs	r2, #8
 80068b8:	409a      	lsls	r2, r3
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	4013      	ands	r3, r2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f000 80a2 	beq.w	8006a08 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a2e      	ldr	r2, [pc, #184]	; (8006984 <HAL_DMA_IRQHandler+0x1b4>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d04a      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a2d      	ldr	r2, [pc, #180]	; (8006988 <HAL_DMA_IRQHandler+0x1b8>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d045      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a2b      	ldr	r2, [pc, #172]	; (800698c <HAL_DMA_IRQHandler+0x1bc>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d040      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a2a      	ldr	r2, [pc, #168]	; (8006990 <HAL_DMA_IRQHandler+0x1c0>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d03b      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a28      	ldr	r2, [pc, #160]	; (8006994 <HAL_DMA_IRQHandler+0x1c4>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d036      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a27      	ldr	r2, [pc, #156]	; (8006998 <HAL_DMA_IRQHandler+0x1c8>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d031      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a25      	ldr	r2, [pc, #148]	; (800699c <HAL_DMA_IRQHandler+0x1cc>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d02c      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a24      	ldr	r2, [pc, #144]	; (80069a0 <HAL_DMA_IRQHandler+0x1d0>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d027      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a22      	ldr	r2, [pc, #136]	; (80069a4 <HAL_DMA_IRQHandler+0x1d4>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d022      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a21      	ldr	r2, [pc, #132]	; (80069a8 <HAL_DMA_IRQHandler+0x1d8>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d01d      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a1f      	ldr	r2, [pc, #124]	; (80069ac <HAL_DMA_IRQHandler+0x1dc>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d018      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a1e      	ldr	r2, [pc, #120]	; (80069b0 <HAL_DMA_IRQHandler+0x1e0>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d013      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a1c      	ldr	r2, [pc, #112]	; (80069b4 <HAL_DMA_IRQHandler+0x1e4>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d00e      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a1b      	ldr	r2, [pc, #108]	; (80069b8 <HAL_DMA_IRQHandler+0x1e8>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d009      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a19      	ldr	r2, [pc, #100]	; (80069bc <HAL_DMA_IRQHandler+0x1ec>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d004      	beq.n	8006964 <HAL_DMA_IRQHandler+0x194>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a18      	ldr	r2, [pc, #96]	; (80069c0 <HAL_DMA_IRQHandler+0x1f0>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d12f      	bne.n	80069c4 <HAL_DMA_IRQHandler+0x1f4>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b00      	cmp	r3, #0
 8006970:	bf14      	ite	ne
 8006972:	2301      	movne	r3, #1
 8006974:	2300      	moveq	r3, #0
 8006976:	b2db      	uxtb	r3, r3
 8006978:	e02e      	b.n	80069d8 <HAL_DMA_IRQHandler+0x208>
 800697a:	bf00      	nop
 800697c:	2400002c 	.word	0x2400002c
 8006980:	1b4e81b5 	.word	0x1b4e81b5
 8006984:	40020010 	.word	0x40020010
 8006988:	40020028 	.word	0x40020028
 800698c:	40020040 	.word	0x40020040
 8006990:	40020058 	.word	0x40020058
 8006994:	40020070 	.word	0x40020070
 8006998:	40020088 	.word	0x40020088
 800699c:	400200a0 	.word	0x400200a0
 80069a0:	400200b8 	.word	0x400200b8
 80069a4:	40020410 	.word	0x40020410
 80069a8:	40020428 	.word	0x40020428
 80069ac:	40020440 	.word	0x40020440
 80069b0:	40020458 	.word	0x40020458
 80069b4:	40020470 	.word	0x40020470
 80069b8:	40020488 	.word	0x40020488
 80069bc:	400204a0 	.word	0x400204a0
 80069c0:	400204b8 	.word	0x400204b8
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0308 	and.w	r3, r3, #8
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	bf14      	ite	ne
 80069d2:	2301      	movne	r3, #1
 80069d4:	2300      	moveq	r3, #0
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d015      	beq.n	8006a08 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f022 0204 	bic.w	r2, r2, #4
 80069ea:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069f0:	f003 031f 	and.w	r3, r3, #31
 80069f4:	2208      	movs	r2, #8
 80069f6:	409a      	lsls	r2, r3
 80069f8:	6a3b      	ldr	r3, [r7, #32]
 80069fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a00:	f043 0201 	orr.w	r2, r3, #1
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a0c:	f003 031f 	and.w	r3, r3, #31
 8006a10:	69ba      	ldr	r2, [r7, #24]
 8006a12:	fa22 f303 	lsr.w	r3, r2, r3
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d06e      	beq.n	8006afc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a69      	ldr	r2, [pc, #420]	; (8006bc8 <HAL_DMA_IRQHandler+0x3f8>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d04a      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a67      	ldr	r2, [pc, #412]	; (8006bcc <HAL_DMA_IRQHandler+0x3fc>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d045      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a66      	ldr	r2, [pc, #408]	; (8006bd0 <HAL_DMA_IRQHandler+0x400>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d040      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a64      	ldr	r2, [pc, #400]	; (8006bd4 <HAL_DMA_IRQHandler+0x404>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d03b      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a63      	ldr	r2, [pc, #396]	; (8006bd8 <HAL_DMA_IRQHandler+0x408>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d036      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a61      	ldr	r2, [pc, #388]	; (8006bdc <HAL_DMA_IRQHandler+0x40c>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d031      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a60      	ldr	r2, [pc, #384]	; (8006be0 <HAL_DMA_IRQHandler+0x410>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d02c      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a5e      	ldr	r2, [pc, #376]	; (8006be4 <HAL_DMA_IRQHandler+0x414>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d027      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a5d      	ldr	r2, [pc, #372]	; (8006be8 <HAL_DMA_IRQHandler+0x418>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d022      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a5b      	ldr	r2, [pc, #364]	; (8006bec <HAL_DMA_IRQHandler+0x41c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d01d      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a5a      	ldr	r2, [pc, #360]	; (8006bf0 <HAL_DMA_IRQHandler+0x420>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d018      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a58      	ldr	r2, [pc, #352]	; (8006bf4 <HAL_DMA_IRQHandler+0x424>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d013      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a57      	ldr	r2, [pc, #348]	; (8006bf8 <HAL_DMA_IRQHandler+0x428>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d00e      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a55      	ldr	r2, [pc, #340]	; (8006bfc <HAL_DMA_IRQHandler+0x42c>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d009      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a54      	ldr	r2, [pc, #336]	; (8006c00 <HAL_DMA_IRQHandler+0x430>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d004      	beq.n	8006abe <HAL_DMA_IRQHandler+0x2ee>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a52      	ldr	r2, [pc, #328]	; (8006c04 <HAL_DMA_IRQHandler+0x434>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d10a      	bne.n	8006ad4 <HAL_DMA_IRQHandler+0x304>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	bf14      	ite	ne
 8006acc:	2301      	movne	r3, #1
 8006ace:	2300      	moveq	r3, #0
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	e003      	b.n	8006adc <HAL_DMA_IRQHandler+0x30c>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2300      	movs	r3, #0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00d      	beq.n	8006afc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ae4:	f003 031f 	and.w	r3, r3, #31
 8006ae8:	2201      	movs	r2, #1
 8006aea:	409a      	lsls	r2, r3
 8006aec:	6a3b      	ldr	r3, [r7, #32]
 8006aee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006af4:	f043 0202 	orr.w	r2, r3, #2
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b00:	f003 031f 	and.w	r3, r3, #31
 8006b04:	2204      	movs	r2, #4
 8006b06:	409a      	lsls	r2, r3
 8006b08:	69bb      	ldr	r3, [r7, #24]
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 808f 	beq.w	8006c30 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a2c      	ldr	r2, [pc, #176]	; (8006bc8 <HAL_DMA_IRQHandler+0x3f8>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d04a      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a2a      	ldr	r2, [pc, #168]	; (8006bcc <HAL_DMA_IRQHandler+0x3fc>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d045      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a29      	ldr	r2, [pc, #164]	; (8006bd0 <HAL_DMA_IRQHandler+0x400>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d040      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a27      	ldr	r2, [pc, #156]	; (8006bd4 <HAL_DMA_IRQHandler+0x404>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d03b      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a26      	ldr	r2, [pc, #152]	; (8006bd8 <HAL_DMA_IRQHandler+0x408>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d036      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a24      	ldr	r2, [pc, #144]	; (8006bdc <HAL_DMA_IRQHandler+0x40c>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d031      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a23      	ldr	r2, [pc, #140]	; (8006be0 <HAL_DMA_IRQHandler+0x410>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d02c      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a21      	ldr	r2, [pc, #132]	; (8006be4 <HAL_DMA_IRQHandler+0x414>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d027      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a20      	ldr	r2, [pc, #128]	; (8006be8 <HAL_DMA_IRQHandler+0x418>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d022      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a1e      	ldr	r2, [pc, #120]	; (8006bec <HAL_DMA_IRQHandler+0x41c>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d01d      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a1d      	ldr	r2, [pc, #116]	; (8006bf0 <HAL_DMA_IRQHandler+0x420>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d018      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a1b      	ldr	r2, [pc, #108]	; (8006bf4 <HAL_DMA_IRQHandler+0x424>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d013      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a1a      	ldr	r2, [pc, #104]	; (8006bf8 <HAL_DMA_IRQHandler+0x428>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d00e      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a18      	ldr	r2, [pc, #96]	; (8006bfc <HAL_DMA_IRQHandler+0x42c>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d009      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a17      	ldr	r2, [pc, #92]	; (8006c00 <HAL_DMA_IRQHandler+0x430>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d004      	beq.n	8006bb2 <HAL_DMA_IRQHandler+0x3e2>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a15      	ldr	r2, [pc, #84]	; (8006c04 <HAL_DMA_IRQHandler+0x434>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d12a      	bne.n	8006c08 <HAL_DMA_IRQHandler+0x438>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 0302 	and.w	r3, r3, #2
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	bf14      	ite	ne
 8006bc0:	2301      	movne	r3, #1
 8006bc2:	2300      	moveq	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	e023      	b.n	8006c10 <HAL_DMA_IRQHandler+0x440>
 8006bc8:	40020010 	.word	0x40020010
 8006bcc:	40020028 	.word	0x40020028
 8006bd0:	40020040 	.word	0x40020040
 8006bd4:	40020058 	.word	0x40020058
 8006bd8:	40020070 	.word	0x40020070
 8006bdc:	40020088 	.word	0x40020088
 8006be0:	400200a0 	.word	0x400200a0
 8006be4:	400200b8 	.word	0x400200b8
 8006be8:	40020410 	.word	0x40020410
 8006bec:	40020428 	.word	0x40020428
 8006bf0:	40020440 	.word	0x40020440
 8006bf4:	40020458 	.word	0x40020458
 8006bf8:	40020470 	.word	0x40020470
 8006bfc:	40020488 	.word	0x40020488
 8006c00:	400204a0 	.word	0x400204a0
 8006c04:	400204b8 	.word	0x400204b8
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2300      	movs	r3, #0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d00d      	beq.n	8006c30 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c18:	f003 031f 	and.w	r3, r3, #31
 8006c1c:	2204      	movs	r2, #4
 8006c1e:	409a      	lsls	r2, r3
 8006c20:	6a3b      	ldr	r3, [r7, #32]
 8006c22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c28:	f043 0204 	orr.w	r2, r3, #4
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c34:	f003 031f 	and.w	r3, r3, #31
 8006c38:	2210      	movs	r2, #16
 8006c3a:	409a      	lsls	r2, r3
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 80a6 	beq.w	8006d92 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a85      	ldr	r2, [pc, #532]	; (8006e60 <HAL_DMA_IRQHandler+0x690>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d04a      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a83      	ldr	r2, [pc, #524]	; (8006e64 <HAL_DMA_IRQHandler+0x694>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d045      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a82      	ldr	r2, [pc, #520]	; (8006e68 <HAL_DMA_IRQHandler+0x698>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d040      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a80      	ldr	r2, [pc, #512]	; (8006e6c <HAL_DMA_IRQHandler+0x69c>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d03b      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a7f      	ldr	r2, [pc, #508]	; (8006e70 <HAL_DMA_IRQHandler+0x6a0>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d036      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a7d      	ldr	r2, [pc, #500]	; (8006e74 <HAL_DMA_IRQHandler+0x6a4>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d031      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a7c      	ldr	r2, [pc, #496]	; (8006e78 <HAL_DMA_IRQHandler+0x6a8>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d02c      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a7a      	ldr	r2, [pc, #488]	; (8006e7c <HAL_DMA_IRQHandler+0x6ac>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d027      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a79      	ldr	r2, [pc, #484]	; (8006e80 <HAL_DMA_IRQHandler+0x6b0>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d022      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a77      	ldr	r2, [pc, #476]	; (8006e84 <HAL_DMA_IRQHandler+0x6b4>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d01d      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a76      	ldr	r2, [pc, #472]	; (8006e88 <HAL_DMA_IRQHandler+0x6b8>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d018      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a74      	ldr	r2, [pc, #464]	; (8006e8c <HAL_DMA_IRQHandler+0x6bc>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d013      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a73      	ldr	r2, [pc, #460]	; (8006e90 <HAL_DMA_IRQHandler+0x6c0>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d00e      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a71      	ldr	r2, [pc, #452]	; (8006e94 <HAL_DMA_IRQHandler+0x6c4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d009      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a70      	ldr	r2, [pc, #448]	; (8006e98 <HAL_DMA_IRQHandler+0x6c8>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d004      	beq.n	8006ce6 <HAL_DMA_IRQHandler+0x516>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a6e      	ldr	r2, [pc, #440]	; (8006e9c <HAL_DMA_IRQHandler+0x6cc>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d10a      	bne.n	8006cfc <HAL_DMA_IRQHandler+0x52c>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0308 	and.w	r3, r3, #8
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	bf14      	ite	ne
 8006cf4:	2301      	movne	r3, #1
 8006cf6:	2300      	moveq	r3, #0
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	e009      	b.n	8006d10 <HAL_DMA_IRQHandler+0x540>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0304 	and.w	r3, r3, #4
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	bf14      	ite	ne
 8006d0a:	2301      	movne	r3, #1
 8006d0c:	2300      	moveq	r3, #0
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d03e      	beq.n	8006d92 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d18:	f003 031f 	and.w	r3, r3, #31
 8006d1c:	2210      	movs	r2, #16
 8006d1e:	409a      	lsls	r2, r3
 8006d20:	6a3b      	ldr	r3, [r7, #32]
 8006d22:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d018      	beq.n	8006d64 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d108      	bne.n	8006d52 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d024      	beq.n	8006d92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	4798      	blx	r3
 8006d50:	e01f      	b.n	8006d92 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d01b      	beq.n	8006d92 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	4798      	blx	r3
 8006d62:	e016      	b.n	8006d92 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d107      	bne.n	8006d82 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f022 0208 	bic.w	r2, r2, #8
 8006d80:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d003      	beq.n	8006d92 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d96:	f003 031f 	and.w	r3, r3, #31
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	409a      	lsls	r2, r3
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	4013      	ands	r3, r2
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f000 8110 	beq.w	8006fc8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a2c      	ldr	r2, [pc, #176]	; (8006e60 <HAL_DMA_IRQHandler+0x690>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d04a      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a2b      	ldr	r2, [pc, #172]	; (8006e64 <HAL_DMA_IRQHandler+0x694>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d045      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a29      	ldr	r2, [pc, #164]	; (8006e68 <HAL_DMA_IRQHandler+0x698>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d040      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a28      	ldr	r2, [pc, #160]	; (8006e6c <HAL_DMA_IRQHandler+0x69c>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d03b      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a26      	ldr	r2, [pc, #152]	; (8006e70 <HAL_DMA_IRQHandler+0x6a0>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d036      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a25      	ldr	r2, [pc, #148]	; (8006e74 <HAL_DMA_IRQHandler+0x6a4>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d031      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a23      	ldr	r2, [pc, #140]	; (8006e78 <HAL_DMA_IRQHandler+0x6a8>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d02c      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a22      	ldr	r2, [pc, #136]	; (8006e7c <HAL_DMA_IRQHandler+0x6ac>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d027      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a20      	ldr	r2, [pc, #128]	; (8006e80 <HAL_DMA_IRQHandler+0x6b0>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d022      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a1f      	ldr	r2, [pc, #124]	; (8006e84 <HAL_DMA_IRQHandler+0x6b4>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d01d      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a1d      	ldr	r2, [pc, #116]	; (8006e88 <HAL_DMA_IRQHandler+0x6b8>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d018      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a1c      	ldr	r2, [pc, #112]	; (8006e8c <HAL_DMA_IRQHandler+0x6bc>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d013      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a1a      	ldr	r2, [pc, #104]	; (8006e90 <HAL_DMA_IRQHandler+0x6c0>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d00e      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a19      	ldr	r2, [pc, #100]	; (8006e94 <HAL_DMA_IRQHandler+0x6c4>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d009      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a17      	ldr	r2, [pc, #92]	; (8006e98 <HAL_DMA_IRQHandler+0x6c8>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d004      	beq.n	8006e48 <HAL_DMA_IRQHandler+0x678>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a16      	ldr	r2, [pc, #88]	; (8006e9c <HAL_DMA_IRQHandler+0x6cc>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d12b      	bne.n	8006ea0 <HAL_DMA_IRQHandler+0x6d0>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0310 	and.w	r3, r3, #16
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	bf14      	ite	ne
 8006e56:	2301      	movne	r3, #1
 8006e58:	2300      	moveq	r3, #0
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	e02a      	b.n	8006eb4 <HAL_DMA_IRQHandler+0x6e4>
 8006e5e:	bf00      	nop
 8006e60:	40020010 	.word	0x40020010
 8006e64:	40020028 	.word	0x40020028
 8006e68:	40020040 	.word	0x40020040
 8006e6c:	40020058 	.word	0x40020058
 8006e70:	40020070 	.word	0x40020070
 8006e74:	40020088 	.word	0x40020088
 8006e78:	400200a0 	.word	0x400200a0
 8006e7c:	400200b8 	.word	0x400200b8
 8006e80:	40020410 	.word	0x40020410
 8006e84:	40020428 	.word	0x40020428
 8006e88:	40020440 	.word	0x40020440
 8006e8c:	40020458 	.word	0x40020458
 8006e90:	40020470 	.word	0x40020470
 8006e94:	40020488 	.word	0x40020488
 8006e98:	400204a0 	.word	0x400204a0
 8006e9c:	400204b8 	.word	0x400204b8
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0302 	and.w	r3, r3, #2
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	bf14      	ite	ne
 8006eae:	2301      	movne	r3, #1
 8006eb0:	2300      	moveq	r3, #0
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f000 8087 	beq.w	8006fc8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ebe:	f003 031f 	and.w	r3, r3, #31
 8006ec2:	2220      	movs	r2, #32
 8006ec4:	409a      	lsls	r2, r3
 8006ec6:	6a3b      	ldr	r3, [r7, #32]
 8006ec8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	d139      	bne.n	8006f4a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f022 0216 	bic.w	r2, r2, #22
 8006ee4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	695a      	ldr	r2, [r3, #20]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ef4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d103      	bne.n	8006f06 <HAL_DMA_IRQHandler+0x736>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d007      	beq.n	8006f16 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0208 	bic.w	r2, r2, #8
 8006f14:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f1a:	f003 031f 	and.w	r3, r3, #31
 8006f1e:	223f      	movs	r2, #63	; 0x3f
 8006f20:	409a      	lsls	r2, r3
 8006f22:	6a3b      	ldr	r3, [r7, #32]
 8006f24:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f000 834a 	beq.w	80075d4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	4798      	blx	r3
          }
          return;
 8006f48:	e344      	b.n	80075d4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d018      	beq.n	8006f8a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d108      	bne.n	8006f78 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d02c      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	4798      	blx	r3
 8006f76:	e027      	b.n	8006fc8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d023      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	4798      	blx	r3
 8006f88:	e01e      	b.n	8006fc8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10f      	bne.n	8006fb8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f022 0210 	bic.w	r2, r2, #16
 8006fa6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d003      	beq.n	8006fc8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 8306 	beq.w	80075de <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fd6:	f003 0301 	and.w	r3, r3, #1
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 8088 	beq.w	80070f0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2204      	movs	r2, #4
 8006fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a7a      	ldr	r2, [pc, #488]	; (80071d8 <HAL_DMA_IRQHandler+0xa08>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d04a      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a79      	ldr	r2, [pc, #484]	; (80071dc <HAL_DMA_IRQHandler+0xa0c>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d045      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a77      	ldr	r2, [pc, #476]	; (80071e0 <HAL_DMA_IRQHandler+0xa10>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d040      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a76      	ldr	r2, [pc, #472]	; (80071e4 <HAL_DMA_IRQHandler+0xa14>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d03b      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a74      	ldr	r2, [pc, #464]	; (80071e8 <HAL_DMA_IRQHandler+0xa18>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d036      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a73      	ldr	r2, [pc, #460]	; (80071ec <HAL_DMA_IRQHandler+0xa1c>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d031      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a71      	ldr	r2, [pc, #452]	; (80071f0 <HAL_DMA_IRQHandler+0xa20>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d02c      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a70      	ldr	r2, [pc, #448]	; (80071f4 <HAL_DMA_IRQHandler+0xa24>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d027      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a6e      	ldr	r2, [pc, #440]	; (80071f8 <HAL_DMA_IRQHandler+0xa28>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d022      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a6d      	ldr	r2, [pc, #436]	; (80071fc <HAL_DMA_IRQHandler+0xa2c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d01d      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a6b      	ldr	r2, [pc, #428]	; (8007200 <HAL_DMA_IRQHandler+0xa30>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d018      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a6a      	ldr	r2, [pc, #424]	; (8007204 <HAL_DMA_IRQHandler+0xa34>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d013      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a68      	ldr	r2, [pc, #416]	; (8007208 <HAL_DMA_IRQHandler+0xa38>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d00e      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a67      	ldr	r2, [pc, #412]	; (800720c <HAL_DMA_IRQHandler+0xa3c>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d009      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a65      	ldr	r2, [pc, #404]	; (8007210 <HAL_DMA_IRQHandler+0xa40>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d004      	beq.n	8007088 <HAL_DMA_IRQHandler+0x8b8>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a64      	ldr	r2, [pc, #400]	; (8007214 <HAL_DMA_IRQHandler+0xa44>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d108      	bne.n	800709a <HAL_DMA_IRQHandler+0x8ca>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f022 0201 	bic.w	r2, r2, #1
 8007096:	601a      	str	r2, [r3, #0]
 8007098:	e007      	b.n	80070aa <HAL_DMA_IRQHandler+0x8da>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f022 0201 	bic.w	r2, r2, #1
 80070a8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	3301      	adds	r3, #1
 80070ae:	60fb      	str	r3, [r7, #12]
 80070b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d307      	bcc.n	80070c6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0301 	and.w	r3, r3, #1
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1f2      	bne.n	80070aa <HAL_DMA_IRQHandler+0x8da>
 80070c4:	e000      	b.n	80070c8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80070c6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d004      	beq.n	80070e0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2203      	movs	r2, #3
 80070da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80070de:	e003      	b.n	80070e8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 8272 	beq.w	80075de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	4798      	blx	r3
 8007102:	e26c      	b.n	80075de <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a43      	ldr	r2, [pc, #268]	; (8007218 <HAL_DMA_IRQHandler+0xa48>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d022      	beq.n	8007154 <HAL_DMA_IRQHandler+0x984>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a42      	ldr	r2, [pc, #264]	; (800721c <HAL_DMA_IRQHandler+0xa4c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d01d      	beq.n	8007154 <HAL_DMA_IRQHandler+0x984>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a40      	ldr	r2, [pc, #256]	; (8007220 <HAL_DMA_IRQHandler+0xa50>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d018      	beq.n	8007154 <HAL_DMA_IRQHandler+0x984>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a3f      	ldr	r2, [pc, #252]	; (8007224 <HAL_DMA_IRQHandler+0xa54>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d013      	beq.n	8007154 <HAL_DMA_IRQHandler+0x984>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a3d      	ldr	r2, [pc, #244]	; (8007228 <HAL_DMA_IRQHandler+0xa58>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d00e      	beq.n	8007154 <HAL_DMA_IRQHandler+0x984>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a3c      	ldr	r2, [pc, #240]	; (800722c <HAL_DMA_IRQHandler+0xa5c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d009      	beq.n	8007154 <HAL_DMA_IRQHandler+0x984>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a3a      	ldr	r2, [pc, #232]	; (8007230 <HAL_DMA_IRQHandler+0xa60>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d004      	beq.n	8007154 <HAL_DMA_IRQHandler+0x984>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a39      	ldr	r2, [pc, #228]	; (8007234 <HAL_DMA_IRQHandler+0xa64>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d101      	bne.n	8007158 <HAL_DMA_IRQHandler+0x988>
 8007154:	2301      	movs	r3, #1
 8007156:	e000      	b.n	800715a <HAL_DMA_IRQHandler+0x98a>
 8007158:	2300      	movs	r3, #0
 800715a:	2b00      	cmp	r3, #0
 800715c:	f000 823f 	beq.w	80075de <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800716c:	f003 031f 	and.w	r3, r3, #31
 8007170:	2204      	movs	r2, #4
 8007172:	409a      	lsls	r2, r3
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	4013      	ands	r3, r2
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 80cd 	beq.w	8007318 <HAL_DMA_IRQHandler+0xb48>
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	f000 80c7 	beq.w	8007318 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800718e:	f003 031f 	and.w	r3, r3, #31
 8007192:	2204      	movs	r2, #4
 8007194:	409a      	lsls	r2, r3
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d049      	beq.n	8007238 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d109      	bne.n	80071c2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 8210 	beq.w	80075d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80071c0:	e20a      	b.n	80075d8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 8206 	beq.w	80075d8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80071d4:	e200      	b.n	80075d8 <HAL_DMA_IRQHandler+0xe08>
 80071d6:	bf00      	nop
 80071d8:	40020010 	.word	0x40020010
 80071dc:	40020028 	.word	0x40020028
 80071e0:	40020040 	.word	0x40020040
 80071e4:	40020058 	.word	0x40020058
 80071e8:	40020070 	.word	0x40020070
 80071ec:	40020088 	.word	0x40020088
 80071f0:	400200a0 	.word	0x400200a0
 80071f4:	400200b8 	.word	0x400200b8
 80071f8:	40020410 	.word	0x40020410
 80071fc:	40020428 	.word	0x40020428
 8007200:	40020440 	.word	0x40020440
 8007204:	40020458 	.word	0x40020458
 8007208:	40020470 	.word	0x40020470
 800720c:	40020488 	.word	0x40020488
 8007210:	400204a0 	.word	0x400204a0
 8007214:	400204b8 	.word	0x400204b8
 8007218:	58025408 	.word	0x58025408
 800721c:	5802541c 	.word	0x5802541c
 8007220:	58025430 	.word	0x58025430
 8007224:	58025444 	.word	0x58025444
 8007228:	58025458 	.word	0x58025458
 800722c:	5802546c 	.word	0x5802546c
 8007230:	58025480 	.word	0x58025480
 8007234:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	f003 0320 	and.w	r3, r3, #32
 800723e:	2b00      	cmp	r3, #0
 8007240:	d160      	bne.n	8007304 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a7f      	ldr	r2, [pc, #508]	; (8007444 <HAL_DMA_IRQHandler+0xc74>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d04a      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a7d      	ldr	r2, [pc, #500]	; (8007448 <HAL_DMA_IRQHandler+0xc78>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d045      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a7c      	ldr	r2, [pc, #496]	; (800744c <HAL_DMA_IRQHandler+0xc7c>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d040      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a7a      	ldr	r2, [pc, #488]	; (8007450 <HAL_DMA_IRQHandler+0xc80>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d03b      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a79      	ldr	r2, [pc, #484]	; (8007454 <HAL_DMA_IRQHandler+0xc84>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d036      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a77      	ldr	r2, [pc, #476]	; (8007458 <HAL_DMA_IRQHandler+0xc88>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d031      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a76      	ldr	r2, [pc, #472]	; (800745c <HAL_DMA_IRQHandler+0xc8c>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d02c      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a74      	ldr	r2, [pc, #464]	; (8007460 <HAL_DMA_IRQHandler+0xc90>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d027      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a73      	ldr	r2, [pc, #460]	; (8007464 <HAL_DMA_IRQHandler+0xc94>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d022      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a71      	ldr	r2, [pc, #452]	; (8007468 <HAL_DMA_IRQHandler+0xc98>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d01d      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a70      	ldr	r2, [pc, #448]	; (800746c <HAL_DMA_IRQHandler+0xc9c>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d018      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a6e      	ldr	r2, [pc, #440]	; (8007470 <HAL_DMA_IRQHandler+0xca0>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d013      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a6d      	ldr	r2, [pc, #436]	; (8007474 <HAL_DMA_IRQHandler+0xca4>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d00e      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a6b      	ldr	r2, [pc, #428]	; (8007478 <HAL_DMA_IRQHandler+0xca8>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d009      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a6a      	ldr	r2, [pc, #424]	; (800747c <HAL_DMA_IRQHandler+0xcac>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d004      	beq.n	80072e2 <HAL_DMA_IRQHandler+0xb12>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a68      	ldr	r2, [pc, #416]	; (8007480 <HAL_DMA_IRQHandler+0xcb0>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d108      	bne.n	80072f4 <HAL_DMA_IRQHandler+0xb24>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f022 0208 	bic.w	r2, r2, #8
 80072f0:	601a      	str	r2, [r3, #0]
 80072f2:	e007      	b.n	8007304 <HAL_DMA_IRQHandler+0xb34>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f022 0204 	bic.w	r2, r2, #4
 8007302:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 8165 	beq.w	80075d8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007316:	e15f      	b.n	80075d8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800731c:	f003 031f 	and.w	r3, r3, #31
 8007320:	2202      	movs	r2, #2
 8007322:	409a      	lsls	r2, r3
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	4013      	ands	r3, r2
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 80c5 	beq.w	80074b8 <HAL_DMA_IRQHandler+0xce8>
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b00      	cmp	r3, #0
 8007336:	f000 80bf 	beq.w	80074b8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800733e:	f003 031f 	and.w	r3, r3, #31
 8007342:	2202      	movs	r2, #2
 8007344:	409a      	lsls	r2, r3
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007350:	2b00      	cmp	r3, #0
 8007352:	d018      	beq.n	8007386 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d109      	bne.n	8007372 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007362:	2b00      	cmp	r3, #0
 8007364:	f000 813a 	beq.w	80075dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007370:	e134      	b.n	80075dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 8130 	beq.w	80075dc <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007384:	e12a      	b.n	80075dc <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	f003 0320 	and.w	r3, r3, #32
 800738c:	2b00      	cmp	r3, #0
 800738e:	f040 8089 	bne.w	80074a4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a2b      	ldr	r2, [pc, #172]	; (8007444 <HAL_DMA_IRQHandler+0xc74>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d04a      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a29      	ldr	r2, [pc, #164]	; (8007448 <HAL_DMA_IRQHandler+0xc78>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d045      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a28      	ldr	r2, [pc, #160]	; (800744c <HAL_DMA_IRQHandler+0xc7c>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d040      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a26      	ldr	r2, [pc, #152]	; (8007450 <HAL_DMA_IRQHandler+0xc80>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d03b      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a25      	ldr	r2, [pc, #148]	; (8007454 <HAL_DMA_IRQHandler+0xc84>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d036      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a23      	ldr	r2, [pc, #140]	; (8007458 <HAL_DMA_IRQHandler+0xc88>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d031      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a22      	ldr	r2, [pc, #136]	; (800745c <HAL_DMA_IRQHandler+0xc8c>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d02c      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a20      	ldr	r2, [pc, #128]	; (8007460 <HAL_DMA_IRQHandler+0xc90>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d027      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a1f      	ldr	r2, [pc, #124]	; (8007464 <HAL_DMA_IRQHandler+0xc94>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d022      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a1d      	ldr	r2, [pc, #116]	; (8007468 <HAL_DMA_IRQHandler+0xc98>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d01d      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a1c      	ldr	r2, [pc, #112]	; (800746c <HAL_DMA_IRQHandler+0xc9c>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d018      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a1a      	ldr	r2, [pc, #104]	; (8007470 <HAL_DMA_IRQHandler+0xca0>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d013      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a19      	ldr	r2, [pc, #100]	; (8007474 <HAL_DMA_IRQHandler+0xca4>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d00e      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a17      	ldr	r2, [pc, #92]	; (8007478 <HAL_DMA_IRQHandler+0xca8>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d009      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a16      	ldr	r2, [pc, #88]	; (800747c <HAL_DMA_IRQHandler+0xcac>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d004      	beq.n	8007432 <HAL_DMA_IRQHandler+0xc62>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a14      	ldr	r2, [pc, #80]	; (8007480 <HAL_DMA_IRQHandler+0xcb0>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d128      	bne.n	8007484 <HAL_DMA_IRQHandler+0xcb4>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f022 0214 	bic.w	r2, r2, #20
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	e027      	b.n	8007494 <HAL_DMA_IRQHandler+0xcc4>
 8007444:	40020010 	.word	0x40020010
 8007448:	40020028 	.word	0x40020028
 800744c:	40020040 	.word	0x40020040
 8007450:	40020058 	.word	0x40020058
 8007454:	40020070 	.word	0x40020070
 8007458:	40020088 	.word	0x40020088
 800745c:	400200a0 	.word	0x400200a0
 8007460:	400200b8 	.word	0x400200b8
 8007464:	40020410 	.word	0x40020410
 8007468:	40020428 	.word	0x40020428
 800746c:	40020440 	.word	0x40020440
 8007470:	40020458 	.word	0x40020458
 8007474:	40020470 	.word	0x40020470
 8007478:	40020488 	.word	0x40020488
 800747c:	400204a0 	.word	0x400204a0
 8007480:	400204b8 	.word	0x400204b8
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f022 020a 	bic.w	r2, r2, #10
 8007492:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f000 8097 	beq.w	80075dc <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80074b6:	e091      	b.n	80075dc <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074bc:	f003 031f 	and.w	r3, r3, #31
 80074c0:	2208      	movs	r2, #8
 80074c2:	409a      	lsls	r2, r3
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	4013      	ands	r3, r2
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	f000 8088 	beq.w	80075de <HAL_DMA_IRQHandler+0xe0e>
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f003 0308 	and.w	r3, r3, #8
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f000 8082 	beq.w	80075de <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a41      	ldr	r2, [pc, #260]	; (80075e4 <HAL_DMA_IRQHandler+0xe14>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d04a      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a3f      	ldr	r2, [pc, #252]	; (80075e8 <HAL_DMA_IRQHandler+0xe18>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d045      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a3e      	ldr	r2, [pc, #248]	; (80075ec <HAL_DMA_IRQHandler+0xe1c>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d040      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a3c      	ldr	r2, [pc, #240]	; (80075f0 <HAL_DMA_IRQHandler+0xe20>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d03b      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a3b      	ldr	r2, [pc, #236]	; (80075f4 <HAL_DMA_IRQHandler+0xe24>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d036      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a39      	ldr	r2, [pc, #228]	; (80075f8 <HAL_DMA_IRQHandler+0xe28>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d031      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a38      	ldr	r2, [pc, #224]	; (80075fc <HAL_DMA_IRQHandler+0xe2c>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d02c      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a36      	ldr	r2, [pc, #216]	; (8007600 <HAL_DMA_IRQHandler+0xe30>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d027      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a35      	ldr	r2, [pc, #212]	; (8007604 <HAL_DMA_IRQHandler+0xe34>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d022      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a33      	ldr	r2, [pc, #204]	; (8007608 <HAL_DMA_IRQHandler+0xe38>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d01d      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a32      	ldr	r2, [pc, #200]	; (800760c <HAL_DMA_IRQHandler+0xe3c>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d018      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a30      	ldr	r2, [pc, #192]	; (8007610 <HAL_DMA_IRQHandler+0xe40>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d013      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a2f      	ldr	r2, [pc, #188]	; (8007614 <HAL_DMA_IRQHandler+0xe44>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d00e      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a2d      	ldr	r2, [pc, #180]	; (8007618 <HAL_DMA_IRQHandler+0xe48>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d009      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a2c      	ldr	r2, [pc, #176]	; (800761c <HAL_DMA_IRQHandler+0xe4c>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d004      	beq.n	800757a <HAL_DMA_IRQHandler+0xdaa>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a2a      	ldr	r2, [pc, #168]	; (8007620 <HAL_DMA_IRQHandler+0xe50>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d108      	bne.n	800758c <HAL_DMA_IRQHandler+0xdbc>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f022 021c 	bic.w	r2, r2, #28
 8007588:	601a      	str	r2, [r3, #0]
 800758a:	e007      	b.n	800759c <HAL_DMA_IRQHandler+0xdcc>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f022 020e 	bic.w	r2, r2, #14
 800759a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075a0:	f003 031f 	and.w	r3, r3, #31
 80075a4:	2201      	movs	r2, #1
 80075a6:	409a      	lsls	r2, r3
 80075a8:	69fb      	ldr	r3, [r7, #28]
 80075aa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2201      	movs	r2, #1
 80075b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d009      	beq.n	80075de <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	4798      	blx	r3
 80075d2:	e004      	b.n	80075de <HAL_DMA_IRQHandler+0xe0e>
          return;
 80075d4:	bf00      	nop
 80075d6:	e002      	b.n	80075de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80075d8:	bf00      	nop
 80075da:	e000      	b.n	80075de <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80075dc:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80075de:	3728      	adds	r7, #40	; 0x28
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	40020010 	.word	0x40020010
 80075e8:	40020028 	.word	0x40020028
 80075ec:	40020040 	.word	0x40020040
 80075f0:	40020058 	.word	0x40020058
 80075f4:	40020070 	.word	0x40020070
 80075f8:	40020088 	.word	0x40020088
 80075fc:	400200a0 	.word	0x400200a0
 8007600:	400200b8 	.word	0x400200b8
 8007604:	40020410 	.word	0x40020410
 8007608:	40020428 	.word	0x40020428
 800760c:	40020440 	.word	0x40020440
 8007610:	40020458 	.word	0x40020458
 8007614:	40020470 	.word	0x40020470
 8007618:	40020488 	.word	0x40020488
 800761c:	400204a0 	.word	0x400204a0
 8007620:	400204b8 	.word	0x400204b8

08007624 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	607a      	str	r2, [r7, #4]
 8007630:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007636:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800763c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a7f      	ldr	r2, [pc, #508]	; (8007840 <DMA_SetConfig+0x21c>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d072      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a7d      	ldr	r2, [pc, #500]	; (8007844 <DMA_SetConfig+0x220>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d06d      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a7c      	ldr	r2, [pc, #496]	; (8007848 <DMA_SetConfig+0x224>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d068      	beq.n	800772e <DMA_SetConfig+0x10a>
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a7a      	ldr	r2, [pc, #488]	; (800784c <DMA_SetConfig+0x228>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d063      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a79      	ldr	r2, [pc, #484]	; (8007850 <DMA_SetConfig+0x22c>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d05e      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a77      	ldr	r2, [pc, #476]	; (8007854 <DMA_SetConfig+0x230>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d059      	beq.n	800772e <DMA_SetConfig+0x10a>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a76      	ldr	r2, [pc, #472]	; (8007858 <DMA_SetConfig+0x234>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d054      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a74      	ldr	r2, [pc, #464]	; (800785c <DMA_SetConfig+0x238>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d04f      	beq.n	800772e <DMA_SetConfig+0x10a>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a73      	ldr	r2, [pc, #460]	; (8007860 <DMA_SetConfig+0x23c>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d04a      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a71      	ldr	r2, [pc, #452]	; (8007864 <DMA_SetConfig+0x240>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d045      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a70      	ldr	r2, [pc, #448]	; (8007868 <DMA_SetConfig+0x244>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d040      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a6e      	ldr	r2, [pc, #440]	; (800786c <DMA_SetConfig+0x248>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d03b      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a6d      	ldr	r2, [pc, #436]	; (8007870 <DMA_SetConfig+0x24c>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d036      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a6b      	ldr	r2, [pc, #428]	; (8007874 <DMA_SetConfig+0x250>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d031      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a6a      	ldr	r2, [pc, #424]	; (8007878 <DMA_SetConfig+0x254>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d02c      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a68      	ldr	r2, [pc, #416]	; (800787c <DMA_SetConfig+0x258>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d027      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a67      	ldr	r2, [pc, #412]	; (8007880 <DMA_SetConfig+0x25c>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d022      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a65      	ldr	r2, [pc, #404]	; (8007884 <DMA_SetConfig+0x260>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d01d      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a64      	ldr	r2, [pc, #400]	; (8007888 <DMA_SetConfig+0x264>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d018      	beq.n	800772e <DMA_SetConfig+0x10a>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a62      	ldr	r2, [pc, #392]	; (800788c <DMA_SetConfig+0x268>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d013      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a61      	ldr	r2, [pc, #388]	; (8007890 <DMA_SetConfig+0x26c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d00e      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a5f      	ldr	r2, [pc, #380]	; (8007894 <DMA_SetConfig+0x270>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d009      	beq.n	800772e <DMA_SetConfig+0x10a>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a5e      	ldr	r2, [pc, #376]	; (8007898 <DMA_SetConfig+0x274>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d004      	beq.n	800772e <DMA_SetConfig+0x10a>
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a5c      	ldr	r2, [pc, #368]	; (800789c <DMA_SetConfig+0x278>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d101      	bne.n	8007732 <DMA_SetConfig+0x10e>
 800772e:	2301      	movs	r3, #1
 8007730:	e000      	b.n	8007734 <DMA_SetConfig+0x110>
 8007732:	2300      	movs	r3, #0
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00d      	beq.n	8007754 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007740:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007746:	2b00      	cmp	r3, #0
 8007748:	d004      	beq.n	8007754 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007752:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a39      	ldr	r2, [pc, #228]	; (8007840 <DMA_SetConfig+0x21c>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d04a      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a38      	ldr	r2, [pc, #224]	; (8007844 <DMA_SetConfig+0x220>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d045      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a36      	ldr	r2, [pc, #216]	; (8007848 <DMA_SetConfig+0x224>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d040      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a35      	ldr	r2, [pc, #212]	; (800784c <DMA_SetConfig+0x228>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d03b      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a33      	ldr	r2, [pc, #204]	; (8007850 <DMA_SetConfig+0x22c>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d036      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a32      	ldr	r2, [pc, #200]	; (8007854 <DMA_SetConfig+0x230>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d031      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a30      	ldr	r2, [pc, #192]	; (8007858 <DMA_SetConfig+0x234>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d02c      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a2f      	ldr	r2, [pc, #188]	; (800785c <DMA_SetConfig+0x238>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d027      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a2d      	ldr	r2, [pc, #180]	; (8007860 <DMA_SetConfig+0x23c>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d022      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a2c      	ldr	r2, [pc, #176]	; (8007864 <DMA_SetConfig+0x240>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d01d      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a2a      	ldr	r2, [pc, #168]	; (8007868 <DMA_SetConfig+0x244>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d018      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a29      	ldr	r2, [pc, #164]	; (800786c <DMA_SetConfig+0x248>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d013      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a27      	ldr	r2, [pc, #156]	; (8007870 <DMA_SetConfig+0x24c>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00e      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a26      	ldr	r2, [pc, #152]	; (8007874 <DMA_SetConfig+0x250>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d009      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a24      	ldr	r2, [pc, #144]	; (8007878 <DMA_SetConfig+0x254>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d004      	beq.n	80077f4 <DMA_SetConfig+0x1d0>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a23      	ldr	r2, [pc, #140]	; (800787c <DMA_SetConfig+0x258>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d101      	bne.n	80077f8 <DMA_SetConfig+0x1d4>
 80077f4:	2301      	movs	r3, #1
 80077f6:	e000      	b.n	80077fa <DMA_SetConfig+0x1d6>
 80077f8:	2300      	movs	r3, #0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d059      	beq.n	80078b2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007802:	f003 031f 	and.w	r3, r3, #31
 8007806:	223f      	movs	r2, #63	; 0x3f
 8007808:	409a      	lsls	r2, r3
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800781c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	683a      	ldr	r2, [r7, #0]
 8007824:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	2b40      	cmp	r3, #64	; 0x40
 800782c:	d138      	bne.n	80078a0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800783e:	e086      	b.n	800794e <DMA_SetConfig+0x32a>
 8007840:	40020010 	.word	0x40020010
 8007844:	40020028 	.word	0x40020028
 8007848:	40020040 	.word	0x40020040
 800784c:	40020058 	.word	0x40020058
 8007850:	40020070 	.word	0x40020070
 8007854:	40020088 	.word	0x40020088
 8007858:	400200a0 	.word	0x400200a0
 800785c:	400200b8 	.word	0x400200b8
 8007860:	40020410 	.word	0x40020410
 8007864:	40020428 	.word	0x40020428
 8007868:	40020440 	.word	0x40020440
 800786c:	40020458 	.word	0x40020458
 8007870:	40020470 	.word	0x40020470
 8007874:	40020488 	.word	0x40020488
 8007878:	400204a0 	.word	0x400204a0
 800787c:	400204b8 	.word	0x400204b8
 8007880:	58025408 	.word	0x58025408
 8007884:	5802541c 	.word	0x5802541c
 8007888:	58025430 	.word	0x58025430
 800788c:	58025444 	.word	0x58025444
 8007890:	58025458 	.word	0x58025458
 8007894:	5802546c 	.word	0x5802546c
 8007898:	58025480 	.word	0x58025480
 800789c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	60da      	str	r2, [r3, #12]
}
 80078b0:	e04d      	b.n	800794e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a29      	ldr	r2, [pc, #164]	; (800795c <DMA_SetConfig+0x338>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d022      	beq.n	8007902 <DMA_SetConfig+0x2de>
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a27      	ldr	r2, [pc, #156]	; (8007960 <DMA_SetConfig+0x33c>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d01d      	beq.n	8007902 <DMA_SetConfig+0x2de>
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a26      	ldr	r2, [pc, #152]	; (8007964 <DMA_SetConfig+0x340>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d018      	beq.n	8007902 <DMA_SetConfig+0x2de>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a24      	ldr	r2, [pc, #144]	; (8007968 <DMA_SetConfig+0x344>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d013      	beq.n	8007902 <DMA_SetConfig+0x2de>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a23      	ldr	r2, [pc, #140]	; (800796c <DMA_SetConfig+0x348>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d00e      	beq.n	8007902 <DMA_SetConfig+0x2de>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a21      	ldr	r2, [pc, #132]	; (8007970 <DMA_SetConfig+0x34c>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d009      	beq.n	8007902 <DMA_SetConfig+0x2de>
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a20      	ldr	r2, [pc, #128]	; (8007974 <DMA_SetConfig+0x350>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d004      	beq.n	8007902 <DMA_SetConfig+0x2de>
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a1e      	ldr	r2, [pc, #120]	; (8007978 <DMA_SetConfig+0x354>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d101      	bne.n	8007906 <DMA_SetConfig+0x2e2>
 8007902:	2301      	movs	r3, #1
 8007904:	e000      	b.n	8007908 <DMA_SetConfig+0x2e4>
 8007906:	2300      	movs	r3, #0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d020      	beq.n	800794e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007910:	f003 031f 	and.w	r3, r3, #31
 8007914:	2201      	movs	r2, #1
 8007916:	409a      	lsls	r2, r3
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	683a      	ldr	r2, [r7, #0]
 8007922:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	2b40      	cmp	r3, #64	; 0x40
 800792a:	d108      	bne.n	800793e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68ba      	ldr	r2, [r7, #8]
 800793a:	60da      	str	r2, [r3, #12]
}
 800793c:	e007      	b.n	800794e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	60da      	str	r2, [r3, #12]
}
 800794e:	bf00      	nop
 8007950:	371c      	adds	r7, #28
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	58025408 	.word	0x58025408
 8007960:	5802541c 	.word	0x5802541c
 8007964:	58025430 	.word	0x58025430
 8007968:	58025444 	.word	0x58025444
 800796c:	58025458 	.word	0x58025458
 8007970:	5802546c 	.word	0x5802546c
 8007974:	58025480 	.word	0x58025480
 8007978:	58025494 	.word	0x58025494

0800797c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800797c:	b480      	push	{r7}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a42      	ldr	r2, [pc, #264]	; (8007a94 <DMA_CalcBaseAndBitshift+0x118>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d04a      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a41      	ldr	r2, [pc, #260]	; (8007a98 <DMA_CalcBaseAndBitshift+0x11c>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d045      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a3f      	ldr	r2, [pc, #252]	; (8007a9c <DMA_CalcBaseAndBitshift+0x120>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d040      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a3e      	ldr	r2, [pc, #248]	; (8007aa0 <DMA_CalcBaseAndBitshift+0x124>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d03b      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a3c      	ldr	r2, [pc, #240]	; (8007aa4 <DMA_CalcBaseAndBitshift+0x128>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d036      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a3b      	ldr	r2, [pc, #236]	; (8007aa8 <DMA_CalcBaseAndBitshift+0x12c>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d031      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a39      	ldr	r2, [pc, #228]	; (8007aac <DMA_CalcBaseAndBitshift+0x130>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d02c      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a38      	ldr	r2, [pc, #224]	; (8007ab0 <DMA_CalcBaseAndBitshift+0x134>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d027      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a36      	ldr	r2, [pc, #216]	; (8007ab4 <DMA_CalcBaseAndBitshift+0x138>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d022      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a35      	ldr	r2, [pc, #212]	; (8007ab8 <DMA_CalcBaseAndBitshift+0x13c>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d01d      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a33      	ldr	r2, [pc, #204]	; (8007abc <DMA_CalcBaseAndBitshift+0x140>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d018      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a32      	ldr	r2, [pc, #200]	; (8007ac0 <DMA_CalcBaseAndBitshift+0x144>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d013      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a30      	ldr	r2, [pc, #192]	; (8007ac4 <DMA_CalcBaseAndBitshift+0x148>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d00e      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a2f      	ldr	r2, [pc, #188]	; (8007ac8 <DMA_CalcBaseAndBitshift+0x14c>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d009      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a2d      	ldr	r2, [pc, #180]	; (8007acc <DMA_CalcBaseAndBitshift+0x150>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d004      	beq.n	8007a24 <DMA_CalcBaseAndBitshift+0xa8>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a2c      	ldr	r2, [pc, #176]	; (8007ad0 <DMA_CalcBaseAndBitshift+0x154>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d101      	bne.n	8007a28 <DMA_CalcBaseAndBitshift+0xac>
 8007a24:	2301      	movs	r3, #1
 8007a26:	e000      	b.n	8007a2a <DMA_CalcBaseAndBitshift+0xae>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d024      	beq.n	8007a78 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	3b10      	subs	r3, #16
 8007a36:	4a27      	ldr	r2, [pc, #156]	; (8007ad4 <DMA_CalcBaseAndBitshift+0x158>)
 8007a38:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3c:	091b      	lsrs	r3, r3, #4
 8007a3e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f003 0307 	and.w	r3, r3, #7
 8007a46:	4a24      	ldr	r2, [pc, #144]	; (8007ad8 <DMA_CalcBaseAndBitshift+0x15c>)
 8007a48:	5cd3      	ldrb	r3, [r2, r3]
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2b03      	cmp	r3, #3
 8007a54:	d908      	bls.n	8007a68 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	4b1f      	ldr	r3, [pc, #124]	; (8007adc <DMA_CalcBaseAndBitshift+0x160>)
 8007a5e:	4013      	ands	r3, r2
 8007a60:	1d1a      	adds	r2, r3, #4
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	659a      	str	r2, [r3, #88]	; 0x58
 8007a66:	e00d      	b.n	8007a84 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	4b1b      	ldr	r3, [pc, #108]	; (8007adc <DMA_CalcBaseAndBitshift+0x160>)
 8007a70:	4013      	ands	r3, r2
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	6593      	str	r3, [r2, #88]	; 0x58
 8007a76:	e005      	b.n	8007a84 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	3714      	adds	r7, #20
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr
 8007a94:	40020010 	.word	0x40020010
 8007a98:	40020028 	.word	0x40020028
 8007a9c:	40020040 	.word	0x40020040
 8007aa0:	40020058 	.word	0x40020058
 8007aa4:	40020070 	.word	0x40020070
 8007aa8:	40020088 	.word	0x40020088
 8007aac:	400200a0 	.word	0x400200a0
 8007ab0:	400200b8 	.word	0x400200b8
 8007ab4:	40020410 	.word	0x40020410
 8007ab8:	40020428 	.word	0x40020428
 8007abc:	40020440 	.word	0x40020440
 8007ac0:	40020458 	.word	0x40020458
 8007ac4:	40020470 	.word	0x40020470
 8007ac8:	40020488 	.word	0x40020488
 8007acc:	400204a0 	.word	0x400204a0
 8007ad0:	400204b8 	.word	0x400204b8
 8007ad4:	aaaaaaab 	.word	0xaaaaaaab
 8007ad8:	0801c7fc 	.word	0x0801c7fc
 8007adc:	fffffc00 	.word	0xfffffc00

08007ae0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d120      	bne.n	8007b36 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007af8:	2b03      	cmp	r3, #3
 8007afa:	d858      	bhi.n	8007bae <DMA_CheckFifoParam+0xce>
 8007afc:	a201      	add	r2, pc, #4	; (adr r2, 8007b04 <DMA_CheckFifoParam+0x24>)
 8007afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b02:	bf00      	nop
 8007b04:	08007b15 	.word	0x08007b15
 8007b08:	08007b27 	.word	0x08007b27
 8007b0c:	08007b15 	.word	0x08007b15
 8007b10:	08007baf 	.word	0x08007baf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d048      	beq.n	8007bb2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007b24:	e045      	b.n	8007bb2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007b2e:	d142      	bne.n	8007bb6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007b34:	e03f      	b.n	8007bb6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	699b      	ldr	r3, [r3, #24]
 8007b3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b3e:	d123      	bne.n	8007b88 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b44:	2b03      	cmp	r3, #3
 8007b46:	d838      	bhi.n	8007bba <DMA_CheckFifoParam+0xda>
 8007b48:	a201      	add	r2, pc, #4	; (adr r2, 8007b50 <DMA_CheckFifoParam+0x70>)
 8007b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4e:	bf00      	nop
 8007b50:	08007b61 	.word	0x08007b61
 8007b54:	08007b67 	.word	0x08007b67
 8007b58:	08007b61 	.word	0x08007b61
 8007b5c:	08007b79 	.word	0x08007b79
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	73fb      	strb	r3, [r7, #15]
        break;
 8007b64:	e030      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d025      	beq.n	8007bbe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007b76:	e022      	b.n	8007bbe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007b80:	d11f      	bne.n	8007bc2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007b86:	e01c      	b.n	8007bc2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d902      	bls.n	8007b96 <DMA_CheckFifoParam+0xb6>
 8007b90:	2b03      	cmp	r3, #3
 8007b92:	d003      	beq.n	8007b9c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007b94:	e018      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	73fb      	strb	r3, [r7, #15]
        break;
 8007b9a:	e015      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d00e      	beq.n	8007bc6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	73fb      	strb	r3, [r7, #15]
    break;
 8007bac:	e00b      	b.n	8007bc6 <DMA_CheckFifoParam+0xe6>
        break;
 8007bae:	bf00      	nop
 8007bb0:	e00a      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
        break;
 8007bb2:	bf00      	nop
 8007bb4:	e008      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
        break;
 8007bb6:	bf00      	nop
 8007bb8:	e006      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
        break;
 8007bba:	bf00      	nop
 8007bbc:	e004      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
        break;
 8007bbe:	bf00      	nop
 8007bc0:	e002      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
        break;
 8007bc2:	bf00      	nop
 8007bc4:	e000      	b.n	8007bc8 <DMA_CheckFifoParam+0xe8>
    break;
 8007bc6:	bf00      	nop
    }
  }

  return status;
 8007bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3714      	adds	r7, #20
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop

08007bd8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a38      	ldr	r2, [pc, #224]	; (8007ccc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d022      	beq.n	8007c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a36      	ldr	r2, [pc, #216]	; (8007cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d01d      	beq.n	8007c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a35      	ldr	r2, [pc, #212]	; (8007cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d018      	beq.n	8007c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a33      	ldr	r2, [pc, #204]	; (8007cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d013      	beq.n	8007c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a32      	ldr	r2, [pc, #200]	; (8007cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d00e      	beq.n	8007c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a30      	ldr	r2, [pc, #192]	; (8007ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d009      	beq.n	8007c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a2f      	ldr	r2, [pc, #188]	; (8007ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d004      	beq.n	8007c36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a2d      	ldr	r2, [pc, #180]	; (8007ce8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d101      	bne.n	8007c3a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007c36:	2301      	movs	r3, #1
 8007c38:	e000      	b.n	8007c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d01a      	beq.n	8007c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	3b08      	subs	r3, #8
 8007c48:	4a28      	ldr	r2, [pc, #160]	; (8007cec <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4e:	091b      	lsrs	r3, r3, #4
 8007c50:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	4b26      	ldr	r3, [pc, #152]	; (8007cf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007c56:	4413      	add	r3, r2
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a24      	ldr	r2, [pc, #144]	; (8007cf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007c64:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f003 031f 	and.w	r3, r3, #31
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	409a      	lsls	r2, r3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007c74:	e024      	b.n	8007cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	3b10      	subs	r3, #16
 8007c7e:	4a1e      	ldr	r2, [pc, #120]	; (8007cf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007c80:	fba2 2303 	umull	r2, r3, r2, r3
 8007c84:	091b      	lsrs	r3, r3, #4
 8007c86:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	4a1c      	ldr	r2, [pc, #112]	; (8007cfc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d806      	bhi.n	8007c9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	4a1b      	ldr	r2, [pc, #108]	; (8007d00 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d902      	bls.n	8007c9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	3308      	adds	r3, #8
 8007c9c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	4b18      	ldr	r3, [pc, #96]	; (8007d04 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007ca2:	4413      	add	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a16      	ldr	r2, [pc, #88]	; (8007d08 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007cb0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f003 031f 	and.w	r3, r3, #31
 8007cb8:	2201      	movs	r2, #1
 8007cba:	409a      	lsls	r2, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007cc0:	bf00      	nop
 8007cc2:	3714      	adds	r7, #20
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr
 8007ccc:	58025408 	.word	0x58025408
 8007cd0:	5802541c 	.word	0x5802541c
 8007cd4:	58025430 	.word	0x58025430
 8007cd8:	58025444 	.word	0x58025444
 8007cdc:	58025458 	.word	0x58025458
 8007ce0:	5802546c 	.word	0x5802546c
 8007ce4:	58025480 	.word	0x58025480
 8007ce8:	58025494 	.word	0x58025494
 8007cec:	cccccccd 	.word	0xcccccccd
 8007cf0:	16009600 	.word	0x16009600
 8007cf4:	58025880 	.word	0x58025880
 8007cf8:	aaaaaaab 	.word	0xaaaaaaab
 8007cfc:	400204b8 	.word	0x400204b8
 8007d00:	4002040f 	.word	0x4002040f
 8007d04:	10008200 	.word	0x10008200
 8007d08:	40020880 	.word	0x40020880

08007d0c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d04a      	beq.n	8007db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2b08      	cmp	r3, #8
 8007d26:	d847      	bhi.n	8007db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a25      	ldr	r2, [pc, #148]	; (8007dc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d022      	beq.n	8007d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a24      	ldr	r2, [pc, #144]	; (8007dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d01d      	beq.n	8007d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a22      	ldr	r2, [pc, #136]	; (8007dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d018      	beq.n	8007d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a21      	ldr	r2, [pc, #132]	; (8007dd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d013      	beq.n	8007d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a1f      	ldr	r2, [pc, #124]	; (8007dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d00e      	beq.n	8007d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a1e      	ldr	r2, [pc, #120]	; (8007dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d009      	beq.n	8007d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a1c      	ldr	r2, [pc, #112]	; (8007ddc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d004      	beq.n	8007d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a1b      	ldr	r2, [pc, #108]	; (8007de0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d101      	bne.n	8007d7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e000      	b.n	8007d7e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00a      	beq.n	8007d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	4b17      	ldr	r3, [pc, #92]	; (8007de4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007d86:	4413      	add	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a15      	ldr	r2, [pc, #84]	; (8007de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007d94:	671a      	str	r2, [r3, #112]	; 0x70
 8007d96:	e009      	b.n	8007dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	4b14      	ldr	r3, [pc, #80]	; (8007dec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007d9c:	4413      	add	r3, r2
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	461a      	mov	r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a11      	ldr	r2, [pc, #68]	; (8007df0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007daa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	3b01      	subs	r3, #1
 8007db0:	2201      	movs	r2, #1
 8007db2:	409a      	lsls	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007db8:	bf00      	nop
 8007dba:	3714      	adds	r7, #20
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr
 8007dc4:	58025408 	.word	0x58025408
 8007dc8:	5802541c 	.word	0x5802541c
 8007dcc:	58025430 	.word	0x58025430
 8007dd0:	58025444 	.word	0x58025444
 8007dd4:	58025458 	.word	0x58025458
 8007dd8:	5802546c 	.word	0x5802546c
 8007ddc:	58025480 	.word	0x58025480
 8007de0:	58025494 	.word	0x58025494
 8007de4:	1600963f 	.word	0x1600963f
 8007de8:	58025940 	.word	0x58025940
 8007dec:	1000823f 	.word	0x1000823f
 8007df0:	40020940 	.word	0x40020940

08007df4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b098      	sub	sp, #96	; 0x60
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8007dfc:	4a84      	ldr	r2, [pc, #528]	; (8008010 <HAL_FDCAN_Init+0x21c>)
 8007dfe:	f107 030c 	add.w	r3, r7, #12
 8007e02:	4611      	mov	r1, r2
 8007e04:	224c      	movs	r2, #76	; 0x4c
 8007e06:	4618      	mov	r0, r3
 8007e08:	f011 f81d 	bl	8018e46 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e1c6      	b.n	80081a4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a7e      	ldr	r2, [pc, #504]	; (8008014 <HAL_FDCAN_Init+0x220>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d106      	bne.n	8007e2e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007e28:	461a      	mov	r2, r3
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d106      	bne.n	8007e48 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7fb fa14 	bl	8003270 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	699a      	ldr	r2, [r3, #24]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f022 0210 	bic.w	r2, r2, #16
 8007e56:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007e58:	f7fc fa32 	bl	80042c0 <HAL_GetTick>
 8007e5c:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007e5e:	e014      	b.n	8007e8a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007e60:	f7fc fa2e 	bl	80042c0 <HAL_GetTick>
 8007e64:	4602      	mov	r2, r0
 8007e66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	2b0a      	cmp	r3, #10
 8007e6c:	d90d      	bls.n	8007e8a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e74:	f043 0201 	orr.w	r2, r3, #1
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2203      	movs	r2, #3
 8007e82:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e18c      	b.n	80081a4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	699b      	ldr	r3, [r3, #24]
 8007e90:	f003 0308 	and.w	r3, r3, #8
 8007e94:	2b08      	cmp	r3, #8
 8007e96:	d0e3      	beq.n	8007e60 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	699a      	ldr	r2, [r3, #24]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f042 0201 	orr.w	r2, r2, #1
 8007ea6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007ea8:	f7fc fa0a 	bl	80042c0 <HAL_GetTick>
 8007eac:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007eae:	e014      	b.n	8007eda <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007eb0:	f7fc fa06 	bl	80042c0 <HAL_GetTick>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007eb8:	1ad3      	subs	r3, r2, r3
 8007eba:	2b0a      	cmp	r3, #10
 8007ebc:	d90d      	bls.n	8007eda <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007ec4:	f043 0201 	orr.w	r2, r3, #1
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2203      	movs	r2, #3
 8007ed2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e164      	b.n	80081a4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	699b      	ldr	r3, [r3, #24]
 8007ee0:	f003 0301 	and.w	r3, r3, #1
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d0e3      	beq.n	8007eb0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	699a      	ldr	r2, [r3, #24]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f042 0202 	orr.w	r2, r2, #2
 8007ef6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	7c1b      	ldrb	r3, [r3, #16]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d108      	bne.n	8007f12 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	699a      	ldr	r2, [r3, #24]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f0e:	619a      	str	r2, [r3, #24]
 8007f10:	e007      	b.n	8007f22 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	699a      	ldr	r2, [r3, #24]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f20:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	7c5b      	ldrb	r3, [r3, #17]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d108      	bne.n	8007f3c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	699a      	ldr	r2, [r3, #24]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f38:	619a      	str	r2, [r3, #24]
 8007f3a:	e007      	b.n	8007f4c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	699a      	ldr	r2, [r3, #24]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f4a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	7c9b      	ldrb	r3, [r3, #18]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d108      	bne.n	8007f66 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	699a      	ldr	r2, [r3, #24]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f62:	619a      	str	r2, [r3, #24]
 8007f64:	e007      	b.n	8007f76 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	699a      	ldr	r2, [r3, #24]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f74:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	699b      	ldr	r3, [r3, #24]
 8007f7c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	689a      	ldr	r2, [r3, #8]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	699a      	ldr	r2, [r3, #24]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007f9a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f022 0210 	bic.w	r2, r2, #16
 8007faa:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d108      	bne.n	8007fc6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	699a      	ldr	r2, [r3, #24]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f042 0204 	orr.w	r2, r2, #4
 8007fc2:	619a      	str	r2, [r3, #24]
 8007fc4:	e030      	b.n	8008028 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d02c      	beq.n	8008028 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	68db      	ldr	r3, [r3, #12]
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d020      	beq.n	8008018 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	699a      	ldr	r2, [r3, #24]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007fe4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	691a      	ldr	r2, [r3, #16]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f042 0210 	orr.w	r2, r2, #16
 8007ff4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	2b03      	cmp	r3, #3
 8007ffc:	d114      	bne.n	8008028 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	699a      	ldr	r2, [r3, #24]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f042 0220 	orr.w	r2, r2, #32
 800800c:	619a      	str	r2, [r3, #24]
 800800e:	e00b      	b.n	8008028 <HAL_FDCAN_Init+0x234>
 8008010:	0801c6d8 	.word	0x0801c6d8
 8008014:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	699a      	ldr	r2, [r3, #24]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f042 0220 	orr.w	r2, r2, #32
 8008026:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	3b01      	subs	r3, #1
 800802e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	69db      	ldr	r3, [r3, #28]
 8008034:	3b01      	subs	r3, #1
 8008036:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008038:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008040:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	3b01      	subs	r3, #1
 800804a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008050:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008052:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800805c:	d115      	bne.n	800808a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008062:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008068:	3b01      	subs	r3, #1
 800806a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800806c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008072:	3b01      	subs	r3, #1
 8008074:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8008076:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800807e:	3b01      	subs	r3, #1
 8008080:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8008086:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8008088:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00a      	beq.n	80080a8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	430a      	orrs	r2, r1
 80080a4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080b0:	4413      	add	r3, r2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d011      	beq.n	80080da <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80080be:	f023 0107 	bic.w	r1, r3, #7
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	3360      	adds	r3, #96	; 0x60
 80080ca:	443b      	add	r3, r7
 80080cc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	430a      	orrs	r2, r1
 80080d6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d011      	beq.n	8008106 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80080ea:	f023 0107 	bic.w	r1, r3, #7
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	3360      	adds	r3, #96	; 0x60
 80080f6:	443b      	add	r3, r7
 80080f8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	430a      	orrs	r2, r1
 8008102:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800810a:	2b00      	cmp	r3, #0
 800810c:	d012      	beq.n	8008134 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8008116:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	3360      	adds	r3, #96	; 0x60
 8008122:	443b      	add	r3, r7
 8008124:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8008128:	011a      	lsls	r2, r3, #4
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	430a      	orrs	r2, r1
 8008130:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008138:	2b00      	cmp	r3, #0
 800813a:	d012      	beq.n	8008162 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8008144:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	3360      	adds	r3, #96	; 0x60
 8008150:	443b      	add	r3, r7
 8008152:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8008156:	021a      	lsls	r2, r3, #8
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	430a      	orrs	r2, r1
 800815e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a11      	ldr	r2, [pc, #68]	; (80081ac <HAL_FDCAN_Init+0x3b8>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d107      	bne.n	800817c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	689a      	ldr	r2, [r3, #8]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	f022 0203 	bic.w	r2, r2, #3
 800817a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 f80b 	bl	80081b0 <FDCAN_CalcultateRamBlockAddresses>
 800819a:	4603      	mov	r3, r0
 800819c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80081a0:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3760      	adds	r7, #96	; 0x60
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	4000a000 	.word	0x4000a000

080081b0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b085      	sub	sp, #20
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081bc:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80081c6:	4ba7      	ldr	r3, [pc, #668]	; (8008464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80081c8:	4013      	ands	r3, r2
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	0091      	lsls	r1, r2, #2
 80081ce:	687a      	ldr	r2, [r7, #4]
 80081d0:	6812      	ldr	r2, [r2, #0]
 80081d2:	430b      	orrs	r3, r1
 80081d4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081e0:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e8:	041a      	lsls	r2, r3, #16
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	430a      	orrs	r2, r1
 80081f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	4413      	add	r3, r2
 80081fc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008206:	4b97      	ldr	r3, [pc, #604]	; (8008464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008208:	4013      	ands	r3, r2
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	0091      	lsls	r1, r2, #2
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	6812      	ldr	r2, [r2, #0]
 8008212:	430b      	orrs	r3, r1
 8008214:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008220:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008228:	041a      	lsls	r2, r3, #16
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	430a      	orrs	r2, r1
 8008230:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008238:	005b      	lsls	r3, r3, #1
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	4413      	add	r3, r2
 800823e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8008248:	4b86      	ldr	r3, [pc, #536]	; (8008464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800824a:	4013      	ands	r3, r2
 800824c:	68ba      	ldr	r2, [r7, #8]
 800824e:	0091      	lsls	r1, r2, #2
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	6812      	ldr	r2, [r2, #0]
 8008254:	430b      	orrs	r3, r1
 8008256:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008262:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826a:	041a      	lsls	r2, r3, #16
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	430a      	orrs	r2, r1
 8008272:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800827e:	fb02 f303 	mul.w	r3, r2, r3
 8008282:	68ba      	ldr	r2, [r7, #8]
 8008284:	4413      	add	r3, r2
 8008286:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008290:	4b74      	ldr	r3, [pc, #464]	; (8008464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008292:	4013      	ands	r3, r2
 8008294:	68ba      	ldr	r2, [r7, #8]
 8008296:	0091      	lsls	r1, r2, #2
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	6812      	ldr	r2, [r2, #0]
 800829c:	430b      	orrs	r3, r1
 800829e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80082aa:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082b2:	041a      	lsls	r2, r3, #16
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	430a      	orrs	r2, r1
 80082ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80082c6:	fb02 f303 	mul.w	r3, r2, r3
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	4413      	add	r3, r2
 80082ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80082d8:	4b62      	ldr	r3, [pc, #392]	; (8008464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80082da:	4013      	ands	r3, r2
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	0091      	lsls	r1, r2, #2
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	6812      	ldr	r2, [r2, #0]
 80082e4:	430b      	orrs	r3, r1
 80082e6:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80082f2:	fb02 f303 	mul.w	r3, r2, r3
 80082f6:	68ba      	ldr	r2, [r7, #8]
 80082f8:	4413      	add	r3, r2
 80082fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8008304:	4b57      	ldr	r3, [pc, #348]	; (8008464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008306:	4013      	ands	r3, r2
 8008308:	68ba      	ldr	r2, [r7, #8]
 800830a:	0091      	lsls	r1, r2, #2
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	6812      	ldr	r2, [r2, #0]
 8008310:	430b      	orrs	r3, r1
 8008312:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800831e:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008326:	041a      	lsls	r2, r3, #16
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	430a      	orrs	r2, r1
 800832e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008336:	005b      	lsls	r3, r3, #1
 8008338:	68ba      	ldr	r2, [r7, #8]
 800833a:	4413      	add	r3, r2
 800833c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8008346:	4b47      	ldr	r3, [pc, #284]	; (8008464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008348:	4013      	ands	r3, r2
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	0091      	lsls	r1, r2, #2
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	6812      	ldr	r2, [r2, #0]
 8008352:	430b      	orrs	r3, r1
 8008354:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008360:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008368:	041a      	lsls	r2, r3, #16
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	430a      	orrs	r2, r1
 8008370:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800837c:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008384:	061a      	lsls	r2, r3, #24
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	430a      	orrs	r2, r1
 800838c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008394:	4b34      	ldr	r3, [pc, #208]	; (8008468 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8008396:	4413      	add	r3, r2
 8008398:	009a      	lsls	r2, r3, #2
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	441a      	add	r2, r3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083b6:	00db      	lsls	r3, r3, #3
 80083b8:	441a      	add	r2, r3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c6:	6879      	ldr	r1, [r7, #4]
 80083c8:	6c49      	ldr	r1, [r1, #68]	; 0x44
 80083ca:	fb01 f303 	mul.w	r3, r1, r3
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	441a      	add	r2, r3
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80083de:	6879      	ldr	r1, [r7, #4]
 80083e0:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80083e2:	fb01 f303 	mul.w	r3, r1, r3
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	441a      	add	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083f6:	6879      	ldr	r1, [r7, #4]
 80083f8:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80083fa:	fb01 f303 	mul.w	r3, r1, r3
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	441a      	add	r2, r3
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008412:	00db      	lsls	r3, r3, #3
 8008414:	441a      	add	r2, r3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008426:	6879      	ldr	r1, [r7, #4]
 8008428:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800842a:	fb01 f303 	mul.w	r3, r1, r3
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	441a      	add	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008442:	6879      	ldr	r1, [r7, #4]
 8008444:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008446:	fb01 f303 	mul.w	r3, r1, r3
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	441a      	add	r2, r3
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800845a:	4a04      	ldr	r2, [pc, #16]	; (800846c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d915      	bls.n	800848c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008460:	e006      	b.n	8008470 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008462:	bf00      	nop
 8008464:	ffff0003 	.word	0xffff0003
 8008468:	10002b00 	.word	0x10002b00
 800846c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008476:	f043 0220 	orr.w	r2, r3, #32
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2203      	movs	r2, #3
 8008484:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	e010      	b.n	80084ae <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008490:	60fb      	str	r3, [r7, #12]
 8008492:	e005      	b.n	80084a0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	3304      	adds	r3, #4
 800849e:	60fb      	str	r3, [r7, #12]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d3f3      	bcc.n	8008494 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80084ac:	2300      	movs	r3, #0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3714      	adds	r7, #20
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop

080084bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80084bc:	b480      	push	{r7}
 80084be:	b089      	sub	sp, #36	; 0x24
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80084c6:	2300      	movs	r3, #0
 80084c8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80084ca:	4b86      	ldr	r3, [pc, #536]	; (80086e4 <HAL_GPIO_Init+0x228>)
 80084cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80084ce:	e18c      	b.n	80087ea <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	2101      	movs	r1, #1
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	fa01 f303 	lsl.w	r3, r1, r3
 80084dc:	4013      	ands	r3, r2
 80084de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 817e 	beq.w	80087e4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	f003 0303 	and.w	r3, r3, #3
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d005      	beq.n	8008500 <HAL_GPIO_Init+0x44>
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	f003 0303 	and.w	r3, r3, #3
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	d130      	bne.n	8008562 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008506:	69fb      	ldr	r3, [r7, #28]
 8008508:	005b      	lsls	r3, r3, #1
 800850a:	2203      	movs	r2, #3
 800850c:	fa02 f303 	lsl.w	r3, r2, r3
 8008510:	43db      	mvns	r3, r3
 8008512:	69ba      	ldr	r2, [r7, #24]
 8008514:	4013      	ands	r3, r2
 8008516:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	68da      	ldr	r2, [r3, #12]
 800851c:	69fb      	ldr	r3, [r7, #28]
 800851e:	005b      	lsls	r3, r3, #1
 8008520:	fa02 f303 	lsl.w	r3, r2, r3
 8008524:	69ba      	ldr	r2, [r7, #24]
 8008526:	4313      	orrs	r3, r2
 8008528:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	69ba      	ldr	r2, [r7, #24]
 800852e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008536:	2201      	movs	r2, #1
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	fa02 f303 	lsl.w	r3, r2, r3
 800853e:	43db      	mvns	r3, r3
 8008540:	69ba      	ldr	r2, [r7, #24]
 8008542:	4013      	ands	r3, r2
 8008544:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	091b      	lsrs	r3, r3, #4
 800854c:	f003 0201 	and.w	r2, r3, #1
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	fa02 f303 	lsl.w	r3, r2, r3
 8008556:	69ba      	ldr	r2, [r7, #24]
 8008558:	4313      	orrs	r3, r2
 800855a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	69ba      	ldr	r2, [r7, #24]
 8008560:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	f003 0303 	and.w	r3, r3, #3
 800856a:	2b03      	cmp	r3, #3
 800856c:	d017      	beq.n	800859e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008574:	69fb      	ldr	r3, [r7, #28]
 8008576:	005b      	lsls	r3, r3, #1
 8008578:	2203      	movs	r2, #3
 800857a:	fa02 f303 	lsl.w	r3, r2, r3
 800857e:	43db      	mvns	r3, r3
 8008580:	69ba      	ldr	r2, [r7, #24]
 8008582:	4013      	ands	r3, r2
 8008584:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	689a      	ldr	r2, [r3, #8]
 800858a:	69fb      	ldr	r3, [r7, #28]
 800858c:	005b      	lsls	r3, r3, #1
 800858e:	fa02 f303 	lsl.w	r3, r2, r3
 8008592:	69ba      	ldr	r2, [r7, #24]
 8008594:	4313      	orrs	r3, r2
 8008596:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	69ba      	ldr	r2, [r7, #24]
 800859c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	f003 0303 	and.w	r3, r3, #3
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d123      	bne.n	80085f2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	08da      	lsrs	r2, r3, #3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	3208      	adds	r2, #8
 80085b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	f003 0307 	and.w	r3, r3, #7
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	220f      	movs	r2, #15
 80085c2:	fa02 f303 	lsl.w	r3, r2, r3
 80085c6:	43db      	mvns	r3, r3
 80085c8:	69ba      	ldr	r2, [r7, #24]
 80085ca:	4013      	ands	r3, r2
 80085cc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	691a      	ldr	r2, [r3, #16]
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	f003 0307 	and.w	r3, r3, #7
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	fa02 f303 	lsl.w	r3, r2, r3
 80085de:	69ba      	ldr	r2, [r7, #24]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80085e4:	69fb      	ldr	r3, [r7, #28]
 80085e6:	08da      	lsrs	r2, r3, #3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	3208      	adds	r2, #8
 80085ec:	69b9      	ldr	r1, [r7, #24]
 80085ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80085f8:	69fb      	ldr	r3, [r7, #28]
 80085fa:	005b      	lsls	r3, r3, #1
 80085fc:	2203      	movs	r2, #3
 80085fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008602:	43db      	mvns	r3, r3
 8008604:	69ba      	ldr	r2, [r7, #24]
 8008606:	4013      	ands	r3, r2
 8008608:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	f003 0203 	and.w	r2, r3, #3
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	005b      	lsls	r3, r3, #1
 8008616:	fa02 f303 	lsl.w	r3, r2, r3
 800861a:	69ba      	ldr	r2, [r7, #24]
 800861c:	4313      	orrs	r3, r2
 800861e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	69ba      	ldr	r2, [r7, #24]
 8008624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800862e:	2b00      	cmp	r3, #0
 8008630:	f000 80d8 	beq.w	80087e4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008634:	4b2c      	ldr	r3, [pc, #176]	; (80086e8 <HAL_GPIO_Init+0x22c>)
 8008636:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800863a:	4a2b      	ldr	r2, [pc, #172]	; (80086e8 <HAL_GPIO_Init+0x22c>)
 800863c:	f043 0302 	orr.w	r3, r3, #2
 8008640:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008644:	4b28      	ldr	r3, [pc, #160]	; (80086e8 <HAL_GPIO_Init+0x22c>)
 8008646:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800864a:	f003 0302 	and.w	r3, r3, #2
 800864e:	60fb      	str	r3, [r7, #12]
 8008650:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008652:	4a26      	ldr	r2, [pc, #152]	; (80086ec <HAL_GPIO_Init+0x230>)
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	089b      	lsrs	r3, r3, #2
 8008658:	3302      	adds	r3, #2
 800865a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800865e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	f003 0303 	and.w	r3, r3, #3
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	220f      	movs	r2, #15
 800866a:	fa02 f303 	lsl.w	r3, r2, r3
 800866e:	43db      	mvns	r3, r3
 8008670:	69ba      	ldr	r2, [r7, #24]
 8008672:	4013      	ands	r3, r2
 8008674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	4a1d      	ldr	r2, [pc, #116]	; (80086f0 <HAL_GPIO_Init+0x234>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d04a      	beq.n	8008714 <HAL_GPIO_Init+0x258>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4a1c      	ldr	r2, [pc, #112]	; (80086f4 <HAL_GPIO_Init+0x238>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d02b      	beq.n	80086de <HAL_GPIO_Init+0x222>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	4a1b      	ldr	r2, [pc, #108]	; (80086f8 <HAL_GPIO_Init+0x23c>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d025      	beq.n	80086da <HAL_GPIO_Init+0x21e>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4a1a      	ldr	r2, [pc, #104]	; (80086fc <HAL_GPIO_Init+0x240>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d01f      	beq.n	80086d6 <HAL_GPIO_Init+0x21a>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	4a19      	ldr	r2, [pc, #100]	; (8008700 <HAL_GPIO_Init+0x244>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d019      	beq.n	80086d2 <HAL_GPIO_Init+0x216>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	4a18      	ldr	r2, [pc, #96]	; (8008704 <HAL_GPIO_Init+0x248>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d013      	beq.n	80086ce <HAL_GPIO_Init+0x212>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	4a17      	ldr	r2, [pc, #92]	; (8008708 <HAL_GPIO_Init+0x24c>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d00d      	beq.n	80086ca <HAL_GPIO_Init+0x20e>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	4a16      	ldr	r2, [pc, #88]	; (800870c <HAL_GPIO_Init+0x250>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d007      	beq.n	80086c6 <HAL_GPIO_Init+0x20a>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	4a15      	ldr	r2, [pc, #84]	; (8008710 <HAL_GPIO_Init+0x254>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d101      	bne.n	80086c2 <HAL_GPIO_Init+0x206>
 80086be:	2309      	movs	r3, #9
 80086c0:	e029      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086c2:	230a      	movs	r3, #10
 80086c4:	e027      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086c6:	2307      	movs	r3, #7
 80086c8:	e025      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086ca:	2306      	movs	r3, #6
 80086cc:	e023      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086ce:	2305      	movs	r3, #5
 80086d0:	e021      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086d2:	2304      	movs	r3, #4
 80086d4:	e01f      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086d6:	2303      	movs	r3, #3
 80086d8:	e01d      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086da:	2302      	movs	r3, #2
 80086dc:	e01b      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086de:	2301      	movs	r3, #1
 80086e0:	e019      	b.n	8008716 <HAL_GPIO_Init+0x25a>
 80086e2:	bf00      	nop
 80086e4:	58000080 	.word	0x58000080
 80086e8:	58024400 	.word	0x58024400
 80086ec:	58000400 	.word	0x58000400
 80086f0:	58020000 	.word	0x58020000
 80086f4:	58020400 	.word	0x58020400
 80086f8:	58020800 	.word	0x58020800
 80086fc:	58020c00 	.word	0x58020c00
 8008700:	58021000 	.word	0x58021000
 8008704:	58021400 	.word	0x58021400
 8008708:	58021800 	.word	0x58021800
 800870c:	58021c00 	.word	0x58021c00
 8008710:	58022400 	.word	0x58022400
 8008714:	2300      	movs	r3, #0
 8008716:	69fa      	ldr	r2, [r7, #28]
 8008718:	f002 0203 	and.w	r2, r2, #3
 800871c:	0092      	lsls	r2, r2, #2
 800871e:	4093      	lsls	r3, r2
 8008720:	69ba      	ldr	r2, [r7, #24]
 8008722:	4313      	orrs	r3, r2
 8008724:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008726:	4938      	ldr	r1, [pc, #224]	; (8008808 <HAL_GPIO_Init+0x34c>)
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	089b      	lsrs	r3, r3, #2
 800872c:	3302      	adds	r3, #2
 800872e:	69ba      	ldr	r2, [r7, #24]
 8008730:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	43db      	mvns	r3, r3
 8008740:	69ba      	ldr	r2, [r7, #24]
 8008742:	4013      	ands	r3, r2
 8008744:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800874e:	2b00      	cmp	r3, #0
 8008750:	d003      	beq.n	800875a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008752:	69ba      	ldr	r2, [r7, #24]
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	4313      	orrs	r3, r2
 8008758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800875a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800875e:	69bb      	ldr	r3, [r7, #24]
 8008760:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008762:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	43db      	mvns	r3, r3
 800876e:	69ba      	ldr	r2, [r7, #24]
 8008770:	4013      	ands	r3, r2
 8008772:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d003      	beq.n	8008788 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008780:	69ba      	ldr	r2, [r7, #24]
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	4313      	orrs	r3, r2
 8008786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008788:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	43db      	mvns	r3, r3
 800879a:	69ba      	ldr	r2, [r7, #24]
 800879c:	4013      	ands	r3, r2
 800879e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80087ac:	69ba      	ldr	r2, [r7, #24]
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	69ba      	ldr	r2, [r7, #24]
 80087b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	43db      	mvns	r3, r3
 80087c4:	69ba      	ldr	r2, [r7, #24]
 80087c6:	4013      	ands	r3, r2
 80087c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d003      	beq.n	80087de <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80087d6:	69ba      	ldr	r2, [r7, #24]
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	4313      	orrs	r3, r2
 80087dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	69ba      	ldr	r2, [r7, #24]
 80087e2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	3301      	adds	r3, #1
 80087e8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	fa22 f303 	lsr.w	r3, r2, r3
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f47f ae6b 	bne.w	80084d0 <HAL_GPIO_Init+0x14>
  }
}
 80087fa:	bf00      	nop
 80087fc:	bf00      	nop
 80087fe:	3724      	adds	r7, #36	; 0x24
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr
 8008808:	58000400 	.word	0x58000400

0800880c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	460b      	mov	r3, r1
 8008816:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	691a      	ldr	r2, [r3, #16]
 800881c:	887b      	ldrh	r3, [r7, #2]
 800881e:	4013      	ands	r3, r2
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008824:	2301      	movs	r3, #1
 8008826:	73fb      	strb	r3, [r7, #15]
 8008828:	e001      	b.n	800882e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800882a:	2300      	movs	r3, #0
 800882c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800882e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008830:	4618      	mov	r0, r3
 8008832:	3714      	adds	r7, #20
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	460b      	mov	r3, r1
 8008846:	807b      	strh	r3, [r7, #2]
 8008848:	4613      	mov	r3, r2
 800884a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800884c:	787b      	ldrb	r3, [r7, #1]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d003      	beq.n	800885a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008852:	887a      	ldrh	r2, [r7, #2]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008858:	e003      	b.n	8008862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800885a:	887b      	ldrh	r3, [r7, #2]
 800885c:	041a      	lsls	r2, r3, #16
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	619a      	str	r2, [r3, #24]
}
 8008862:	bf00      	nop
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr
	...

08008870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e07f      	b.n	8008982 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d106      	bne.n	800889c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f7fa fd52 	bl	8003340 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2224      	movs	r2, #36	; 0x24
 80088a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f022 0201 	bic.w	r2, r2, #1
 80088b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685a      	ldr	r2, [r3, #4]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80088c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	689a      	ldr	r2, [r3, #8]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80088d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	68db      	ldr	r3, [r3, #12]
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d107      	bne.n	80088ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	689a      	ldr	r2, [r3, #8]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80088e6:	609a      	str	r2, [r3, #8]
 80088e8:	e006      	b.n	80088f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	689a      	ldr	r2, [r3, #8]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80088f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d104      	bne.n	800890a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008908:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	6859      	ldr	r1, [r3, #4]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	4b1d      	ldr	r3, [pc, #116]	; (800898c <HAL_I2C_Init+0x11c>)
 8008916:	430b      	orrs	r3, r1
 8008918:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	68da      	ldr	r2, [r3, #12]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008928:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	691a      	ldr	r2, [r3, #16]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	699b      	ldr	r3, [r3, #24]
 800893a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	430a      	orrs	r2, r1
 8008942:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	69d9      	ldr	r1, [r3, #28]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a1a      	ldr	r2, [r3, #32]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	430a      	orrs	r2, r1
 8008952:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f042 0201 	orr.w	r2, r2, #1
 8008962:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2220      	movs	r2, #32
 800896e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2200      	movs	r2, #0
 8008976:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	3708      	adds	r7, #8
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	02008000 	.word	0x02008000

08008990 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b088      	sub	sp, #32
 8008994:	af02      	add	r7, sp, #8
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	607a      	str	r2, [r7, #4]
 800899a:	461a      	mov	r2, r3
 800899c:	460b      	mov	r3, r1
 800899e:	817b      	strh	r3, [r7, #10]
 80089a0:	4613      	mov	r3, r2
 80089a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	2b20      	cmp	r3, #32
 80089ae:	f040 80da 	bne.w	8008b66 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d101      	bne.n	80089c0 <HAL_I2C_Master_Transmit+0x30>
 80089bc:	2302      	movs	r3, #2
 80089be:	e0d3      	b.n	8008b68 <HAL_I2C_Master_Transmit+0x1d8>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80089c8:	f7fb fc7a 	bl	80042c0 <HAL_GetTick>
 80089cc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	2319      	movs	r3, #25
 80089d4:	2201      	movs	r2, #1
 80089d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80089da:	68f8      	ldr	r0, [r7, #12]
 80089dc:	f000 fa12 	bl	8008e04 <I2C_WaitOnFlagUntilTimeout>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d001      	beq.n	80089ea <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	e0be      	b.n	8008b68 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2221      	movs	r2, #33	; 0x21
 80089ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2210      	movs	r2, #16
 80089f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	893a      	ldrh	r2, [r7, #8]
 8008a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	2bff      	cmp	r3, #255	; 0xff
 8008a1a:	d90e      	bls.n	8008a3a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	22ff      	movs	r2, #255	; 0xff
 8008a20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a26:	b2da      	uxtb	r2, r3
 8008a28:	8979      	ldrh	r1, [r7, #10]
 8008a2a:	4b51      	ldr	r3, [pc, #324]	; (8008b70 <HAL_I2C_Master_Transmit+0x1e0>)
 8008a2c:	9300      	str	r3, [sp, #0]
 8008a2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	f000 fba0 	bl	8009178 <I2C_TransferConfig>
 8008a38:	e06c      	b.n	8008b14 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a48:	b2da      	uxtb	r2, r3
 8008a4a:	8979      	ldrh	r1, [r7, #10]
 8008a4c:	4b48      	ldr	r3, [pc, #288]	; (8008b70 <HAL_I2C_Master_Transmit+0x1e0>)
 8008a4e:	9300      	str	r3, [sp, #0]
 8008a50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 fb8f 	bl	8009178 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008a5a:	e05b      	b.n	8008b14 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a5c:	697a      	ldr	r2, [r7, #20]
 8008a5e:	6a39      	ldr	r1, [r7, #32]
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 fa1e 	bl	8008ea2 <I2C_WaitOnTXISFlagUntilTimeout>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e07b      	b.n	8008b68 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a74:	781a      	ldrb	r2, [r3, #0]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a80:	1c5a      	adds	r2, r3, #1
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	3b01      	subs	r3, #1
 8008a8e:	b29a      	uxth	r2, r3
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	b29a      	uxth	r2, r3
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d034      	beq.n	8008b14 <HAL_I2C_Master_Transmit+0x184>
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d130      	bne.n	8008b14 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	6a3b      	ldr	r3, [r7, #32]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	2180      	movs	r1, #128	; 0x80
 8008abc:	68f8      	ldr	r0, [r7, #12]
 8008abe:	f000 f9a1 	bl	8008e04 <I2C_WaitOnFlagUntilTimeout>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d001      	beq.n	8008acc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e04d      	b.n	8008b68 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	2bff      	cmp	r3, #255	; 0xff
 8008ad4:	d90e      	bls.n	8008af4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	22ff      	movs	r2, #255	; 0xff
 8008ada:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	8979      	ldrh	r1, [r7, #10]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	9300      	str	r3, [sp, #0]
 8008ae8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008aec:	68f8      	ldr	r0, [r7, #12]
 8008aee:	f000 fb43 	bl	8009178 <I2C_TransferConfig>
 8008af2:	e00f      	b.n	8008b14 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008af8:	b29a      	uxth	r2, r3
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b02:	b2da      	uxtb	r2, r3
 8008b04:	8979      	ldrh	r1, [r7, #10]
 8008b06:	2300      	movs	r3, #0
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f000 fb32 	bl	8009178 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d19e      	bne.n	8008a5c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	6a39      	ldr	r1, [r7, #32]
 8008b22:	68f8      	ldr	r0, [r7, #12]
 8008b24:	f000 fa04 	bl	8008f30 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d001      	beq.n	8008b32 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	e01a      	b.n	8008b68 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2220      	movs	r2, #32
 8008b38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	6859      	ldr	r1, [r3, #4]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	4b0b      	ldr	r3, [pc, #44]	; (8008b74 <HAL_I2C_Master_Transmit+0x1e4>)
 8008b46:	400b      	ands	r3, r1
 8008b48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2220      	movs	r2, #32
 8008b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008b62:	2300      	movs	r3, #0
 8008b64:	e000      	b.n	8008b68 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8008b66:	2302      	movs	r3, #2
  }
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3718      	adds	r7, #24
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	80002000 	.word	0x80002000
 8008b74:	fe00e800 	.word	0xfe00e800

08008b78 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b08a      	sub	sp, #40	; 0x28
 8008b7c:	af02      	add	r7, sp, #8
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	607a      	str	r2, [r7, #4]
 8008b82:	603b      	str	r3, [r7, #0]
 8008b84:	460b      	mov	r3, r1
 8008b86:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b20      	cmp	r3, #32
 8008b96:	f040 80ef 	bne.w	8008d78 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	699b      	ldr	r3, [r3, #24]
 8008ba0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ba4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ba8:	d101      	bne.n	8008bae <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8008baa:	2302      	movs	r3, #2
 8008bac:	e0e5      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d101      	bne.n	8008bbc <HAL_I2C_IsDeviceReady+0x44>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	e0de      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2224      	movs	r2, #36	; 0x24
 8008bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d105      	bne.n	8008be6 <HAL_I2C_IsDeviceReady+0x6e>
 8008bda:	897b      	ldrh	r3, [r7, #10]
 8008bdc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008be0:	4b68      	ldr	r3, [pc, #416]	; (8008d84 <HAL_I2C_IsDeviceReady+0x20c>)
 8008be2:	4313      	orrs	r3, r2
 8008be4:	e004      	b.n	8008bf0 <HAL_I2C_IsDeviceReady+0x78>
 8008be6:	897b      	ldrh	r3, [r7, #10]
 8008be8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bec:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8008bf0:	68fa      	ldr	r2, [r7, #12]
 8008bf2:	6812      	ldr	r2, [r2, #0]
 8008bf4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8008bf6:	f7fb fb63 	bl	80042c0 <HAL_GetTick>
 8008bfa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	699b      	ldr	r3, [r3, #24]
 8008c02:	f003 0320 	and.w	r3, r3, #32
 8008c06:	2b20      	cmp	r3, #32
 8008c08:	bf0c      	ite	eq
 8008c0a:	2301      	moveq	r3, #1
 8008c0c:	2300      	movne	r3, #0
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	f003 0310 	and.w	r3, r3, #16
 8008c1c:	2b10      	cmp	r3, #16
 8008c1e:	bf0c      	ite	eq
 8008c20:	2301      	moveq	r3, #1
 8008c22:	2300      	movne	r3, #0
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008c28:	e034      	b.n	8008c94 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c30:	d01a      	beq.n	8008c68 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008c32:	f7fb fb45 	bl	80042c0 <HAL_GetTick>
 8008c36:	4602      	mov	r2, r0
 8008c38:	69bb      	ldr	r3, [r7, #24]
 8008c3a:	1ad3      	subs	r3, r2, r3
 8008c3c:	683a      	ldr	r2, [r7, #0]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d302      	bcc.n	8008c48 <HAL_I2C_IsDeviceReady+0xd0>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d10f      	bne.n	8008c68 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2220      	movs	r2, #32
 8008c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c54:	f043 0220 	orr.w	r2, r3, #32
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8008c64:	2301      	movs	r3, #1
 8008c66:	e088      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	699b      	ldr	r3, [r3, #24]
 8008c6e:	f003 0320 	and.w	r3, r3, #32
 8008c72:	2b20      	cmp	r3, #32
 8008c74:	bf0c      	ite	eq
 8008c76:	2301      	moveq	r3, #1
 8008c78:	2300      	movne	r3, #0
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	699b      	ldr	r3, [r3, #24]
 8008c84:	f003 0310 	and.w	r3, r3, #16
 8008c88:	2b10      	cmp	r3, #16
 8008c8a:	bf0c      	ite	eq
 8008c8c:	2301      	moveq	r3, #1
 8008c8e:	2300      	movne	r3, #0
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008c94:	7ffb      	ldrb	r3, [r7, #31]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d102      	bne.n	8008ca0 <HAL_I2C_IsDeviceReady+0x128>
 8008c9a:	7fbb      	ldrb	r3, [r7, #30]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d0c4      	beq.n	8008c2a <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	699b      	ldr	r3, [r3, #24]
 8008ca6:	f003 0310 	and.w	r3, r3, #16
 8008caa:	2b10      	cmp	r3, #16
 8008cac:	d01a      	beq.n	8008ce4 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008cae:	69bb      	ldr	r3, [r7, #24]
 8008cb0:	9300      	str	r3, [sp, #0]
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	2120      	movs	r1, #32
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f000 f8a3 	bl	8008e04 <I2C_WaitOnFlagUntilTimeout>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d001      	beq.n	8008cc8 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e058      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	2220      	movs	r2, #32
 8008cce:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2220      	movs	r2, #32
 8008cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	e04a      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008ce4:	69bb      	ldr	r3, [r7, #24]
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	2200      	movs	r2, #0
 8008cec:	2120      	movs	r1, #32
 8008cee:	68f8      	ldr	r0, [r7, #12]
 8008cf0:	f000 f888 	bl	8008e04 <I2C_WaitOnFlagUntilTimeout>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d001      	beq.n	8008cfe <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	e03d      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	2210      	movs	r2, #16
 8008d04:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	2220      	movs	r2, #32
 8008d0c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d118      	bne.n	8008d48 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	685a      	ldr	r2, [r3, #4]
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d24:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008d26:	69bb      	ldr	r3, [r7, #24]
 8008d28:	9300      	str	r3, [sp, #0]
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	2120      	movs	r1, #32
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f000 f867 	bl	8008e04 <I2C_WaitOnFlagUntilTimeout>
 8008d36:	4603      	mov	r3, r0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d001      	beq.n	8008d40 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e01c      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2220      	movs	r2, #32
 8008d46:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	429a      	cmp	r2, r3
 8008d54:	f63f af3d 	bhi.w	8008bd2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2220      	movs	r2, #32
 8008d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d64:	f043 0220 	orr.w	r2, r3, #32
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8008d74:	2301      	movs	r3, #1
 8008d76:	e000      	b.n	8008d7a <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8008d78:	2302      	movs	r3, #2
  }
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3720      	adds	r7, #32
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	bf00      	nop
 8008d84:	02002000 	.word	0x02002000

08008d88 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	699b      	ldr	r3, [r3, #24]
 8008d96:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d005      	beq.n	8008db4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dac:	68ba      	ldr	r2, [r7, #8]
 8008dae:	68f9      	ldr	r1, [r7, #12]
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	4798      	blx	r3
  }
}
 8008db4:	bf00      	nop
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	f003 0302 	and.w	r3, r3, #2
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d103      	bne.n	8008dda <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	699b      	ldr	r3, [r3, #24]
 8008de0:	f003 0301 	and.w	r3, r3, #1
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d007      	beq.n	8008df8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	699a      	ldr	r2, [r3, #24]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f042 0201 	orr.w	r2, r2, #1
 8008df6:	619a      	str	r2, [r3, #24]
  }
}
 8008df8:	bf00      	nop
 8008dfa:	370c      	adds	r7, #12
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	603b      	str	r3, [r7, #0]
 8008e10:	4613      	mov	r3, r2
 8008e12:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e14:	e031      	b.n	8008e7a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e1c:	d02d      	beq.n	8008e7a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e1e:	f7fb fa4f 	bl	80042c0 <HAL_GetTick>
 8008e22:	4602      	mov	r2, r0
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	1ad3      	subs	r3, r2, r3
 8008e28:	683a      	ldr	r2, [r7, #0]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d302      	bcc.n	8008e34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d122      	bne.n	8008e7a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	699a      	ldr	r2, [r3, #24]
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	68ba      	ldr	r2, [r7, #8]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	bf0c      	ite	eq
 8008e44:	2301      	moveq	r3, #1
 8008e46:	2300      	movne	r3, #0
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	79fb      	ldrb	r3, [r7, #7]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d113      	bne.n	8008e7a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e56:	f043 0220 	orr.w	r2, r3, #32
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2220      	movs	r2, #32
 8008e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e00f      	b.n	8008e9a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	699a      	ldr	r2, [r3, #24]
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	4013      	ands	r3, r2
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	bf0c      	ite	eq
 8008e8a:	2301      	moveq	r3, #1
 8008e8c:	2300      	movne	r3, #0
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	461a      	mov	r2, r3
 8008e92:	79fb      	ldrb	r3, [r7, #7]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d0be      	beq.n	8008e16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}

08008ea2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b084      	sub	sp, #16
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	60f8      	str	r0, [r7, #12]
 8008eaa:	60b9      	str	r1, [r7, #8]
 8008eac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008eae:	e033      	b.n	8008f18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008eb0:	687a      	ldr	r2, [r7, #4]
 8008eb2:	68b9      	ldr	r1, [r7, #8]
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f000 f87f 	bl	8008fb8 <I2C_IsErrorOccurred>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d001      	beq.n	8008ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	e031      	b.n	8008f28 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eca:	d025      	beq.n	8008f18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ecc:	f7fb f9f8 	bl	80042c0 <HAL_GetTick>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	1ad3      	subs	r3, r2, r3
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d302      	bcc.n	8008ee2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d11a      	bne.n	8008f18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	699b      	ldr	r3, [r3, #24]
 8008ee8:	f003 0302 	and.w	r3, r3, #2
 8008eec:	2b02      	cmp	r3, #2
 8008eee:	d013      	beq.n	8008f18 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ef4:	f043 0220 	orr.w	r2, r3, #32
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2220      	movs	r2, #32
 8008f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2200      	movs	r2, #0
 8008f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8008f14:	2301      	movs	r3, #1
 8008f16:	e007      	b.n	8008f28 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	699b      	ldr	r3, [r3, #24]
 8008f1e:	f003 0302 	and.w	r3, r3, #2
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d1c4      	bne.n	8008eb0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008f26:	2300      	movs	r3, #0
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3710      	adds	r7, #16
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f3c:	e02f      	b.n	8008f9e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	68b9      	ldr	r1, [r7, #8]
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f000 f838 	bl	8008fb8 <I2C_IsErrorOccurred>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d001      	beq.n	8008f52 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e02d      	b.n	8008fae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f52:	f7fb f9b5 	bl	80042c0 <HAL_GetTick>
 8008f56:	4602      	mov	r2, r0
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	1ad3      	subs	r3, r2, r3
 8008f5c:	68ba      	ldr	r2, [r7, #8]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d302      	bcc.n	8008f68 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d11a      	bne.n	8008f9e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	699b      	ldr	r3, [r3, #24]
 8008f6e:	f003 0320 	and.w	r3, r3, #32
 8008f72:	2b20      	cmp	r3, #32
 8008f74:	d013      	beq.n	8008f9e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f7a:	f043 0220 	orr.w	r2, r3, #32
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2220      	movs	r2, #32
 8008f86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e007      	b.n	8008fae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	699b      	ldr	r3, [r3, #24]
 8008fa4:	f003 0320 	and.w	r3, r3, #32
 8008fa8:	2b20      	cmp	r3, #32
 8008faa:	d1c8      	bne.n	8008f3e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
	...

08008fb8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b08a      	sub	sp, #40	; 0x28
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	699b      	ldr	r3, [r3, #24]
 8008fd0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	f003 0310 	and.w	r3, r3, #16
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d068      	beq.n	80090b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2210      	movs	r2, #16
 8008fea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008fec:	e049      	b.n	8009082 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ff4:	d045      	beq.n	8009082 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008ff6:	f7fb f963 	bl	80042c0 <HAL_GetTick>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	1ad3      	subs	r3, r2, r3
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	429a      	cmp	r2, r3
 8009004:	d302      	bcc.n	800900c <I2C_IsErrorOccurred+0x54>
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d13a      	bne.n	8009082 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009016:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800901e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800902a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800902e:	d121      	bne.n	8009074 <I2C_IsErrorOccurred+0xbc>
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009036:	d01d      	beq.n	8009074 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009038:	7cfb      	ldrb	r3, [r7, #19]
 800903a:	2b20      	cmp	r3, #32
 800903c:	d01a      	beq.n	8009074 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	685a      	ldr	r2, [r3, #4]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800904c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800904e:	f7fb f937 	bl	80042c0 <HAL_GetTick>
 8009052:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009054:	e00e      	b.n	8009074 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009056:	f7fb f933 	bl	80042c0 <HAL_GetTick>
 800905a:	4602      	mov	r2, r0
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	1ad3      	subs	r3, r2, r3
 8009060:	2b19      	cmp	r3, #25
 8009062:	d907      	bls.n	8009074 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009064:	6a3b      	ldr	r3, [r7, #32]
 8009066:	f043 0320 	orr.w	r3, r3, #32
 800906a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8009072:	e006      	b.n	8009082 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	f003 0320 	and.w	r3, r3, #32
 800907e:	2b20      	cmp	r3, #32
 8009080:	d1e9      	bne.n	8009056 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	699b      	ldr	r3, [r3, #24]
 8009088:	f003 0320 	and.w	r3, r3, #32
 800908c:	2b20      	cmp	r3, #32
 800908e:	d003      	beq.n	8009098 <I2C_IsErrorOccurred+0xe0>
 8009090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009094:	2b00      	cmp	r3, #0
 8009096:	d0aa      	beq.n	8008fee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009098:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800909c:	2b00      	cmp	r3, #0
 800909e:	d103      	bne.n	80090a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2220      	movs	r2, #32
 80090a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80090a8:	6a3b      	ldr	r3, [r7, #32]
 80090aa:	f043 0304 	orr.w	r3, r3, #4
 80090ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80090b0:	2301      	movs	r3, #1
 80090b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00b      	beq.n	80090e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80090c8:	6a3b      	ldr	r3, [r7, #32]
 80090ca:	f043 0301 	orr.w	r3, r3, #1
 80090ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80090d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80090da:	2301      	movs	r3, #1
 80090dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80090e0:	69bb      	ldr	r3, [r7, #24]
 80090e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00b      	beq.n	8009102 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80090ea:	6a3b      	ldr	r3, [r7, #32]
 80090ec:	f043 0308 	orr.w	r3, r3, #8
 80090f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80090fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009102:	69bb      	ldr	r3, [r7, #24]
 8009104:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009108:	2b00      	cmp	r3, #0
 800910a:	d00b      	beq.n	8009124 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800910c:	6a3b      	ldr	r3, [r7, #32]
 800910e:	f043 0302 	orr.w	r3, r3, #2
 8009112:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f44f 7200 	mov.w	r2, #512	; 0x200
 800911c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009124:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009128:	2b00      	cmp	r3, #0
 800912a:	d01c      	beq.n	8009166 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f7ff fe45 	bl	8008dbc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	6859      	ldr	r1, [r3, #4]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	4b0d      	ldr	r3, [pc, #52]	; (8009174 <I2C_IsErrorOccurred+0x1bc>)
 800913e:	400b      	ands	r3, r1
 8009140:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009146:	6a3b      	ldr	r3, [r7, #32]
 8009148:	431a      	orrs	r2, r3
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2220      	movs	r2, #32
 8009152:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	2200      	movs	r2, #0
 800915a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2200      	movs	r2, #0
 8009162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009166:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800916a:	4618      	mov	r0, r3
 800916c:	3728      	adds	r7, #40	; 0x28
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	fe00e800 	.word	0xfe00e800

08009178 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009178:	b480      	push	{r7}
 800917a:	b087      	sub	sp, #28
 800917c:	af00      	add	r7, sp, #0
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	607b      	str	r3, [r7, #4]
 8009182:	460b      	mov	r3, r1
 8009184:	817b      	strh	r3, [r7, #10]
 8009186:	4613      	mov	r3, r2
 8009188:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800918a:	897b      	ldrh	r3, [r7, #10]
 800918c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009190:	7a7b      	ldrb	r3, [r7, #9]
 8009192:	041b      	lsls	r3, r3, #16
 8009194:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009198:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800919e:	6a3b      	ldr	r3, [r7, #32]
 80091a0:	4313      	orrs	r3, r2
 80091a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091a6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	685a      	ldr	r2, [r3, #4]
 80091ae:	6a3b      	ldr	r3, [r7, #32]
 80091b0:	0d5b      	lsrs	r3, r3, #21
 80091b2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80091b6:	4b08      	ldr	r3, [pc, #32]	; (80091d8 <I2C_TransferConfig+0x60>)
 80091b8:	430b      	orrs	r3, r1
 80091ba:	43db      	mvns	r3, r3
 80091bc:	ea02 0103 	and.w	r1, r2, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	697a      	ldr	r2, [r7, #20]
 80091c6:	430a      	orrs	r2, r1
 80091c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80091ca:	bf00      	nop
 80091cc:	371c      	adds	r7, #28
 80091ce:	46bd      	mov	sp, r7
 80091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d4:	4770      	bx	lr
 80091d6:	bf00      	nop
 80091d8:	03ff63ff 	.word	0x03ff63ff

080091dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	2b20      	cmp	r3, #32
 80091f0:	d138      	bne.n	8009264 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d101      	bne.n	8009200 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80091fc:	2302      	movs	r3, #2
 80091fe:	e032      	b.n	8009266 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2224      	movs	r2, #36	; 0x24
 800920c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f022 0201 	bic.w	r2, r2, #1
 800921e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800922e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	6819      	ldr	r1, [r3, #0]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	683a      	ldr	r2, [r7, #0]
 800923c:	430a      	orrs	r2, r1
 800923e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	681a      	ldr	r2, [r3, #0]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f042 0201 	orr.w	r2, r2, #1
 800924e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2220      	movs	r2, #32
 8009254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2200      	movs	r2, #0
 800925c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009260:	2300      	movs	r3, #0
 8009262:	e000      	b.n	8009266 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009264:	2302      	movs	r3, #2
  }
}
 8009266:	4618      	mov	r0, r3
 8009268:	370c      	adds	r7, #12
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr

08009272 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009272:	b480      	push	{r7}
 8009274:	b085      	sub	sp, #20
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
 800927a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009282:	b2db      	uxtb	r3, r3
 8009284:	2b20      	cmp	r3, #32
 8009286:	d139      	bne.n	80092fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800928e:	2b01      	cmp	r3, #1
 8009290:	d101      	bne.n	8009296 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009292:	2302      	movs	r3, #2
 8009294:	e033      	b.n	80092fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2201      	movs	r2, #1
 800929a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2224      	movs	r2, #36	; 0x24
 80092a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	681a      	ldr	r2, [r3, #0]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f022 0201 	bic.w	r2, r2, #1
 80092b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80092c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	021b      	lsls	r3, r3, #8
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f042 0201 	orr.w	r2, r2, #1
 80092e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2220      	movs	r2, #32
 80092ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80092f8:	2300      	movs	r3, #0
 80092fa:	e000      	b.n	80092fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80092fc:	2302      	movs	r3, #2
  }
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3714      	adds	r7, #20
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr

0800930a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800930a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800930c:	b08f      	sub	sp, #60	; 0x3c
 800930e:	af0a      	add	r7, sp, #40	; 0x28
 8009310:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d101      	bne.n	800931c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009318:	2301      	movs	r3, #1
 800931a:	e116      	b.n	800954a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8009328:	b2db      	uxtb	r3, r3
 800932a:	2b00      	cmp	r3, #0
 800932c:	d106      	bne.n	800933c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f00e fa96 	bl	8017868 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2203      	movs	r2, #3
 8009340:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800934c:	2b00      	cmp	r3, #0
 800934e:	d102      	bne.n	8009356 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2200      	movs	r2, #0
 8009354:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4618      	mov	r0, r3
 800935c:	f00a fbdb 	bl	8013b16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	603b      	str	r3, [r7, #0]
 8009366:	687e      	ldr	r6, [r7, #4]
 8009368:	466d      	mov	r5, sp
 800936a:	f106 0410 	add.w	r4, r6, #16
 800936e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009370:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009372:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009374:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009376:	e894 0003 	ldmia.w	r4, {r0, r1}
 800937a:	e885 0003 	stmia.w	r5, {r0, r1}
 800937e:	1d33      	adds	r3, r6, #4
 8009380:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009382:	6838      	ldr	r0, [r7, #0]
 8009384:	f00a faa6 	bl	80138d4 <USB_CoreInit>
 8009388:	4603      	mov	r3, r0
 800938a:	2b00      	cmp	r3, #0
 800938c:	d005      	beq.n	800939a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2202      	movs	r2, #2
 8009392:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	e0d7      	b.n	800954a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2100      	movs	r1, #0
 80093a0:	4618      	mov	r0, r3
 80093a2:	f00a fbc9 	bl	8013b38 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093a6:	2300      	movs	r3, #0
 80093a8:	73fb      	strb	r3, [r7, #15]
 80093aa:	e04a      	b.n	8009442 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80093ac:	7bfa      	ldrb	r2, [r7, #15]
 80093ae:	6879      	ldr	r1, [r7, #4]
 80093b0:	4613      	mov	r3, r2
 80093b2:	00db      	lsls	r3, r3, #3
 80093b4:	4413      	add	r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	440b      	add	r3, r1
 80093ba:	333d      	adds	r3, #61	; 0x3d
 80093bc:	2201      	movs	r2, #1
 80093be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80093c0:	7bfa      	ldrb	r2, [r7, #15]
 80093c2:	6879      	ldr	r1, [r7, #4]
 80093c4:	4613      	mov	r3, r2
 80093c6:	00db      	lsls	r3, r3, #3
 80093c8:	4413      	add	r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	440b      	add	r3, r1
 80093ce:	333c      	adds	r3, #60	; 0x3c
 80093d0:	7bfa      	ldrb	r2, [r7, #15]
 80093d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80093d4:	7bfa      	ldrb	r2, [r7, #15]
 80093d6:	7bfb      	ldrb	r3, [r7, #15]
 80093d8:	b298      	uxth	r0, r3
 80093da:	6879      	ldr	r1, [r7, #4]
 80093dc:	4613      	mov	r3, r2
 80093de:	00db      	lsls	r3, r3, #3
 80093e0:	4413      	add	r3, r2
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	440b      	add	r3, r1
 80093e6:	3356      	adds	r3, #86	; 0x56
 80093e8:	4602      	mov	r2, r0
 80093ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80093ec:	7bfa      	ldrb	r2, [r7, #15]
 80093ee:	6879      	ldr	r1, [r7, #4]
 80093f0:	4613      	mov	r3, r2
 80093f2:	00db      	lsls	r3, r3, #3
 80093f4:	4413      	add	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	440b      	add	r3, r1
 80093fa:	3340      	adds	r3, #64	; 0x40
 80093fc:	2200      	movs	r2, #0
 80093fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009400:	7bfa      	ldrb	r2, [r7, #15]
 8009402:	6879      	ldr	r1, [r7, #4]
 8009404:	4613      	mov	r3, r2
 8009406:	00db      	lsls	r3, r3, #3
 8009408:	4413      	add	r3, r2
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	440b      	add	r3, r1
 800940e:	3344      	adds	r3, #68	; 0x44
 8009410:	2200      	movs	r2, #0
 8009412:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009414:	7bfa      	ldrb	r2, [r7, #15]
 8009416:	6879      	ldr	r1, [r7, #4]
 8009418:	4613      	mov	r3, r2
 800941a:	00db      	lsls	r3, r3, #3
 800941c:	4413      	add	r3, r2
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	440b      	add	r3, r1
 8009422:	3348      	adds	r3, #72	; 0x48
 8009424:	2200      	movs	r2, #0
 8009426:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009428:	7bfa      	ldrb	r2, [r7, #15]
 800942a:	6879      	ldr	r1, [r7, #4]
 800942c:	4613      	mov	r3, r2
 800942e:	00db      	lsls	r3, r3, #3
 8009430:	4413      	add	r3, r2
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	440b      	add	r3, r1
 8009436:	334c      	adds	r3, #76	; 0x4c
 8009438:	2200      	movs	r2, #0
 800943a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800943c:	7bfb      	ldrb	r3, [r7, #15]
 800943e:	3301      	adds	r3, #1
 8009440:	73fb      	strb	r3, [r7, #15]
 8009442:	7bfa      	ldrb	r2, [r7, #15]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	429a      	cmp	r2, r3
 800944a:	d3af      	bcc.n	80093ac <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800944c:	2300      	movs	r3, #0
 800944e:	73fb      	strb	r3, [r7, #15]
 8009450:	e044      	b.n	80094dc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009452:	7bfa      	ldrb	r2, [r7, #15]
 8009454:	6879      	ldr	r1, [r7, #4]
 8009456:	4613      	mov	r3, r2
 8009458:	00db      	lsls	r3, r3, #3
 800945a:	4413      	add	r3, r2
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	440b      	add	r3, r1
 8009460:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8009464:	2200      	movs	r2, #0
 8009466:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009468:	7bfa      	ldrb	r2, [r7, #15]
 800946a:	6879      	ldr	r1, [r7, #4]
 800946c:	4613      	mov	r3, r2
 800946e:	00db      	lsls	r3, r3, #3
 8009470:	4413      	add	r3, r2
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	440b      	add	r3, r1
 8009476:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800947a:	7bfa      	ldrb	r2, [r7, #15]
 800947c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800947e:	7bfa      	ldrb	r2, [r7, #15]
 8009480:	6879      	ldr	r1, [r7, #4]
 8009482:	4613      	mov	r3, r2
 8009484:	00db      	lsls	r3, r3, #3
 8009486:	4413      	add	r3, r2
 8009488:	009b      	lsls	r3, r3, #2
 800948a:	440b      	add	r3, r1
 800948c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009490:	2200      	movs	r2, #0
 8009492:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009494:	7bfa      	ldrb	r2, [r7, #15]
 8009496:	6879      	ldr	r1, [r7, #4]
 8009498:	4613      	mov	r3, r2
 800949a:	00db      	lsls	r3, r3, #3
 800949c:	4413      	add	r3, r2
 800949e:	009b      	lsls	r3, r3, #2
 80094a0:	440b      	add	r3, r1
 80094a2:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80094a6:	2200      	movs	r2, #0
 80094a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80094aa:	7bfa      	ldrb	r2, [r7, #15]
 80094ac:	6879      	ldr	r1, [r7, #4]
 80094ae:	4613      	mov	r3, r2
 80094b0:	00db      	lsls	r3, r3, #3
 80094b2:	4413      	add	r3, r2
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	440b      	add	r3, r1
 80094b8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80094bc:	2200      	movs	r2, #0
 80094be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80094c0:	7bfa      	ldrb	r2, [r7, #15]
 80094c2:	6879      	ldr	r1, [r7, #4]
 80094c4:	4613      	mov	r3, r2
 80094c6:	00db      	lsls	r3, r3, #3
 80094c8:	4413      	add	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	440b      	add	r3, r1
 80094ce:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80094d2:	2200      	movs	r2, #0
 80094d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80094d6:	7bfb      	ldrb	r3, [r7, #15]
 80094d8:	3301      	adds	r3, #1
 80094da:	73fb      	strb	r3, [r7, #15]
 80094dc:	7bfa      	ldrb	r2, [r7, #15]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d3b5      	bcc.n	8009452 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	603b      	str	r3, [r7, #0]
 80094ec:	687e      	ldr	r6, [r7, #4]
 80094ee:	466d      	mov	r5, sp
 80094f0:	f106 0410 	add.w	r4, r6, #16
 80094f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80094f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80094fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094fc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009500:	e885 0003 	stmia.w	r5, {r0, r1}
 8009504:	1d33      	adds	r3, r6, #4
 8009506:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009508:	6838      	ldr	r0, [r7, #0]
 800950a:	f00a fb61 	bl	8013bd0 <USB_DevInit>
 800950e:	4603      	mov	r3, r0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d005      	beq.n	8009520 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2202      	movs	r2, #2
 8009518:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	e014      	b.n	800954a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009534:	2b01      	cmp	r3, #1
 8009536:	d102      	bne.n	800953e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f001 f96f 	bl	800a81c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4618      	mov	r0, r3
 8009544:	f00b fba3 	bl	8014c8e <USB_DevDisconnect>

  return HAL_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3714      	adds	r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009552 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009552:	b580      	push	{r7, lr}
 8009554:	b084      	sub	sp, #16
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009566:	2b01      	cmp	r3, #1
 8009568:	d101      	bne.n	800956e <HAL_PCD_Start+0x1c>
 800956a:	2302      	movs	r3, #2
 800956c:	e022      	b.n	80095b4 <HAL_PCD_Start+0x62>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800957a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800957e:	2b00      	cmp	r3, #0
 8009580:	d109      	bne.n	8009596 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8009586:	2b01      	cmp	r3, #1
 8009588:	d105      	bne.n	8009596 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800958e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4618      	mov	r0, r3
 800959c:	f00a faaa 	bl	8013af4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4618      	mov	r0, r3
 80095a6:	f00b fb51 	bl	8014c4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80095b2:	2300      	movs	r3, #0
}
 80095b4:	4618      	mov	r0, r3
 80095b6:	3710      	adds	r7, #16
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80095bc:	b590      	push	{r4, r7, lr}
 80095be:	b08d      	sub	sp, #52	; 0x34
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ca:	6a3b      	ldr	r3, [r7, #32]
 80095cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f00b fc0f 	bl	8014df6 <USB_GetMode>
 80095d8:	4603      	mov	r3, r0
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f040 84b7 	bne.w	8009f4e <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4618      	mov	r0, r3
 80095e6:	f00b fb73 	bl	8014cd0 <USB_ReadInterrupts>
 80095ea:	4603      	mov	r3, r0
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f000 84ad 	beq.w	8009f4c <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	0a1b      	lsrs	r3, r3, #8
 80095fc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4618      	mov	r0, r3
 800960c:	f00b fb60 	bl	8014cd0 <USB_ReadInterrupts>
 8009610:	4603      	mov	r3, r0
 8009612:	f003 0302 	and.w	r3, r3, #2
 8009616:	2b02      	cmp	r3, #2
 8009618:	d107      	bne.n	800962a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	695a      	ldr	r2, [r3, #20]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f002 0202 	and.w	r2, r2, #2
 8009628:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4618      	mov	r0, r3
 8009630:	f00b fb4e 	bl	8014cd0 <USB_ReadInterrupts>
 8009634:	4603      	mov	r3, r0
 8009636:	f003 0310 	and.w	r3, r3, #16
 800963a:	2b10      	cmp	r3, #16
 800963c:	d161      	bne.n	8009702 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	699a      	ldr	r2, [r3, #24]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f022 0210 	bic.w	r2, r2, #16
 800964c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800964e:	6a3b      	ldr	r3, [r7, #32]
 8009650:	6a1b      	ldr	r3, [r3, #32]
 8009652:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009654:	69bb      	ldr	r3, [r7, #24]
 8009656:	f003 020f 	and.w	r2, r3, #15
 800965a:	4613      	mov	r3, r2
 800965c:	00db      	lsls	r3, r3, #3
 800965e:	4413      	add	r3, r2
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	4413      	add	r3, r2
 800966a:	3304      	adds	r3, #4
 800966c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	0c5b      	lsrs	r3, r3, #17
 8009672:	f003 030f 	and.w	r3, r3, #15
 8009676:	2b02      	cmp	r3, #2
 8009678:	d124      	bne.n	80096c4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800967a:	69ba      	ldr	r2, [r7, #24]
 800967c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009680:	4013      	ands	r3, r2
 8009682:	2b00      	cmp	r3, #0
 8009684:	d035      	beq.n	80096f2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	091b      	lsrs	r3, r3, #4
 800968e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009690:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009694:	b29b      	uxth	r3, r3
 8009696:	461a      	mov	r2, r3
 8009698:	6a38      	ldr	r0, [r7, #32]
 800969a:	f00b f985 	bl	80149a8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	68da      	ldr	r2, [r3, #12]
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	091b      	lsrs	r3, r3, #4
 80096a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80096aa:	441a      	add	r2, r3
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	695a      	ldr	r2, [r3, #20]
 80096b4:	69bb      	ldr	r3, [r7, #24]
 80096b6:	091b      	lsrs	r3, r3, #4
 80096b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80096bc:	441a      	add	r2, r3
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	615a      	str	r2, [r3, #20]
 80096c2:	e016      	b.n	80096f2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80096c4:	69bb      	ldr	r3, [r7, #24]
 80096c6:	0c5b      	lsrs	r3, r3, #17
 80096c8:	f003 030f 	and.w	r3, r3, #15
 80096cc:	2b06      	cmp	r3, #6
 80096ce:	d110      	bne.n	80096f2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80096d6:	2208      	movs	r2, #8
 80096d8:	4619      	mov	r1, r3
 80096da:	6a38      	ldr	r0, [r7, #32]
 80096dc:	f00b f964 	bl	80149a8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	695a      	ldr	r2, [r3, #20]
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	091b      	lsrs	r3, r3, #4
 80096e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80096ec:	441a      	add	r2, r3
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	699a      	ldr	r2, [r3, #24]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f042 0210 	orr.w	r2, r2, #16
 8009700:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4618      	mov	r0, r3
 8009708:	f00b fae2 	bl	8014cd0 <USB_ReadInterrupts>
 800970c:	4603      	mov	r3, r0
 800970e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009712:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009716:	f040 80a7 	bne.w	8009868 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800971a:	2300      	movs	r3, #0
 800971c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	4618      	mov	r0, r3
 8009724:	f00b fae7 	bl	8014cf6 <USB_ReadDevAllOutEpInterrupt>
 8009728:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800972a:	e099      	b.n	8009860 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800972c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800972e:	f003 0301 	and.w	r3, r3, #1
 8009732:	2b00      	cmp	r3, #0
 8009734:	f000 808e 	beq.w	8009854 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800973e:	b2d2      	uxtb	r2, r2
 8009740:	4611      	mov	r1, r2
 8009742:	4618      	mov	r0, r3
 8009744:	f00b fb0b 	bl	8014d5e <USB_ReadDevOutEPInterrupt>
 8009748:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	f003 0301 	and.w	r3, r3, #1
 8009750:	2b00      	cmp	r3, #0
 8009752:	d00c      	beq.n	800976e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009756:	015a      	lsls	r2, r3, #5
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	4413      	add	r3, r2
 800975c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009760:	461a      	mov	r2, r3
 8009762:	2301      	movs	r3, #1
 8009764:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009766:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fed1 	bl	800a510 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	f003 0308 	and.w	r3, r3, #8
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00c      	beq.n	8009792 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977a:	015a      	lsls	r2, r3, #5
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	4413      	add	r3, r2
 8009780:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009784:	461a      	mov	r2, r3
 8009786:	2308      	movs	r3, #8
 8009788:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800978a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f000 ffa7 	bl	800a6e0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	f003 0310 	and.w	r3, r3, #16
 8009798:	2b00      	cmp	r3, #0
 800979a:	d008      	beq.n	80097ae <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800979c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800979e:	015a      	lsls	r2, r3, #5
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	4413      	add	r3, r2
 80097a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097a8:	461a      	mov	r2, r3
 80097aa:	2310      	movs	r3, #16
 80097ac:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	f003 0302 	and.w	r3, r3, #2
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d030      	beq.n	800981a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80097b8:	6a3b      	ldr	r3, [r7, #32]
 80097ba:	695b      	ldr	r3, [r3, #20]
 80097bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097c0:	2b80      	cmp	r3, #128	; 0x80
 80097c2:	d109      	bne.n	80097d8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80097c4:	69fb      	ldr	r3, [r7, #28]
 80097c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ca:	685b      	ldr	r3, [r3, #4]
 80097cc:	69fa      	ldr	r2, [r7, #28]
 80097ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80097d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097d6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80097d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097da:	4613      	mov	r3, r2
 80097dc:	00db      	lsls	r3, r3, #3
 80097de:	4413      	add	r3, r2
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	4413      	add	r3, r2
 80097ea:	3304      	adds	r3, #4
 80097ec:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	78db      	ldrb	r3, [r3, #3]
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d108      	bne.n	8009808 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	2200      	movs	r2, #0
 80097fa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80097fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	4619      	mov	r1, r3
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f00e f928 	bl	8017a58 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980a:	015a      	lsls	r2, r3, #5
 800980c:	69fb      	ldr	r3, [r7, #28]
 800980e:	4413      	add	r3, r2
 8009810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009814:	461a      	mov	r2, r3
 8009816:	2302      	movs	r3, #2
 8009818:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	f003 0320 	and.w	r3, r3, #32
 8009820:	2b00      	cmp	r3, #0
 8009822:	d008      	beq.n	8009836 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009826:	015a      	lsls	r2, r3, #5
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	4413      	add	r3, r2
 800982c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009830:	461a      	mov	r2, r3
 8009832:	2320      	movs	r3, #32
 8009834:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800983c:	2b00      	cmp	r3, #0
 800983e:	d009      	beq.n	8009854 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009842:	015a      	lsls	r2, r3, #5
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	4413      	add	r3, r2
 8009848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800984c:	461a      	mov	r2, r3
 800984e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009852:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009856:	3301      	adds	r3, #1
 8009858:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800985a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800985c:	085b      	lsrs	r3, r3, #1
 800985e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009862:	2b00      	cmp	r3, #0
 8009864:	f47f af62 	bne.w	800972c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4618      	mov	r0, r3
 800986e:	f00b fa2f 	bl	8014cd0 <USB_ReadInterrupts>
 8009872:	4603      	mov	r3, r0
 8009874:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009878:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800987c:	f040 80db 	bne.w	8009a36 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4618      	mov	r0, r3
 8009886:	f00b fa50 	bl	8014d2a <USB_ReadDevAllInEpInterrupt>
 800988a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800988c:	2300      	movs	r3, #0
 800988e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009890:	e0cd      	b.n	8009a2e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009894:	f003 0301 	and.w	r3, r3, #1
 8009898:	2b00      	cmp	r3, #0
 800989a:	f000 80c2 	beq.w	8009a22 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098a4:	b2d2      	uxtb	r2, r2
 80098a6:	4611      	mov	r1, r2
 80098a8:	4618      	mov	r0, r3
 80098aa:	f00b fa76 	bl	8014d9a <USB_ReadDevInEPInterrupt>
 80098ae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	f003 0301 	and.w	r3, r3, #1
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d057      	beq.n	800996a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80098ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098bc:	f003 030f 	and.w	r3, r3, #15
 80098c0:	2201      	movs	r2, #1
 80098c2:	fa02 f303 	lsl.w	r3, r2, r3
 80098c6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	43db      	mvns	r3, r3
 80098d4:	69f9      	ldr	r1, [r7, #28]
 80098d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80098da:	4013      	ands	r3, r2
 80098dc:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80098de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e0:	015a      	lsls	r2, r3, #5
 80098e2:	69fb      	ldr	r3, [r7, #28]
 80098e4:	4413      	add	r3, r2
 80098e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098ea:	461a      	mov	r2, r3
 80098ec:	2301      	movs	r3, #1
 80098ee:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	68db      	ldr	r3, [r3, #12]
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d132      	bne.n	800995e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80098f8:	6879      	ldr	r1, [r7, #4]
 80098fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098fc:	4613      	mov	r3, r2
 80098fe:	00db      	lsls	r3, r3, #3
 8009900:	4413      	add	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	440b      	add	r3, r1
 8009906:	3348      	adds	r3, #72	; 0x48
 8009908:	6819      	ldr	r1, [r3, #0]
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800990e:	4613      	mov	r3, r2
 8009910:	00db      	lsls	r3, r3, #3
 8009912:	4413      	add	r3, r2
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	4403      	add	r3, r0
 8009918:	3344      	adds	r3, #68	; 0x44
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4419      	add	r1, r3
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009922:	4613      	mov	r3, r2
 8009924:	00db      	lsls	r3, r3, #3
 8009926:	4413      	add	r3, r2
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	4403      	add	r3, r0
 800992c:	3348      	adds	r3, #72	; 0x48
 800992e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009932:	2b00      	cmp	r3, #0
 8009934:	d113      	bne.n	800995e <HAL_PCD_IRQHandler+0x3a2>
 8009936:	6879      	ldr	r1, [r7, #4]
 8009938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800993a:	4613      	mov	r3, r2
 800993c:	00db      	lsls	r3, r3, #3
 800993e:	4413      	add	r3, r2
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	440b      	add	r3, r1
 8009944:	334c      	adds	r3, #76	; 0x4c
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d108      	bne.n	800995e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6818      	ldr	r0, [r3, #0]
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009956:	461a      	mov	r2, r3
 8009958:	2101      	movs	r1, #1
 800995a:	f00b fa7f 	bl	8014e5c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800995e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009960:	b2db      	uxtb	r3, r3
 8009962:	4619      	mov	r1, r3
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f00d fff2 	bl	801794e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	f003 0308 	and.w	r3, r3, #8
 8009970:	2b00      	cmp	r3, #0
 8009972:	d008      	beq.n	8009986 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009976:	015a      	lsls	r2, r3, #5
 8009978:	69fb      	ldr	r3, [r7, #28]
 800997a:	4413      	add	r3, r2
 800997c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009980:	461a      	mov	r2, r3
 8009982:	2308      	movs	r3, #8
 8009984:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	f003 0310 	and.w	r3, r3, #16
 800998c:	2b00      	cmp	r3, #0
 800998e:	d008      	beq.n	80099a2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009992:	015a      	lsls	r2, r3, #5
 8009994:	69fb      	ldr	r3, [r7, #28]
 8009996:	4413      	add	r3, r2
 8009998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800999c:	461a      	mov	r2, r3
 800999e:	2310      	movs	r3, #16
 80099a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d008      	beq.n	80099be <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80099ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ae:	015a      	lsls	r2, r3, #5
 80099b0:	69fb      	ldr	r3, [r7, #28]
 80099b2:	4413      	add	r3, r2
 80099b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099b8:	461a      	mov	r2, r3
 80099ba:	2340      	movs	r3, #64	; 0x40
 80099bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80099be:	693b      	ldr	r3, [r7, #16]
 80099c0:	f003 0302 	and.w	r3, r3, #2
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d023      	beq.n	8009a10 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80099c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099ca:	6a38      	ldr	r0, [r7, #32]
 80099cc:	f00a fa5e 	bl	8013e8c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80099d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099d2:	4613      	mov	r3, r2
 80099d4:	00db      	lsls	r3, r3, #3
 80099d6:	4413      	add	r3, r2
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	3338      	adds	r3, #56	; 0x38
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	4413      	add	r3, r2
 80099e0:	3304      	adds	r3, #4
 80099e2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	78db      	ldrb	r3, [r3, #3]
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d108      	bne.n	80099fe <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	2200      	movs	r2, #0
 80099f0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80099f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	4619      	mov	r1, r3
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f00e f83f 	bl	8017a7c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80099fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a00:	015a      	lsls	r2, r3, #5
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	4413      	add	r3, r2
 8009a06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	2302      	movs	r3, #2
 8009a0e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d003      	beq.n	8009a22 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009a1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 fcea 	bl	800a3f6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a24:	3301      	adds	r3, #1
 8009a26:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2a:	085b      	lsrs	r3, r3, #1
 8009a2c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	f47f af2e 	bne.w	8009892 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f00b f948 	bl	8014cd0 <USB_ReadInterrupts>
 8009a40:	4603      	mov	r3, r0
 8009a42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009a46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009a4a:	d122      	bne.n	8009a92 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	69fa      	ldr	r2, [r7, #28]
 8009a56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a5a:	f023 0301 	bic.w	r3, r3, #1
 8009a5e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d108      	bne.n	8009a7c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009a72:	2100      	movs	r1, #0
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fef5 	bl	800a864 <HAL_PCDEx_LPM_Callback>
 8009a7a:	e002      	b.n	8009a82 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f00d ffdd 	bl	8017a3c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	695a      	ldr	r2, [r3, #20]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009a90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4618      	mov	r0, r3
 8009a98:	f00b f91a 	bl	8014cd0 <USB_ReadInterrupts>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009aa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009aa6:	d112      	bne.n	8009ace <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009aa8:	69fb      	ldr	r3, [r7, #28]
 8009aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	f003 0301 	and.w	r3, r3, #1
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d102      	bne.n	8009abe <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f00d ff99 	bl	80179f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	695a      	ldr	r2, [r3, #20]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009acc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f00b f8fc 	bl	8014cd0 <USB_ReadInterrupts>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009ade:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009ae2:	d121      	bne.n	8009b28 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	695a      	ldr	r2, [r3, #20]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8009af2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d111      	bne.n	8009b22 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2201      	movs	r2, #1
 8009b02:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b0c:	089b      	lsrs	r3, r3, #2
 8009b0e:	f003 020f 	and.w	r2, r3, #15
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009b18:	2101      	movs	r1, #1
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 fea2 	bl	800a864 <HAL_PCDEx_LPM_Callback>
 8009b20:	e002      	b.n	8009b28 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f00d ff64 	bl	80179f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f00b f8cf 	bl	8014cd0 <USB_ReadInterrupts>
 8009b32:	4603      	mov	r3, r0
 8009b34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b3c:	f040 80b7 	bne.w	8009cae <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009b40:	69fb      	ldr	r3, [r7, #28]
 8009b42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b46:	685b      	ldr	r3, [r3, #4]
 8009b48:	69fa      	ldr	r2, [r7, #28]
 8009b4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b4e:	f023 0301 	bic.w	r3, r3, #1
 8009b52:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2110      	movs	r1, #16
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f00a f996 	bl	8013e8c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b60:	2300      	movs	r3, #0
 8009b62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b64:	e046      	b.n	8009bf4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b68:	015a      	lsls	r2, r3, #5
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b72:	461a      	mov	r2, r3
 8009b74:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009b78:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b7c:	015a      	lsls	r2, r3, #5
 8009b7e:	69fb      	ldr	r3, [r7, #28]
 8009b80:	4413      	add	r3, r2
 8009b82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b8a:	0151      	lsls	r1, r2, #5
 8009b8c:	69fa      	ldr	r2, [r7, #28]
 8009b8e:	440a      	add	r2, r1
 8009b90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b94:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b98:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b9c:	015a      	lsls	r2, r3, #5
 8009b9e:	69fb      	ldr	r3, [r7, #28]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ba6:	461a      	mov	r2, r3
 8009ba8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009bac:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bb0:	015a      	lsls	r2, r3, #5
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	4413      	add	r3, r2
 8009bb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bbe:	0151      	lsls	r1, r2, #5
 8009bc0:	69fa      	ldr	r2, [r7, #28]
 8009bc2:	440a      	add	r2, r1
 8009bc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009bc8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009bcc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bd0:	015a      	lsls	r2, r3, #5
 8009bd2:	69fb      	ldr	r3, [r7, #28]
 8009bd4:	4413      	add	r3, r2
 8009bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bde:	0151      	lsls	r1, r2, #5
 8009be0:	69fa      	ldr	r2, [r7, #28]
 8009be2:	440a      	add	r2, r1
 8009be4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009be8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009bec:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d3b3      	bcc.n	8009b66 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009bfe:	69fb      	ldr	r3, [r7, #28]
 8009c00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c04:	69db      	ldr	r3, [r3, #28]
 8009c06:	69fa      	ldr	r2, [r7, #28]
 8009c08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c0c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009c10:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d016      	beq.n	8009c48 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009c1a:	69fb      	ldr	r3, [r7, #28]
 8009c1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c24:	69fa      	ldr	r2, [r7, #28]
 8009c26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c2a:	f043 030b 	orr.w	r3, r3, #11
 8009c2e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009c32:	69fb      	ldr	r3, [r7, #28]
 8009c34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c3a:	69fa      	ldr	r2, [r7, #28]
 8009c3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c40:	f043 030b 	orr.w	r3, r3, #11
 8009c44:	6453      	str	r3, [r2, #68]	; 0x44
 8009c46:	e015      	b.n	8009c74 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009c48:	69fb      	ldr	r3, [r7, #28]
 8009c4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c4e:	695a      	ldr	r2, [r3, #20]
 8009c50:	69fb      	ldr	r3, [r7, #28]
 8009c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c56:	4619      	mov	r1, r3
 8009c58:	f242 032b 	movw	r3, #8235	; 0x202b
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c66:	691b      	ldr	r3, [r3, #16]
 8009c68:	69fa      	ldr	r2, [r7, #28]
 8009c6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c6e:	f043 030b 	orr.w	r3, r3, #11
 8009c72:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009c74:	69fb      	ldr	r3, [r7, #28]
 8009c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	69fa      	ldr	r2, [r7, #28]
 8009c7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c82:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009c86:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6818      	ldr	r0, [r3, #0]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	68db      	ldr	r3, [r3, #12]
 8009c90:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009c98:	461a      	mov	r2, r3
 8009c9a:	f00b f8df 	bl	8014e5c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	695a      	ldr	r2, [r3, #20]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009cac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f00b f80c 	bl	8014cd0 <USB_ReadInterrupts>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009cbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009cc2:	d124      	bne.n	8009d0e <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f00b f8a3 	bl	8014e14 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f00a f957 	bl	8013f86 <USB_GetDevSpeed>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	461a      	mov	r2, r3
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681c      	ldr	r4, [r3, #0]
 8009ce4:	f001 fd88 	bl	800b7f8 <HAL_RCC_GetHCLKFreq>
 8009ce8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	f009 fe5c 	bl	80139b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f00d fe50 	bl	801799e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	695a      	ldr	r2, [r3, #20]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009d0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4618      	mov	r0, r3
 8009d14:	f00a ffdc 	bl	8014cd0 <USB_ReadInterrupts>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	f003 0308 	and.w	r3, r3, #8
 8009d1e:	2b08      	cmp	r3, #8
 8009d20:	d10a      	bne.n	8009d38 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f00d fe2d 	bl	8017982 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	695a      	ldr	r2, [r3, #20]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f002 0208 	and.w	r2, r2, #8
 8009d36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f00a ffc7 	bl	8014cd0 <USB_ReadInterrupts>
 8009d42:	4603      	mov	r3, r0
 8009d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d48:	2b80      	cmp	r3, #128	; 0x80
 8009d4a:	d122      	bne.n	8009d92 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009d54:	6a3b      	ldr	r3, [r7, #32]
 8009d56:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d58:	2301      	movs	r3, #1
 8009d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8009d5c:	e014      	b.n	8009d88 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009d5e:	6879      	ldr	r1, [r7, #4]
 8009d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d62:	4613      	mov	r3, r2
 8009d64:	00db      	lsls	r3, r3, #3
 8009d66:	4413      	add	r3, r2
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	440b      	add	r3, r1
 8009d6c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d105      	bne.n	8009d82 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d78:	b2db      	uxtb	r3, r3
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f000 fb09 	bl	800a394 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d84:	3301      	adds	r3, #1
 8009d86:	627b      	str	r3, [r7, #36]	; 0x24
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	685b      	ldr	r3, [r3, #4]
 8009d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	d3e5      	bcc.n	8009d5e <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f00a ff9a 	bl	8014cd0 <USB_ReadInterrupts>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009da2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009da6:	d13b      	bne.n	8009e20 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009da8:	2301      	movs	r3, #1
 8009daa:	627b      	str	r3, [r7, #36]	; 0x24
 8009dac:	e02b      	b.n	8009e06 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db0:	015a      	lsls	r2, r3, #5
 8009db2:	69fb      	ldr	r3, [r7, #28]
 8009db4:	4413      	add	r3, r2
 8009db6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009dbe:	6879      	ldr	r1, [r7, #4]
 8009dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dc2:	4613      	mov	r3, r2
 8009dc4:	00db      	lsls	r3, r3, #3
 8009dc6:	4413      	add	r3, r2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	440b      	add	r3, r1
 8009dcc:	3340      	adds	r3, #64	; 0x40
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d115      	bne.n	8009e00 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009dd4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	da12      	bge.n	8009e00 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009dda:	6879      	ldr	r1, [r7, #4]
 8009ddc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dde:	4613      	mov	r3, r2
 8009de0:	00db      	lsls	r3, r3, #3
 8009de2:	4413      	add	r3, r2
 8009de4:	009b      	lsls	r3, r3, #2
 8009de6:	440b      	add	r3, r1
 8009de8:	333f      	adds	r3, #63	; 0x3f
 8009dea:	2201      	movs	r2, #1
 8009dec:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	4619      	mov	r1, r3
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 faca 	bl	800a394 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e02:	3301      	adds	r3, #1
 8009e04:	627b      	str	r3, [r7, #36]	; 0x24
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d3ce      	bcc.n	8009dae <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	695a      	ldr	r2, [r3, #20]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009e1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f00a ff53 	bl	8014cd0 <USB_ReadInterrupts>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009e30:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e34:	d155      	bne.n	8009ee2 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009e36:	2301      	movs	r3, #1
 8009e38:	627b      	str	r3, [r7, #36]	; 0x24
 8009e3a:	e045      	b.n	8009ec8 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e3e:	015a      	lsls	r2, r3, #5
 8009e40:	69fb      	ldr	r3, [r7, #28]
 8009e42:	4413      	add	r3, r2
 8009e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009e4c:	6879      	ldr	r1, [r7, #4]
 8009e4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e50:	4613      	mov	r3, r2
 8009e52:	00db      	lsls	r3, r3, #3
 8009e54:	4413      	add	r3, r2
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	440b      	add	r3, r1
 8009e5a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d12e      	bne.n	8009ec2 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009e64:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	da2b      	bge.n	8009ec2 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8009e6a:	69bb      	ldr	r3, [r7, #24]
 8009e6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8009e76:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d121      	bne.n	8009ec2 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009e7e:	6879      	ldr	r1, [r7, #4]
 8009e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e82:	4613      	mov	r3, r2
 8009e84:	00db      	lsls	r3, r3, #3
 8009e86:	4413      	add	r3, r2
 8009e88:	009b      	lsls	r3, r3, #2
 8009e8a:	440b      	add	r3, r1
 8009e8c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009e90:	2201      	movs	r2, #1
 8009e92:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009e94:	6a3b      	ldr	r3, [r7, #32]
 8009e96:	699b      	ldr	r3, [r3, #24]
 8009e98:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009e9c:	6a3b      	ldr	r3, [r7, #32]
 8009e9e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009ea0:	6a3b      	ldr	r3, [r7, #32]
 8009ea2:	695b      	ldr	r3, [r3, #20]
 8009ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d10a      	bne.n	8009ec2 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	69fa      	ldr	r2, [r7, #28]
 8009eb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009eba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009ebe:	6053      	str	r3, [r2, #4]
            break;
 8009ec0:	e007      	b.n	8009ed2 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d3b4      	bcc.n	8009e3c <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	695a      	ldr	r2, [r3, #20]
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009ee0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f00a fef2 	bl	8014cd0 <USB_ReadInterrupts>
 8009eec:	4603      	mov	r3, r0
 8009eee:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ef6:	d10a      	bne.n	8009f0e <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f00d fdd1 	bl	8017aa0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	695a      	ldr	r2, [r3, #20]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009f0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4618      	mov	r0, r3
 8009f14:	f00a fedc 	bl	8014cd0 <USB_ReadInterrupts>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	f003 0304 	and.w	r3, r3, #4
 8009f1e:	2b04      	cmp	r3, #4
 8009f20:	d115      	bne.n	8009f4e <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	f003 0304 	and.w	r3, r3, #4
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d002      	beq.n	8009f3a <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f00d fdc1 	bl	8017abc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	6859      	ldr	r1, [r3, #4]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	69ba      	ldr	r2, [r7, #24]
 8009f46:	430a      	orrs	r2, r1
 8009f48:	605a      	str	r2, [r3, #4]
 8009f4a:	e000      	b.n	8009f4e <HAL_PCD_IRQHandler+0x992>
      return;
 8009f4c:	bf00      	nop
    }
  }
}
 8009f4e:	3734      	adds	r7, #52	; 0x34
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd90      	pop	{r4, r7, pc}

08009f54 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d101      	bne.n	8009f6e <HAL_PCD_SetAddress+0x1a>
 8009f6a:	2302      	movs	r3, #2
 8009f6c:	e013      	b.n	8009f96 <HAL_PCD_SetAddress+0x42>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2201      	movs	r2, #1
 8009f72:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	78fa      	ldrb	r2, [r7, #3]
 8009f7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	78fa      	ldrb	r2, [r7, #3]
 8009f84:	4611      	mov	r1, r2
 8009f86:	4618      	mov	r0, r3
 8009f88:	f00a fe3a 	bl	8014c00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009f94:	2300      	movs	r3, #0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3708      	adds	r7, #8
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}

08009f9e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009f9e:	b580      	push	{r7, lr}
 8009fa0:	b084      	sub	sp, #16
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
 8009fa6:	4608      	mov	r0, r1
 8009fa8:	4611      	mov	r1, r2
 8009faa:	461a      	mov	r2, r3
 8009fac:	4603      	mov	r3, r0
 8009fae:	70fb      	strb	r3, [r7, #3]
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	803b      	strh	r3, [r7, #0]
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009fb8:	2300      	movs	r3, #0
 8009fba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009fbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	da0f      	bge.n	8009fe4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009fc4:	78fb      	ldrb	r3, [r7, #3]
 8009fc6:	f003 020f 	and.w	r2, r3, #15
 8009fca:	4613      	mov	r3, r2
 8009fcc:	00db      	lsls	r3, r3, #3
 8009fce:	4413      	add	r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	3338      	adds	r3, #56	; 0x38
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	3304      	adds	r3, #4
 8009fda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	705a      	strb	r2, [r3, #1]
 8009fe2:	e00f      	b.n	800a004 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009fe4:	78fb      	ldrb	r3, [r7, #3]
 8009fe6:	f003 020f 	and.w	r2, r3, #15
 8009fea:	4613      	mov	r3, r2
 8009fec:	00db      	lsls	r3, r3, #3
 8009fee:	4413      	add	r3, r2
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	4413      	add	r3, r2
 8009ffa:	3304      	adds	r3, #4
 8009ffc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	2200      	movs	r2, #0
 800a002:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a004:	78fb      	ldrb	r3, [r7, #3]
 800a006:	f003 030f 	and.w	r3, r3, #15
 800a00a:	b2da      	uxtb	r2, r3
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a010:	883a      	ldrh	r2, [r7, #0]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	78ba      	ldrb	r2, [r7, #2]
 800a01a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	785b      	ldrb	r3, [r3, #1]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d004      	beq.n	800a02e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	b29a      	uxth	r2, r3
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a02e:	78bb      	ldrb	r3, [r7, #2]
 800a030:	2b02      	cmp	r3, #2
 800a032:	d102      	bne.n	800a03a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2200      	movs	r2, #0
 800a038:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a040:	2b01      	cmp	r3, #1
 800a042:	d101      	bne.n	800a048 <HAL_PCD_EP_Open+0xaa>
 800a044:	2302      	movs	r3, #2
 800a046:	e00e      	b.n	800a066 <HAL_PCD_EP_Open+0xc8>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2201      	movs	r2, #1
 800a04c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	68f9      	ldr	r1, [r7, #12]
 800a056:	4618      	mov	r0, r3
 800a058:	f009 ffba 	bl	8013fd0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2200      	movs	r2, #0
 800a060:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800a064:	7afb      	ldrb	r3, [r7, #11]
}
 800a066:	4618      	mov	r0, r3
 800a068:	3710      	adds	r7, #16
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}

0800a06e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a06e:	b580      	push	{r7, lr}
 800a070:	b084      	sub	sp, #16
 800a072:	af00      	add	r7, sp, #0
 800a074:	6078      	str	r0, [r7, #4]
 800a076:	460b      	mov	r3, r1
 800a078:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a07a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	da0f      	bge.n	800a0a2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a082:	78fb      	ldrb	r3, [r7, #3]
 800a084:	f003 020f 	and.w	r2, r3, #15
 800a088:	4613      	mov	r3, r2
 800a08a:	00db      	lsls	r3, r3, #3
 800a08c:	4413      	add	r3, r2
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	3338      	adds	r3, #56	; 0x38
 800a092:	687a      	ldr	r2, [r7, #4]
 800a094:	4413      	add	r3, r2
 800a096:	3304      	adds	r3, #4
 800a098:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2201      	movs	r2, #1
 800a09e:	705a      	strb	r2, [r3, #1]
 800a0a0:	e00f      	b.n	800a0c2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a0a2:	78fb      	ldrb	r3, [r7, #3]
 800a0a4:	f003 020f 	and.w	r2, r3, #15
 800a0a8:	4613      	mov	r3, r2
 800a0aa:	00db      	lsls	r3, r3, #3
 800a0ac:	4413      	add	r3, r2
 800a0ae:	009b      	lsls	r3, r3, #2
 800a0b0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	4413      	add	r3, r2
 800a0b8:	3304      	adds	r3, #4
 800a0ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a0c2:	78fb      	ldrb	r3, [r7, #3]
 800a0c4:	f003 030f 	and.w	r3, r3, #15
 800a0c8:	b2da      	uxtb	r2, r3
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d101      	bne.n	800a0dc <HAL_PCD_EP_Close+0x6e>
 800a0d8:	2302      	movs	r3, #2
 800a0da:	e00e      	b.n	800a0fa <HAL_PCD_EP_Close+0x8c>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2201      	movs	r2, #1
 800a0e0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	68f9      	ldr	r1, [r7, #12]
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	f009 fff8 	bl	80140e0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800a0f8:	2300      	movs	r3, #0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3710      	adds	r7, #16
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}

0800a102 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a102:	b580      	push	{r7, lr}
 800a104:	b086      	sub	sp, #24
 800a106:	af00      	add	r7, sp, #0
 800a108:	60f8      	str	r0, [r7, #12]
 800a10a:	607a      	str	r2, [r7, #4]
 800a10c:	603b      	str	r3, [r7, #0]
 800a10e:	460b      	mov	r3, r1
 800a110:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a112:	7afb      	ldrb	r3, [r7, #11]
 800a114:	f003 020f 	and.w	r2, r3, #15
 800a118:	4613      	mov	r3, r2
 800a11a:	00db      	lsls	r3, r3, #3
 800a11c:	4413      	add	r3, r2
 800a11e:	009b      	lsls	r3, r3, #2
 800a120:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	4413      	add	r3, r2
 800a128:	3304      	adds	r3, #4
 800a12a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	683a      	ldr	r2, [r7, #0]
 800a136:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	2200      	movs	r2, #0
 800a13c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	2200      	movs	r2, #0
 800a142:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a144:	7afb      	ldrb	r3, [r7, #11]
 800a146:	f003 030f 	and.w	r3, r3, #15
 800a14a:	b2da      	uxtb	r2, r3
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	68db      	ldr	r3, [r3, #12]
 800a154:	2b01      	cmp	r3, #1
 800a156:	d102      	bne.n	800a15e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a158:	687a      	ldr	r2, [r7, #4]
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	6818      	ldr	r0, [r3, #0]
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	b2db      	uxtb	r3, r3
 800a168:	461a      	mov	r2, r3
 800a16a:	6979      	ldr	r1, [r7, #20]
 800a16c:	f00a f894 	bl	8014298 <USB_EPStartXfer>

  return HAL_OK;
 800a170:	2300      	movs	r3, #0
}
 800a172:	4618      	mov	r0, r3
 800a174:	3718      	adds	r7, #24
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}

0800a17a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a17a:	b480      	push	{r7}
 800a17c:	b083      	sub	sp, #12
 800a17e:	af00      	add	r7, sp, #0
 800a180:	6078      	str	r0, [r7, #4]
 800a182:	460b      	mov	r3, r1
 800a184:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a186:	78fb      	ldrb	r3, [r7, #3]
 800a188:	f003 020f 	and.w	r2, r3, #15
 800a18c:	6879      	ldr	r1, [r7, #4]
 800a18e:	4613      	mov	r3, r2
 800a190:	00db      	lsls	r3, r3, #3
 800a192:	4413      	add	r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	440b      	add	r3, r1
 800a198:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800a19c:	681b      	ldr	r3, [r3, #0]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	370c      	adds	r7, #12
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a8:	4770      	bx	lr

0800a1aa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b086      	sub	sp, #24
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	60f8      	str	r0, [r7, #12]
 800a1b2:	607a      	str	r2, [r7, #4]
 800a1b4:	603b      	str	r3, [r7, #0]
 800a1b6:	460b      	mov	r3, r1
 800a1b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1ba:	7afb      	ldrb	r3, [r7, #11]
 800a1bc:	f003 020f 	and.w	r2, r3, #15
 800a1c0:	4613      	mov	r3, r2
 800a1c2:	00db      	lsls	r3, r3, #3
 800a1c4:	4413      	add	r3, r2
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	3338      	adds	r3, #56	; 0x38
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	3304      	adds	r3, #4
 800a1d0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	683a      	ldr	r2, [r7, #0]
 800a1dc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a1ea:	7afb      	ldrb	r3, [r7, #11]
 800a1ec:	f003 030f 	and.w	r3, r3, #15
 800a1f0:	b2da      	uxtb	r2, r3
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	d102      	bne.n	800a204 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6818      	ldr	r0, [r3, #0]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	461a      	mov	r2, r3
 800a210:	6979      	ldr	r1, [r7, #20]
 800a212:	f00a f841 	bl	8014298 <USB_EPStartXfer>

  return HAL_OK;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3718      	adds	r7, #24
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	460b      	mov	r3, r1
 800a22a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a22c:	78fb      	ldrb	r3, [r7, #3]
 800a22e:	f003 020f 	and.w	r2, r3, #15
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	429a      	cmp	r2, r3
 800a238:	d901      	bls.n	800a23e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	e050      	b.n	800a2e0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a23e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a242:	2b00      	cmp	r3, #0
 800a244:	da0f      	bge.n	800a266 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a246:	78fb      	ldrb	r3, [r7, #3]
 800a248:	f003 020f 	and.w	r2, r3, #15
 800a24c:	4613      	mov	r3, r2
 800a24e:	00db      	lsls	r3, r3, #3
 800a250:	4413      	add	r3, r2
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	3338      	adds	r3, #56	; 0x38
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	4413      	add	r3, r2
 800a25a:	3304      	adds	r3, #4
 800a25c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2201      	movs	r2, #1
 800a262:	705a      	strb	r2, [r3, #1]
 800a264:	e00d      	b.n	800a282 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a266:	78fa      	ldrb	r2, [r7, #3]
 800a268:	4613      	mov	r3, r2
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	4413      	add	r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	4413      	add	r3, r2
 800a278:	3304      	adds	r3, #4
 800a27a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2200      	movs	r2, #0
 800a280:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2201      	movs	r2, #1
 800a286:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a288:	78fb      	ldrb	r3, [r7, #3]
 800a28a:	f003 030f 	and.w	r3, r3, #15
 800a28e:	b2da      	uxtb	r2, r3
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a29a:	2b01      	cmp	r3, #1
 800a29c:	d101      	bne.n	800a2a2 <HAL_PCD_EP_SetStall+0x82>
 800a29e:	2302      	movs	r3, #2
 800a2a0:	e01e      	b.n	800a2e0 <HAL_PCD_EP_SetStall+0xc0>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	68f9      	ldr	r1, [r7, #12]
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f00a fbd1 	bl	8014a58 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a2b6:	78fb      	ldrb	r3, [r7, #3]
 800a2b8:	f003 030f 	and.w	r3, r3, #15
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d10a      	bne.n	800a2d6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6818      	ldr	r0, [r3, #0]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	68db      	ldr	r3, [r3, #12]
 800a2c8:	b2d9      	uxtb	r1, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a2d0:	461a      	mov	r2, r3
 800a2d2:	f00a fdc3 	bl	8014e5c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a2de:	2300      	movs	r3, #0
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3710      	adds	r7, #16
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	460b      	mov	r3, r1
 800a2f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a2f4:	78fb      	ldrb	r3, [r7, #3]
 800a2f6:	f003 020f 	and.w	r2, r3, #15
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d901      	bls.n	800a306 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a302:	2301      	movs	r3, #1
 800a304:	e042      	b.n	800a38c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a306:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	da0f      	bge.n	800a32e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a30e:	78fb      	ldrb	r3, [r7, #3]
 800a310:	f003 020f 	and.w	r2, r3, #15
 800a314:	4613      	mov	r3, r2
 800a316:	00db      	lsls	r3, r3, #3
 800a318:	4413      	add	r3, r2
 800a31a:	009b      	lsls	r3, r3, #2
 800a31c:	3338      	adds	r3, #56	; 0x38
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	4413      	add	r3, r2
 800a322:	3304      	adds	r3, #4
 800a324:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2201      	movs	r2, #1
 800a32a:	705a      	strb	r2, [r3, #1]
 800a32c:	e00f      	b.n	800a34e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a32e:	78fb      	ldrb	r3, [r7, #3]
 800a330:	f003 020f 	and.w	r2, r3, #15
 800a334:	4613      	mov	r3, r2
 800a336:	00db      	lsls	r3, r3, #3
 800a338:	4413      	add	r3, r2
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	4413      	add	r3, r2
 800a344:	3304      	adds	r3, #4
 800a346:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	2200      	movs	r2, #0
 800a34c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a354:	78fb      	ldrb	r3, [r7, #3]
 800a356:	f003 030f 	and.w	r3, r3, #15
 800a35a:	b2da      	uxtb	r2, r3
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a366:	2b01      	cmp	r3, #1
 800a368:	d101      	bne.n	800a36e <HAL_PCD_EP_ClrStall+0x86>
 800a36a:	2302      	movs	r3, #2
 800a36c:	e00e      	b.n	800a38c <HAL_PCD_EP_ClrStall+0xa4>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2201      	movs	r2, #1
 800a372:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	68f9      	ldr	r1, [r7, #12]
 800a37c:	4618      	mov	r0, r3
 800a37e:	f00a fbd9 	bl	8014b34 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2200      	movs	r2, #0
 800a386:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3710      	adds	r7, #16
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	460b      	mov	r3, r1
 800a39e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a3a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	da0c      	bge.n	800a3c2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a3a8:	78fb      	ldrb	r3, [r7, #3]
 800a3aa:	f003 020f 	and.w	r2, r3, #15
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	00db      	lsls	r3, r3, #3
 800a3b2:	4413      	add	r3, r2
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	3338      	adds	r3, #56	; 0x38
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	3304      	adds	r3, #4
 800a3be:	60fb      	str	r3, [r7, #12]
 800a3c0:	e00c      	b.n	800a3dc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a3c2:	78fb      	ldrb	r3, [r7, #3]
 800a3c4:	f003 020f 	and.w	r2, r3, #15
 800a3c8:	4613      	mov	r3, r2
 800a3ca:	00db      	lsls	r3, r3, #3
 800a3cc:	4413      	add	r3, r2
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	4413      	add	r3, r2
 800a3d8:	3304      	adds	r3, #4
 800a3da:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	68f9      	ldr	r1, [r7, #12]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f00a f9f8 	bl	80147d8 <USB_EPStopXfer>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a3ec:	7afb      	ldrb	r3, [r7, #11]
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3710      	adds	r7, #16
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b08a      	sub	sp, #40	; 0x28
 800a3fa:	af02      	add	r7, sp, #8
 800a3fc:	6078      	str	r0, [r7, #4]
 800a3fe:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a40a:	683a      	ldr	r2, [r7, #0]
 800a40c:	4613      	mov	r3, r2
 800a40e:	00db      	lsls	r3, r3, #3
 800a410:	4413      	add	r3, r2
 800a412:	009b      	lsls	r3, r3, #2
 800a414:	3338      	adds	r3, #56	; 0x38
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	4413      	add	r3, r2
 800a41a:	3304      	adds	r3, #4
 800a41c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	695a      	ldr	r2, [r3, #20]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	691b      	ldr	r3, [r3, #16]
 800a426:	429a      	cmp	r2, r3
 800a428:	d901      	bls.n	800a42e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e06c      	b.n	800a508 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	691a      	ldr	r2, [r3, #16]
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	695b      	ldr	r3, [r3, #20]
 800a436:	1ad3      	subs	r3, r2, r3
 800a438:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	69fa      	ldr	r2, [r7, #28]
 800a440:	429a      	cmp	r2, r3
 800a442:	d902      	bls.n	800a44a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a44a:	69fb      	ldr	r3, [r7, #28]
 800a44c:	3303      	adds	r3, #3
 800a44e:	089b      	lsrs	r3, r3, #2
 800a450:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a452:	e02b      	b.n	800a4ac <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	691a      	ldr	r2, [r3, #16]
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	695b      	ldr	r3, [r3, #20]
 800a45c:	1ad3      	subs	r3, r2, r3
 800a45e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	69fa      	ldr	r2, [r7, #28]
 800a466:	429a      	cmp	r2, r3
 800a468:	d902      	bls.n	800a470 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	689b      	ldr	r3, [r3, #8]
 800a46e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a470:	69fb      	ldr	r3, [r7, #28]
 800a472:	3303      	adds	r3, #3
 800a474:	089b      	lsrs	r3, r3, #2
 800a476:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	68d9      	ldr	r1, [r3, #12]
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	b2da      	uxtb	r2, r3
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a488:	b2db      	uxtb	r3, r3
 800a48a:	9300      	str	r3, [sp, #0]
 800a48c:	4603      	mov	r3, r0
 800a48e:	6978      	ldr	r0, [r7, #20]
 800a490:	f00a fa4c 	bl	801492c <USB_WritePacket>

    ep->xfer_buff  += len;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	68da      	ldr	r2, [r3, #12]
 800a498:	69fb      	ldr	r3, [r7, #28]
 800a49a:	441a      	add	r2, r3
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	695a      	ldr	r2, [r3, #20]
 800a4a4:	69fb      	ldr	r3, [r7, #28]
 800a4a6:	441a      	add	r2, r3
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	015a      	lsls	r2, r3, #5
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	4413      	add	r3, r2
 800a4b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4b8:	699b      	ldr	r3, [r3, #24]
 800a4ba:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a4bc:	69ba      	ldr	r2, [r7, #24]
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d809      	bhi.n	800a4d6 <PCD_WriteEmptyTxFifo+0xe0>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	695a      	ldr	r2, [r3, #20]
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d203      	bcs.n	800a4d6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	691b      	ldr	r3, [r3, #16]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d1be      	bne.n	800a454 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	691a      	ldr	r2, [r3, #16]
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	695b      	ldr	r3, [r3, #20]
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d811      	bhi.n	800a506 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	f003 030f 	and.w	r3, r3, #15
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ee:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	43db      	mvns	r3, r3
 800a4fc:	6939      	ldr	r1, [r7, #16]
 800a4fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a502:	4013      	ands	r3, r2
 800a504:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a506:	2300      	movs	r3, #0
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3720      	adds	r7, #32
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b088      	sub	sp, #32
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a520:	69fb      	ldr	r3, [r7, #28]
 800a522:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a524:	69fb      	ldr	r3, [r7, #28]
 800a526:	333c      	adds	r3, #60	; 0x3c
 800a528:	3304      	adds	r3, #4
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	015a      	lsls	r2, r3, #5
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	4413      	add	r3, r2
 800a536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a53a:	689b      	ldr	r3, [r3, #8]
 800a53c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	2b01      	cmp	r3, #1
 800a544:	d17b      	bne.n	800a63e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	f003 0308 	and.w	r3, r3, #8
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d015      	beq.n	800a57c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	4a61      	ldr	r2, [pc, #388]	; (800a6d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a554:	4293      	cmp	r3, r2
 800a556:	f240 80b9 	bls.w	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a560:	2b00      	cmp	r3, #0
 800a562:	f000 80b3 	beq.w	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	015a      	lsls	r2, r3, #5
 800a56a:	69bb      	ldr	r3, [r7, #24]
 800a56c:	4413      	add	r3, r2
 800a56e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a572:	461a      	mov	r2, r3
 800a574:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a578:	6093      	str	r3, [r2, #8]
 800a57a:	e0a7      	b.n	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	f003 0320 	and.w	r3, r3, #32
 800a582:	2b00      	cmp	r3, #0
 800a584:	d009      	beq.n	800a59a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	015a      	lsls	r2, r3, #5
 800a58a:	69bb      	ldr	r3, [r7, #24]
 800a58c:	4413      	add	r3, r2
 800a58e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a592:	461a      	mov	r2, r3
 800a594:	2320      	movs	r3, #32
 800a596:	6093      	str	r3, [r2, #8]
 800a598:	e098      	b.n	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f040 8093 	bne.w	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	4a4b      	ldr	r2, [pc, #300]	; (800a6d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d90f      	bls.n	800a5ce <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00a      	beq.n	800a5ce <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	015a      	lsls	r2, r3, #5
 800a5bc:	69bb      	ldr	r3, [r7, #24]
 800a5be:	4413      	add	r3, r2
 800a5c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a5ca:	6093      	str	r3, [r2, #8]
 800a5cc:	e07e      	b.n	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a5ce:	683a      	ldr	r2, [r7, #0]
 800a5d0:	4613      	mov	r3, r2
 800a5d2:	00db      	lsls	r3, r3, #3
 800a5d4:	4413      	add	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	4413      	add	r3, r2
 800a5e0:	3304      	adds	r3, #4
 800a5e2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6a1a      	ldr	r2, [r3, #32]
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	0159      	lsls	r1, r3, #5
 800a5ec:	69bb      	ldr	r3, [r7, #24]
 800a5ee:	440b      	add	r3, r1
 800a5f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5f4:	691b      	ldr	r3, [r3, #16]
 800a5f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5fa:	1ad2      	subs	r2, r2, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d114      	bne.n	800a630 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d109      	bne.n	800a622 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6818      	ldr	r0, [r3, #0]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a618:	461a      	mov	r2, r3
 800a61a:	2101      	movs	r1, #1
 800a61c:	f00a fc1e 	bl	8014e5c <USB_EP0_OutStart>
 800a620:	e006      	b.n	800a630 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	68da      	ldr	r2, [r3, #12]
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	695b      	ldr	r3, [r3, #20]
 800a62a:	441a      	add	r2, r3
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	b2db      	uxtb	r3, r3
 800a634:	4619      	mov	r1, r3
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f00d f96e 	bl	8017918 <HAL_PCD_DataOutStageCallback>
 800a63c:	e046      	b.n	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	4a26      	ldr	r2, [pc, #152]	; (800a6dc <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d124      	bne.n	800a690 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d00a      	beq.n	800a666 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	015a      	lsls	r2, r3, #5
 800a654:	69bb      	ldr	r3, [r7, #24]
 800a656:	4413      	add	r3, r2
 800a658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a65c:	461a      	mov	r2, r3
 800a65e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a662:	6093      	str	r3, [r2, #8]
 800a664:	e032      	b.n	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	f003 0320 	and.w	r3, r3, #32
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d008      	beq.n	800a682 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	015a      	lsls	r2, r3, #5
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	4413      	add	r3, r2
 800a678:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a67c:	461a      	mov	r2, r3
 800a67e:	2320      	movs	r3, #32
 800a680:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	b2db      	uxtb	r3, r3
 800a686:	4619      	mov	r1, r3
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f00d f945 	bl	8017918 <HAL_PCD_DataOutStageCallback>
 800a68e:	e01d      	b.n	800a6cc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d114      	bne.n	800a6c0 <PCD_EP_OutXfrComplete_int+0x1b0>
 800a696:	6879      	ldr	r1, [r7, #4]
 800a698:	683a      	ldr	r2, [r7, #0]
 800a69a:	4613      	mov	r3, r2
 800a69c:	00db      	lsls	r3, r3, #3
 800a69e:	4413      	add	r3, r2
 800a6a0:	009b      	lsls	r3, r3, #2
 800a6a2:	440b      	add	r3, r1
 800a6a4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d108      	bne.n	800a6c0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6818      	ldr	r0, [r3, #0]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	2100      	movs	r1, #0
 800a6bc:	f00a fbce 	bl	8014e5c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	b2db      	uxtb	r3, r3
 800a6c4:	4619      	mov	r1, r3
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f00d f926 	bl	8017918 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3720      	adds	r7, #32
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	4f54300a 	.word	0x4f54300a
 800a6dc:	4f54310a 	.word	0x4f54310a

0800a6e0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	333c      	adds	r3, #60	; 0x3c
 800a6f8:	3304      	adds	r3, #4
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	015a      	lsls	r2, r3, #5
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	4413      	add	r3, r2
 800a706:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	4a15      	ldr	r2, [pc, #84]	; (800a768 <PCD_EP_OutSetupPacket_int+0x88>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d90e      	bls.n	800a734 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d009      	beq.n	800a734 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	015a      	lsls	r2, r3, #5
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	4413      	add	r3, r2
 800a728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a72c:	461a      	mov	r2, r3
 800a72e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a732:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f00d f8dd 	bl	80178f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	4a0a      	ldr	r2, [pc, #40]	; (800a768 <PCD_EP_OutSetupPacket_int+0x88>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d90c      	bls.n	800a75c <PCD_EP_OutSetupPacket_int+0x7c>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	68db      	ldr	r3, [r3, #12]
 800a746:	2b01      	cmp	r3, #1
 800a748:	d108      	bne.n	800a75c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6818      	ldr	r0, [r3, #0]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a754:	461a      	mov	r2, r3
 800a756:	2101      	movs	r1, #1
 800a758:	f00a fb80 	bl	8014e5c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3718      	adds	r7, #24
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	4f54300a 	.word	0x4f54300a

0800a76c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b085      	sub	sp, #20
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	460b      	mov	r3, r1
 800a776:	70fb      	strb	r3, [r7, #3]
 800a778:	4613      	mov	r3, r2
 800a77a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a782:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a784:	78fb      	ldrb	r3, [r7, #3]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d107      	bne.n	800a79a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a78a:	883b      	ldrh	r3, [r7, #0]
 800a78c:	0419      	lsls	r1, r3, #16
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	68ba      	ldr	r2, [r7, #8]
 800a794:	430a      	orrs	r2, r1
 800a796:	629a      	str	r2, [r3, #40]	; 0x28
 800a798:	e028      	b.n	800a7ec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7a0:	0c1b      	lsrs	r3, r3, #16
 800a7a2:	68ba      	ldr	r2, [r7, #8]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	73fb      	strb	r3, [r7, #15]
 800a7ac:	e00d      	b.n	800a7ca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	7bfb      	ldrb	r3, [r7, #15]
 800a7b4:	3340      	adds	r3, #64	; 0x40
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	4413      	add	r3, r2
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	0c1b      	lsrs	r3, r3, #16
 800a7be:	68ba      	ldr	r2, [r7, #8]
 800a7c0:	4413      	add	r3, r2
 800a7c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a7c4:	7bfb      	ldrb	r3, [r7, #15]
 800a7c6:	3301      	adds	r3, #1
 800a7c8:	73fb      	strb	r3, [r7, #15]
 800a7ca:	7bfa      	ldrb	r2, [r7, #15]
 800a7cc:	78fb      	ldrb	r3, [r7, #3]
 800a7ce:	3b01      	subs	r3, #1
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d3ec      	bcc.n	800a7ae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a7d4:	883b      	ldrh	r3, [r7, #0]
 800a7d6:	0418      	lsls	r0, r3, #16
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6819      	ldr	r1, [r3, #0]
 800a7dc:	78fb      	ldrb	r3, [r7, #3]
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	68ba      	ldr	r2, [r7, #8]
 800a7e2:	4302      	orrs	r2, r0
 800a7e4:	3340      	adds	r3, #64	; 0x40
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	440b      	add	r3, r1
 800a7ea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a7ec:	2300      	movs	r3, #0
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3714      	adds	r7, #20
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f8:	4770      	bx	lr

0800a7fa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a7fa:	b480      	push	{r7}
 800a7fc:	b083      	sub	sp, #12
 800a7fe:	af00      	add	r7, sp, #0
 800a800:	6078      	str	r0, [r7, #4]
 800a802:	460b      	mov	r3, r1
 800a804:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	887a      	ldrh	r2, [r7, #2]
 800a80c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a80e:	2300      	movs	r3, #0
}
 800a810:	4618      	mov	r0, r3
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81a:	4770      	bx	lr

0800a81c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b085      	sub	sp, #20
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2201      	movs	r2, #1
 800a82e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	699b      	ldr	r3, [r3, #24]
 800a83e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a84a:	4b05      	ldr	r3, [pc, #20]	; (800a860 <HAL_PCDEx_ActivateLPM+0x44>)
 800a84c:	4313      	orrs	r3, r2
 800a84e:	68fa      	ldr	r2, [r7, #12]
 800a850:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	3714      	adds	r7, #20
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr
 800a860:	10000003 	.word	0x10000003

0800a864 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a864:	b480      	push	{r7}
 800a866:	b083      	sub	sp, #12
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	460b      	mov	r3, r1
 800a86e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a870:	bf00      	nop
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b084      	sub	sp, #16
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a884:	4b19      	ldr	r3, [pc, #100]	; (800a8ec <HAL_PWREx_ConfigSupply+0x70>)
 800a886:	68db      	ldr	r3, [r3, #12]
 800a888:	f003 0304 	and.w	r3, r3, #4
 800a88c:	2b04      	cmp	r3, #4
 800a88e:	d00a      	beq.n	800a8a6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a890:	4b16      	ldr	r3, [pc, #88]	; (800a8ec <HAL_PWREx_ConfigSupply+0x70>)
 800a892:	68db      	ldr	r3, [r3, #12]
 800a894:	f003 0307 	and.w	r3, r3, #7
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	429a      	cmp	r2, r3
 800a89c:	d001      	beq.n	800a8a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	e01f      	b.n	800a8e2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	e01d      	b.n	800a8e2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a8a6:	4b11      	ldr	r3, [pc, #68]	; (800a8ec <HAL_PWREx_ConfigSupply+0x70>)
 800a8a8:	68db      	ldr	r3, [r3, #12]
 800a8aa:	f023 0207 	bic.w	r2, r3, #7
 800a8ae:	490f      	ldr	r1, [pc, #60]	; (800a8ec <HAL_PWREx_ConfigSupply+0x70>)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4313      	orrs	r3, r2
 800a8b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a8b6:	f7f9 fd03 	bl	80042c0 <HAL_GetTick>
 800a8ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a8bc:	e009      	b.n	800a8d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a8be:	f7f9 fcff 	bl	80042c0 <HAL_GetTick>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	1ad3      	subs	r3, r2, r3
 800a8c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a8cc:	d901      	bls.n	800a8d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	e007      	b.n	800a8e2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a8d2:	4b06      	ldr	r3, [pc, #24]	; (800a8ec <HAL_PWREx_ConfigSupply+0x70>)
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a8da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8de:	d1ee      	bne.n	800a8be <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a8e0:	2300      	movs	r3, #0
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3710      	adds	r7, #16
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}
 800a8ea:	bf00      	nop
 800a8ec:	58024800 	.word	0x58024800

0800a8f0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a8f4:	4b05      	ldr	r3, [pc, #20]	; (800a90c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	4a04      	ldr	r2, [pc, #16]	; (800a90c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a8fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a8fe:	60d3      	str	r3, [r2, #12]
}
 800a900:	bf00      	nop
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr
 800a90a:	bf00      	nop
 800a90c:	58024800 	.word	0x58024800

0800a910 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b08c      	sub	sp, #48	; 0x30
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d101      	bne.n	800a922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a91e:	2301      	movs	r3, #1
 800a920:	e3c8      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f003 0301 	and.w	r3, r3, #1
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	f000 8087 	beq.w	800aa3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a930:	4b88      	ldr	r3, [pc, #544]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a932:	691b      	ldr	r3, [r3, #16]
 800a934:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a938:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a93a:	4b86      	ldr	r3, [pc, #536]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a93c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a93e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a942:	2b10      	cmp	r3, #16
 800a944:	d007      	beq.n	800a956 <HAL_RCC_OscConfig+0x46>
 800a946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a948:	2b18      	cmp	r3, #24
 800a94a:	d110      	bne.n	800a96e <HAL_RCC_OscConfig+0x5e>
 800a94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a94e:	f003 0303 	and.w	r3, r3, #3
 800a952:	2b02      	cmp	r3, #2
 800a954:	d10b      	bne.n	800a96e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a956:	4b7f      	ldr	r3, [pc, #508]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d06c      	beq.n	800aa3c <HAL_RCC_OscConfig+0x12c>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d168      	bne.n	800aa3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a96a:	2301      	movs	r3, #1
 800a96c:	e3a2      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	685b      	ldr	r3, [r3, #4]
 800a972:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a976:	d106      	bne.n	800a986 <HAL_RCC_OscConfig+0x76>
 800a978:	4b76      	ldr	r3, [pc, #472]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	4a75      	ldr	r2, [pc, #468]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a97e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a982:	6013      	str	r3, [r2, #0]
 800a984:	e02e      	b.n	800a9e4 <HAL_RCC_OscConfig+0xd4>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d10c      	bne.n	800a9a8 <HAL_RCC_OscConfig+0x98>
 800a98e:	4b71      	ldr	r3, [pc, #452]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a70      	ldr	r2, [pc, #448]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a994:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a998:	6013      	str	r3, [r2, #0]
 800a99a:	4b6e      	ldr	r3, [pc, #440]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4a6d      	ldr	r2, [pc, #436]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a9a4:	6013      	str	r3, [r2, #0]
 800a9a6:	e01d      	b.n	800a9e4 <HAL_RCC_OscConfig+0xd4>
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	685b      	ldr	r3, [r3, #4]
 800a9ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a9b0:	d10c      	bne.n	800a9cc <HAL_RCC_OscConfig+0xbc>
 800a9b2:	4b68      	ldr	r3, [pc, #416]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a67      	ldr	r2, [pc, #412]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a9bc:	6013      	str	r3, [r2, #0]
 800a9be:	4b65      	ldr	r3, [pc, #404]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4a64      	ldr	r2, [pc, #400]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a9c8:	6013      	str	r3, [r2, #0]
 800a9ca:	e00b      	b.n	800a9e4 <HAL_RCC_OscConfig+0xd4>
 800a9cc:	4b61      	ldr	r3, [pc, #388]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a60      	ldr	r2, [pc, #384]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a9d6:	6013      	str	r3, [r2, #0]
 800a9d8:	4b5e      	ldr	r3, [pc, #376]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	4a5d      	ldr	r2, [pc, #372]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800a9de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a9e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	685b      	ldr	r3, [r3, #4]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d013      	beq.n	800aa14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9ec:	f7f9 fc68 	bl	80042c0 <HAL_GetTick>
 800a9f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a9f2:	e008      	b.n	800aa06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a9f4:	f7f9 fc64 	bl	80042c0 <HAL_GetTick>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9fc:	1ad3      	subs	r3, r2, r3
 800a9fe:	2b64      	cmp	r3, #100	; 0x64
 800aa00:	d901      	bls.n	800aa06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800aa02:	2303      	movs	r3, #3
 800aa04:	e356      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800aa06:	4b53      	ldr	r3, [pc, #332]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d0f0      	beq.n	800a9f4 <HAL_RCC_OscConfig+0xe4>
 800aa12:	e014      	b.n	800aa3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa14:	f7f9 fc54 	bl	80042c0 <HAL_GetTick>
 800aa18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800aa1a:	e008      	b.n	800aa2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aa1c:	f7f9 fc50 	bl	80042c0 <HAL_GetTick>
 800aa20:	4602      	mov	r2, r0
 800aa22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa24:	1ad3      	subs	r3, r2, r3
 800aa26:	2b64      	cmp	r3, #100	; 0x64
 800aa28:	d901      	bls.n	800aa2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	e342      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800aa2e:	4b49      	ldr	r3, [pc, #292]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d1f0      	bne.n	800aa1c <HAL_RCC_OscConfig+0x10c>
 800aa3a:	e000      	b.n	800aa3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f003 0302 	and.w	r3, r3, #2
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	f000 808c 	beq.w	800ab64 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa4c:	4b41      	ldr	r3, [pc, #260]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aa4e:	691b      	ldr	r3, [r3, #16]
 800aa50:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aa54:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800aa56:	4b3f      	ldr	r3, [pc, #252]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aa58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa5a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d007      	beq.n	800aa72 <HAL_RCC_OscConfig+0x162>
 800aa62:	6a3b      	ldr	r3, [r7, #32]
 800aa64:	2b18      	cmp	r3, #24
 800aa66:	d137      	bne.n	800aad8 <HAL_RCC_OscConfig+0x1c8>
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	f003 0303 	and.w	r3, r3, #3
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d132      	bne.n	800aad8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aa72:	4b38      	ldr	r3, [pc, #224]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f003 0304 	and.w	r3, r3, #4
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d005      	beq.n	800aa8a <HAL_RCC_OscConfig+0x17a>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	68db      	ldr	r3, [r3, #12]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d101      	bne.n	800aa8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800aa86:	2301      	movs	r3, #1
 800aa88:	e314      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800aa8a:	4b32      	ldr	r3, [pc, #200]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f023 0219 	bic.w	r2, r3, #25
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	492f      	ldr	r1, [pc, #188]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa9c:	f7f9 fc10 	bl	80042c0 <HAL_GetTick>
 800aaa0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aaa2:	e008      	b.n	800aab6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aaa4:	f7f9 fc0c 	bl	80042c0 <HAL_GetTick>
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	2b02      	cmp	r3, #2
 800aab0:	d901      	bls.n	800aab6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800aab2:	2303      	movs	r3, #3
 800aab4:	e2fe      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aab6:	4b27      	ldr	r3, [pc, #156]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f003 0304 	and.w	r3, r3, #4
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d0f0      	beq.n	800aaa4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aac2:	4b24      	ldr	r3, [pc, #144]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aac4:	685b      	ldr	r3, [r3, #4]
 800aac6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	691b      	ldr	r3, [r3, #16]
 800aace:	061b      	lsls	r3, r3, #24
 800aad0:	4920      	ldr	r1, [pc, #128]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aad2:	4313      	orrs	r3, r2
 800aad4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aad6:	e045      	b.n	800ab64 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d026      	beq.n	800ab2e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800aae0:	4b1c      	ldr	r3, [pc, #112]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f023 0219 	bic.w	r2, r3, #25
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	4919      	ldr	r1, [pc, #100]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaf2:	f7f9 fbe5 	bl	80042c0 <HAL_GetTick>
 800aaf6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aaf8:	e008      	b.n	800ab0c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aafa:	f7f9 fbe1 	bl	80042c0 <HAL_GetTick>
 800aafe:	4602      	mov	r2, r0
 800ab00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab02:	1ad3      	subs	r3, r2, r3
 800ab04:	2b02      	cmp	r3, #2
 800ab06:	d901      	bls.n	800ab0c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800ab08:	2303      	movs	r3, #3
 800ab0a:	e2d3      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ab0c:	4b11      	ldr	r3, [pc, #68]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 0304 	and.w	r3, r3, #4
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d0f0      	beq.n	800aafa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab18:	4b0e      	ldr	r3, [pc, #56]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	691b      	ldr	r3, [r3, #16]
 800ab24:	061b      	lsls	r3, r3, #24
 800ab26:	490b      	ldr	r1, [pc, #44]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	604b      	str	r3, [r1, #4]
 800ab2c:	e01a      	b.n	800ab64 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ab2e:	4b09      	ldr	r3, [pc, #36]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	4a08      	ldr	r2, [pc, #32]	; (800ab54 <HAL_RCC_OscConfig+0x244>)
 800ab34:	f023 0301 	bic.w	r3, r3, #1
 800ab38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab3a:	f7f9 fbc1 	bl	80042c0 <HAL_GetTick>
 800ab3e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ab40:	e00a      	b.n	800ab58 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ab42:	f7f9 fbbd 	bl	80042c0 <HAL_GetTick>
 800ab46:	4602      	mov	r2, r0
 800ab48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4a:	1ad3      	subs	r3, r2, r3
 800ab4c:	2b02      	cmp	r3, #2
 800ab4e:	d903      	bls.n	800ab58 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800ab50:	2303      	movs	r3, #3
 800ab52:	e2af      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
 800ab54:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ab58:	4b96      	ldr	r3, [pc, #600]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f003 0304 	and.w	r3, r3, #4
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d1ee      	bne.n	800ab42 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f003 0310 	and.w	r3, r3, #16
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d06a      	beq.n	800ac46 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab70:	4b90      	ldr	r3, [pc, #576]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ab72:	691b      	ldr	r3, [r3, #16]
 800ab74:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ab78:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ab7a:	4b8e      	ldr	r3, [pc, #568]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ab7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab7e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ab80:	69bb      	ldr	r3, [r7, #24]
 800ab82:	2b08      	cmp	r3, #8
 800ab84:	d007      	beq.n	800ab96 <HAL_RCC_OscConfig+0x286>
 800ab86:	69bb      	ldr	r3, [r7, #24]
 800ab88:	2b18      	cmp	r3, #24
 800ab8a:	d11b      	bne.n	800abc4 <HAL_RCC_OscConfig+0x2b4>
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	f003 0303 	and.w	r3, r3, #3
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d116      	bne.n	800abc4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ab96:	4b87      	ldr	r3, [pc, #540]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d005      	beq.n	800abae <HAL_RCC_OscConfig+0x29e>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	69db      	ldr	r3, [r3, #28]
 800aba6:	2b80      	cmp	r3, #128	; 0x80
 800aba8:	d001      	beq.n	800abae <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800abaa:	2301      	movs	r3, #1
 800abac:	e282      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800abae:	4b81      	ldr	r3, [pc, #516]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800abb0:	68db      	ldr	r3, [r3, #12]
 800abb2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6a1b      	ldr	r3, [r3, #32]
 800abba:	061b      	lsls	r3, r3, #24
 800abbc:	497d      	ldr	r1, [pc, #500]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800abbe:	4313      	orrs	r3, r2
 800abc0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800abc2:	e040      	b.n	800ac46 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	69db      	ldr	r3, [r3, #28]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d023      	beq.n	800ac14 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800abcc:	4b79      	ldr	r3, [pc, #484]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a78      	ldr	r2, [pc, #480]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800abd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abd8:	f7f9 fb72 	bl	80042c0 <HAL_GetTick>
 800abdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800abde:	e008      	b.n	800abf2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800abe0:	f7f9 fb6e 	bl	80042c0 <HAL_GetTick>
 800abe4:	4602      	mov	r2, r0
 800abe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abe8:	1ad3      	subs	r3, r2, r3
 800abea:	2b02      	cmp	r3, #2
 800abec:	d901      	bls.n	800abf2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800abee:	2303      	movs	r3, #3
 800abf0:	e260      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800abf2:	4b70      	ldr	r3, [pc, #448]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d0f0      	beq.n	800abe0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800abfe:	4b6d      	ldr	r3, [pc, #436]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6a1b      	ldr	r3, [r3, #32]
 800ac0a:	061b      	lsls	r3, r3, #24
 800ac0c:	4969      	ldr	r1, [pc, #420]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	60cb      	str	r3, [r1, #12]
 800ac12:	e018      	b.n	800ac46 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800ac14:	4b67      	ldr	r3, [pc, #412]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4a66      	ldr	r2, [pc, #408]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac20:	f7f9 fb4e 	bl	80042c0 <HAL_GetTick>
 800ac24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ac26:	e008      	b.n	800ac3a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ac28:	f7f9 fb4a 	bl	80042c0 <HAL_GetTick>
 800ac2c:	4602      	mov	r2, r0
 800ac2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac30:	1ad3      	subs	r3, r2, r3
 800ac32:	2b02      	cmp	r3, #2
 800ac34:	d901      	bls.n	800ac3a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800ac36:	2303      	movs	r3, #3
 800ac38:	e23c      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ac3a:	4b5e      	ldr	r3, [pc, #376]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d1f0      	bne.n	800ac28 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f003 0308 	and.w	r3, r3, #8
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d036      	beq.n	800acc0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	695b      	ldr	r3, [r3, #20]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d019      	beq.n	800ac8e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac5a:	4b56      	ldr	r3, [pc, #344]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac5e:	4a55      	ldr	r2, [pc, #340]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac60:	f043 0301 	orr.w	r3, r3, #1
 800ac64:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac66:	f7f9 fb2b 	bl	80042c0 <HAL_GetTick>
 800ac6a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ac6c:	e008      	b.n	800ac80 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac6e:	f7f9 fb27 	bl	80042c0 <HAL_GetTick>
 800ac72:	4602      	mov	r2, r0
 800ac74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac76:	1ad3      	subs	r3, r2, r3
 800ac78:	2b02      	cmp	r3, #2
 800ac7a:	d901      	bls.n	800ac80 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800ac7c:	2303      	movs	r3, #3
 800ac7e:	e219      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ac80:	4b4c      	ldr	r3, [pc, #304]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac84:	f003 0302 	and.w	r3, r3, #2
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d0f0      	beq.n	800ac6e <HAL_RCC_OscConfig+0x35e>
 800ac8c:	e018      	b.n	800acc0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac8e:	4b49      	ldr	r3, [pc, #292]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac92:	4a48      	ldr	r2, [pc, #288]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ac94:	f023 0301 	bic.w	r3, r3, #1
 800ac98:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac9a:	f7f9 fb11 	bl	80042c0 <HAL_GetTick>
 800ac9e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aca0:	e008      	b.n	800acb4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aca2:	f7f9 fb0d 	bl	80042c0 <HAL_GetTick>
 800aca6:	4602      	mov	r2, r0
 800aca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acaa:	1ad3      	subs	r3, r2, r3
 800acac:	2b02      	cmp	r3, #2
 800acae:	d901      	bls.n	800acb4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800acb0:	2303      	movs	r3, #3
 800acb2:	e1ff      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800acb4:	4b3f      	ldr	r3, [pc, #252]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800acb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800acb8:	f003 0302 	and.w	r3, r3, #2
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d1f0      	bne.n	800aca2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f003 0320 	and.w	r3, r3, #32
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d036      	beq.n	800ad3a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	699b      	ldr	r3, [r3, #24]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d019      	beq.n	800ad08 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800acd4:	4b37      	ldr	r3, [pc, #220]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	4a36      	ldr	r2, [pc, #216]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800acda:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800acde:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ace0:	f7f9 faee 	bl	80042c0 <HAL_GetTick>
 800ace4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ace6:	e008      	b.n	800acfa <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ace8:	f7f9 faea 	bl	80042c0 <HAL_GetTick>
 800acec:	4602      	mov	r2, r0
 800acee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acf0:	1ad3      	subs	r3, r2, r3
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d901      	bls.n	800acfa <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800acf6:	2303      	movs	r3, #3
 800acf8:	e1dc      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800acfa:	4b2e      	ldr	r3, [pc, #184]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d0f0      	beq.n	800ace8 <HAL_RCC_OscConfig+0x3d8>
 800ad06:	e018      	b.n	800ad3a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ad08:	4b2a      	ldr	r3, [pc, #168]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4a29      	ldr	r2, [pc, #164]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ad0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad12:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ad14:	f7f9 fad4 	bl	80042c0 <HAL_GetTick>
 800ad18:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ad1a:	e008      	b.n	800ad2e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ad1c:	f7f9 fad0 	bl	80042c0 <HAL_GetTick>
 800ad20:	4602      	mov	r2, r0
 800ad22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad24:	1ad3      	subs	r3, r2, r3
 800ad26:	2b02      	cmp	r3, #2
 800ad28:	d901      	bls.n	800ad2e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ad2a:	2303      	movs	r3, #3
 800ad2c:	e1c2      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ad2e:	4b21      	ldr	r3, [pc, #132]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d1f0      	bne.n	800ad1c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f003 0304 	and.w	r3, r3, #4
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	f000 8086 	beq.w	800ae54 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ad48:	4b1b      	ldr	r3, [pc, #108]	; (800adb8 <HAL_RCC_OscConfig+0x4a8>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	4a1a      	ldr	r2, [pc, #104]	; (800adb8 <HAL_RCC_OscConfig+0x4a8>)
 800ad4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ad54:	f7f9 fab4 	bl	80042c0 <HAL_GetTick>
 800ad58:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ad5a:	e008      	b.n	800ad6e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad5c:	f7f9 fab0 	bl	80042c0 <HAL_GetTick>
 800ad60:	4602      	mov	r2, r0
 800ad62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad64:	1ad3      	subs	r3, r2, r3
 800ad66:	2b64      	cmp	r3, #100	; 0x64
 800ad68:	d901      	bls.n	800ad6e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800ad6a:	2303      	movs	r3, #3
 800ad6c:	e1a2      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ad6e:	4b12      	ldr	r3, [pc, #72]	; (800adb8 <HAL_RCC_OscConfig+0x4a8>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d0f0      	beq.n	800ad5c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d106      	bne.n	800ad90 <HAL_RCC_OscConfig+0x480>
 800ad82:	4b0c      	ldr	r3, [pc, #48]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ad84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad86:	4a0b      	ldr	r2, [pc, #44]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ad88:	f043 0301 	orr.w	r3, r3, #1
 800ad8c:	6713      	str	r3, [r2, #112]	; 0x70
 800ad8e:	e032      	b.n	800adf6 <HAL_RCC_OscConfig+0x4e6>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d111      	bne.n	800adbc <HAL_RCC_OscConfig+0x4ac>
 800ad98:	4b06      	ldr	r3, [pc, #24]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ad9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad9c:	4a05      	ldr	r2, [pc, #20]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ad9e:	f023 0301 	bic.w	r3, r3, #1
 800ada2:	6713      	str	r3, [r2, #112]	; 0x70
 800ada4:	4b03      	ldr	r3, [pc, #12]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800ada6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ada8:	4a02      	ldr	r2, [pc, #8]	; (800adb4 <HAL_RCC_OscConfig+0x4a4>)
 800adaa:	f023 0304 	bic.w	r3, r3, #4
 800adae:	6713      	str	r3, [r2, #112]	; 0x70
 800adb0:	e021      	b.n	800adf6 <HAL_RCC_OscConfig+0x4e6>
 800adb2:	bf00      	nop
 800adb4:	58024400 	.word	0x58024400
 800adb8:	58024800 	.word	0x58024800
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	2b05      	cmp	r3, #5
 800adc2:	d10c      	bne.n	800adde <HAL_RCC_OscConfig+0x4ce>
 800adc4:	4b83      	ldr	r3, [pc, #524]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800adc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adc8:	4a82      	ldr	r2, [pc, #520]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800adca:	f043 0304 	orr.w	r3, r3, #4
 800adce:	6713      	str	r3, [r2, #112]	; 0x70
 800add0:	4b80      	ldr	r3, [pc, #512]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800add2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800add4:	4a7f      	ldr	r2, [pc, #508]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800add6:	f043 0301 	orr.w	r3, r3, #1
 800adda:	6713      	str	r3, [r2, #112]	; 0x70
 800addc:	e00b      	b.n	800adf6 <HAL_RCC_OscConfig+0x4e6>
 800adde:	4b7d      	ldr	r3, [pc, #500]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ade0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ade2:	4a7c      	ldr	r2, [pc, #496]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ade4:	f023 0301 	bic.w	r3, r3, #1
 800ade8:	6713      	str	r3, [r2, #112]	; 0x70
 800adea:	4b7a      	ldr	r3, [pc, #488]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800adec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adee:	4a79      	ldr	r2, [pc, #484]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800adf0:	f023 0304 	bic.w	r3, r3, #4
 800adf4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	689b      	ldr	r3, [r3, #8]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d015      	beq.n	800ae2a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adfe:	f7f9 fa5f 	bl	80042c0 <HAL_GetTick>
 800ae02:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ae04:	e00a      	b.n	800ae1c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae06:	f7f9 fa5b 	bl	80042c0 <HAL_GetTick>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae0e:	1ad3      	subs	r3, r2, r3
 800ae10:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d901      	bls.n	800ae1c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800ae18:	2303      	movs	r3, #3
 800ae1a:	e14b      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ae1c:	4b6d      	ldr	r3, [pc, #436]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ae1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae20:	f003 0302 	and.w	r3, r3, #2
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d0ee      	beq.n	800ae06 <HAL_RCC_OscConfig+0x4f6>
 800ae28:	e014      	b.n	800ae54 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae2a:	f7f9 fa49 	bl	80042c0 <HAL_GetTick>
 800ae2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ae30:	e00a      	b.n	800ae48 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae32:	f7f9 fa45 	bl	80042c0 <HAL_GetTick>
 800ae36:	4602      	mov	r2, r0
 800ae38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3a:	1ad3      	subs	r3, r2, r3
 800ae3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d901      	bls.n	800ae48 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800ae44:	2303      	movs	r3, #3
 800ae46:	e135      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ae48:	4b62      	ldr	r3, [pc, #392]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ae4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae4c:	f003 0302 	and.w	r3, r3, #2
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d1ee      	bne.n	800ae32 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	f000 812a 	beq.w	800b0b2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ae5e:	4b5d      	ldr	r3, [pc, #372]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ae60:	691b      	ldr	r3, [r3, #16]
 800ae62:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ae66:	2b18      	cmp	r3, #24
 800ae68:	f000 80ba 	beq.w	800afe0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae70:	2b02      	cmp	r3, #2
 800ae72:	f040 8095 	bne.w	800afa0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ae76:	4b57      	ldr	r3, [pc, #348]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	4a56      	ldr	r2, [pc, #344]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ae7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ae80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae82:	f7f9 fa1d 	bl	80042c0 <HAL_GetTick>
 800ae86:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae88:	e008      	b.n	800ae9c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae8a:	f7f9 fa19 	bl	80042c0 <HAL_GetTick>
 800ae8e:	4602      	mov	r2, r0
 800ae90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae92:	1ad3      	subs	r3, r2, r3
 800ae94:	2b02      	cmp	r3, #2
 800ae96:	d901      	bls.n	800ae9c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800ae98:	2303      	movs	r3, #3
 800ae9a:	e10b      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae9c:	4b4d      	ldr	r3, [pc, #308]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1f0      	bne.n	800ae8a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aea8:	4b4a      	ldr	r3, [pc, #296]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800aeaa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aeac:	4b4a      	ldr	r3, [pc, #296]	; (800afd8 <HAL_RCC_OscConfig+0x6c8>)
 800aeae:	4013      	ands	r3, r2
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800aeb8:	0112      	lsls	r2, r2, #4
 800aeba:	430a      	orrs	r2, r1
 800aebc:	4945      	ldr	r1, [pc, #276]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800aebe:	4313      	orrs	r3, r2
 800aec0:	628b      	str	r3, [r1, #40]	; 0x28
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aec6:	3b01      	subs	r3, #1
 800aec8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aed0:	3b01      	subs	r3, #1
 800aed2:	025b      	lsls	r3, r3, #9
 800aed4:	b29b      	uxth	r3, r3
 800aed6:	431a      	orrs	r2, r3
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aedc:	3b01      	subs	r3, #1
 800aede:	041b      	lsls	r3, r3, #16
 800aee0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800aee4:	431a      	orrs	r2, r3
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aeea:	3b01      	subs	r3, #1
 800aeec:	061b      	lsls	r3, r3, #24
 800aeee:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800aef2:	4938      	ldr	r1, [pc, #224]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800aef4:	4313      	orrs	r3, r2
 800aef6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800aef8:	4b36      	ldr	r3, [pc, #216]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800aefa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aefc:	4a35      	ldr	r2, [pc, #212]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800aefe:	f023 0301 	bic.w	r3, r3, #1
 800af02:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800af04:	4b33      	ldr	r3, [pc, #204]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af08:	4b34      	ldr	r3, [pc, #208]	; (800afdc <HAL_RCC_OscConfig+0x6cc>)
 800af0a:	4013      	ands	r3, r2
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800af10:	00d2      	lsls	r2, r2, #3
 800af12:	4930      	ldr	r1, [pc, #192]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af14:	4313      	orrs	r3, r2
 800af16:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800af18:	4b2e      	ldr	r3, [pc, #184]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af1c:	f023 020c 	bic.w	r2, r3, #12
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af24:	492b      	ldr	r1, [pc, #172]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af26:	4313      	orrs	r3, r2
 800af28:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800af2a:	4b2a      	ldr	r3, [pc, #168]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af2e:	f023 0202 	bic.w	r2, r3, #2
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af36:	4927      	ldr	r1, [pc, #156]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af38:	4313      	orrs	r3, r2
 800af3a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800af3c:	4b25      	ldr	r3, [pc, #148]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af40:	4a24      	ldr	r2, [pc, #144]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af48:	4b22      	ldr	r3, [pc, #136]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af4c:	4a21      	ldr	r2, [pc, #132]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af52:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800af54:	4b1f      	ldr	r3, [pc, #124]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af58:	4a1e      	ldr	r2, [pc, #120]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800af5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800af60:	4b1c      	ldr	r3, [pc, #112]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af64:	4a1b      	ldr	r2, [pc, #108]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af66:	f043 0301 	orr.w	r3, r3, #1
 800af6a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af6c:	4b19      	ldr	r3, [pc, #100]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a18      	ldr	r2, [pc, #96]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af78:	f7f9 f9a2 	bl	80042c0 <HAL_GetTick>
 800af7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af7e:	e008      	b.n	800af92 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af80:	f7f9 f99e 	bl	80042c0 <HAL_GetTick>
 800af84:	4602      	mov	r2, r0
 800af86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af88:	1ad3      	subs	r3, r2, r3
 800af8a:	2b02      	cmp	r3, #2
 800af8c:	d901      	bls.n	800af92 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800af8e:	2303      	movs	r3, #3
 800af90:	e090      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af92:	4b10      	ldr	r3, [pc, #64]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d0f0      	beq.n	800af80 <HAL_RCC_OscConfig+0x670>
 800af9e:	e088      	b.n	800b0b2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800afa0:	4b0c      	ldr	r3, [pc, #48]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	4a0b      	ldr	r2, [pc, #44]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800afa6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800afaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afac:	f7f9 f988 	bl	80042c0 <HAL_GetTick>
 800afb0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800afb2:	e008      	b.n	800afc6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afb4:	f7f9 f984 	bl	80042c0 <HAL_GetTick>
 800afb8:	4602      	mov	r2, r0
 800afba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afbc:	1ad3      	subs	r3, r2, r3
 800afbe:	2b02      	cmp	r3, #2
 800afc0:	d901      	bls.n	800afc6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800afc2:	2303      	movs	r3, #3
 800afc4:	e076      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800afc6:	4b03      	ldr	r3, [pc, #12]	; (800afd4 <HAL_RCC_OscConfig+0x6c4>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1f0      	bne.n	800afb4 <HAL_RCC_OscConfig+0x6a4>
 800afd2:	e06e      	b.n	800b0b2 <HAL_RCC_OscConfig+0x7a2>
 800afd4:	58024400 	.word	0x58024400
 800afd8:	fffffc0c 	.word	0xfffffc0c
 800afdc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800afe0:	4b36      	ldr	r3, [pc, #216]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800afe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afe4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800afe6:	4b35      	ldr	r3, [pc, #212]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800afe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d031      	beq.n	800b058 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	f003 0203 	and.w	r2, r3, #3
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800affe:	429a      	cmp	r2, r3
 800b000:	d12a      	bne.n	800b058 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	091b      	lsrs	r3, r3, #4
 800b006:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b00e:	429a      	cmp	r2, r3
 800b010:	d122      	bne.n	800b058 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b01c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b01e:	429a      	cmp	r2, r3
 800b020:	d11a      	bne.n	800b058 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	0a5b      	lsrs	r3, r3, #9
 800b026:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b02e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b030:	429a      	cmp	r2, r3
 800b032:	d111      	bne.n	800b058 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	0c1b      	lsrs	r3, r3, #16
 800b038:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b040:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b042:	429a      	cmp	r2, r3
 800b044:	d108      	bne.n	800b058 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	0e1b      	lsrs	r3, r3, #24
 800b04a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b052:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b054:	429a      	cmp	r2, r3
 800b056:	d001      	beq.n	800b05c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800b058:	2301      	movs	r3, #1
 800b05a:	e02b      	b.n	800b0b4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b05c:	4b17      	ldr	r3, [pc, #92]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800b05e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b060:	08db      	lsrs	r3, r3, #3
 800b062:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b066:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b06c:	693a      	ldr	r2, [r7, #16]
 800b06e:	429a      	cmp	r2, r3
 800b070:	d01f      	beq.n	800b0b2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800b072:	4b12      	ldr	r3, [pc, #72]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800b074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b076:	4a11      	ldr	r2, [pc, #68]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800b078:	f023 0301 	bic.w	r3, r3, #1
 800b07c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b07e:	f7f9 f91f 	bl	80042c0 <HAL_GetTick>
 800b082:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800b084:	bf00      	nop
 800b086:	f7f9 f91b 	bl	80042c0 <HAL_GetTick>
 800b08a:	4602      	mov	r2, r0
 800b08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b08e:	4293      	cmp	r3, r2
 800b090:	d0f9      	beq.n	800b086 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b092:	4b0a      	ldr	r3, [pc, #40]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800b094:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b096:	4b0a      	ldr	r3, [pc, #40]	; (800b0c0 <HAL_RCC_OscConfig+0x7b0>)
 800b098:	4013      	ands	r3, r2
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b09e:	00d2      	lsls	r2, r2, #3
 800b0a0:	4906      	ldr	r1, [pc, #24]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800b0a6:	4b05      	ldr	r3, [pc, #20]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800b0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0aa:	4a04      	ldr	r2, [pc, #16]	; (800b0bc <HAL_RCC_OscConfig+0x7ac>)
 800b0ac:	f043 0301 	orr.w	r3, r3, #1
 800b0b0:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800b0b2:	2300      	movs	r3, #0
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3730      	adds	r7, #48	; 0x30
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	58024400 	.word	0x58024400
 800b0c0:	ffff0007 	.word	0xffff0007

0800b0c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b086      	sub	sp, #24
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d101      	bne.n	800b0d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e19c      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b0d8:	4b8a      	ldr	r3, [pc, #552]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f003 030f 	and.w	r3, r3, #15
 800b0e0:	683a      	ldr	r2, [r7, #0]
 800b0e2:	429a      	cmp	r2, r3
 800b0e4:	d910      	bls.n	800b108 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b0e6:	4b87      	ldr	r3, [pc, #540]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f023 020f 	bic.w	r2, r3, #15
 800b0ee:	4985      	ldr	r1, [pc, #532]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b0f6:	4b83      	ldr	r3, [pc, #524]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f003 030f 	and.w	r3, r3, #15
 800b0fe:	683a      	ldr	r2, [r7, #0]
 800b100:	429a      	cmp	r2, r3
 800b102:	d001      	beq.n	800b108 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b104:	2301      	movs	r3, #1
 800b106:	e184      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f003 0304 	and.w	r3, r3, #4
 800b110:	2b00      	cmp	r3, #0
 800b112:	d010      	beq.n	800b136 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	691a      	ldr	r2, [r3, #16]
 800b118:	4b7b      	ldr	r3, [pc, #492]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b11a:	699b      	ldr	r3, [r3, #24]
 800b11c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b120:	429a      	cmp	r2, r3
 800b122:	d908      	bls.n	800b136 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b124:	4b78      	ldr	r3, [pc, #480]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b126:	699b      	ldr	r3, [r3, #24]
 800b128:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	691b      	ldr	r3, [r3, #16]
 800b130:	4975      	ldr	r1, [pc, #468]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b132:	4313      	orrs	r3, r2
 800b134:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f003 0308 	and.w	r3, r3, #8
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d010      	beq.n	800b164 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	695a      	ldr	r2, [r3, #20]
 800b146:	4b70      	ldr	r3, [pc, #448]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b148:	69db      	ldr	r3, [r3, #28]
 800b14a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b14e:	429a      	cmp	r2, r3
 800b150:	d908      	bls.n	800b164 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b152:	4b6d      	ldr	r3, [pc, #436]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b154:	69db      	ldr	r3, [r3, #28]
 800b156:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	695b      	ldr	r3, [r3, #20]
 800b15e:	496a      	ldr	r1, [pc, #424]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b160:	4313      	orrs	r3, r2
 800b162:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f003 0310 	and.w	r3, r3, #16
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d010      	beq.n	800b192 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	699a      	ldr	r2, [r3, #24]
 800b174:	4b64      	ldr	r3, [pc, #400]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b176:	69db      	ldr	r3, [r3, #28]
 800b178:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d908      	bls.n	800b192 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b180:	4b61      	ldr	r3, [pc, #388]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b182:	69db      	ldr	r3, [r3, #28]
 800b184:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	699b      	ldr	r3, [r3, #24]
 800b18c:	495e      	ldr	r1, [pc, #376]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b18e:	4313      	orrs	r3, r2
 800b190:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f003 0320 	and.w	r3, r3, #32
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d010      	beq.n	800b1c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	69da      	ldr	r2, [r3, #28]
 800b1a2:	4b59      	ldr	r3, [pc, #356]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b1a4:	6a1b      	ldr	r3, [r3, #32]
 800b1a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d908      	bls.n	800b1c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b1ae:	4b56      	ldr	r3, [pc, #344]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b1b0:	6a1b      	ldr	r3, [r3, #32]
 800b1b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	69db      	ldr	r3, [r3, #28]
 800b1ba:	4953      	ldr	r1, [pc, #332]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f003 0302 	and.w	r3, r3, #2
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d010      	beq.n	800b1ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	68da      	ldr	r2, [r3, #12]
 800b1d0:	4b4d      	ldr	r3, [pc, #308]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b1d2:	699b      	ldr	r3, [r3, #24]
 800b1d4:	f003 030f 	and.w	r3, r3, #15
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d908      	bls.n	800b1ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b1dc:	4b4a      	ldr	r3, [pc, #296]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b1de:	699b      	ldr	r3, [r3, #24]
 800b1e0:	f023 020f 	bic.w	r2, r3, #15
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	68db      	ldr	r3, [r3, #12]
 800b1e8:	4947      	ldr	r1, [pc, #284]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f003 0301 	and.w	r3, r3, #1
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d055      	beq.n	800b2a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b1fa:	4b43      	ldr	r3, [pc, #268]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b1fc:	699b      	ldr	r3, [r3, #24]
 800b1fe:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	4940      	ldr	r1, [pc, #256]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b208:	4313      	orrs	r3, r2
 800b20a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	685b      	ldr	r3, [r3, #4]
 800b210:	2b02      	cmp	r3, #2
 800b212:	d107      	bne.n	800b224 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b214:	4b3c      	ldr	r3, [pc, #240]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d121      	bne.n	800b264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b220:	2301      	movs	r3, #1
 800b222:	e0f6      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	2b03      	cmp	r3, #3
 800b22a:	d107      	bne.n	800b23c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b22c:	4b36      	ldr	r3, [pc, #216]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b234:	2b00      	cmp	r3, #0
 800b236:	d115      	bne.n	800b264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b238:	2301      	movs	r3, #1
 800b23a:	e0ea      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	2b01      	cmp	r3, #1
 800b242:	d107      	bne.n	800b254 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b244:	4b30      	ldr	r3, [pc, #192]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d109      	bne.n	800b264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b250:	2301      	movs	r3, #1
 800b252:	e0de      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b254:	4b2c      	ldr	r3, [pc, #176]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f003 0304 	and.w	r3, r3, #4
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d101      	bne.n	800b264 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b260:	2301      	movs	r3, #1
 800b262:	e0d6      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b264:	4b28      	ldr	r3, [pc, #160]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b266:	691b      	ldr	r3, [r3, #16]
 800b268:	f023 0207 	bic.w	r2, r3, #7
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	4925      	ldr	r1, [pc, #148]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b272:	4313      	orrs	r3, r2
 800b274:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b276:	f7f9 f823 	bl	80042c0 <HAL_GetTick>
 800b27a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b27c:	e00a      	b.n	800b294 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b27e:	f7f9 f81f 	bl	80042c0 <HAL_GetTick>
 800b282:	4602      	mov	r2, r0
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	1ad3      	subs	r3, r2, r3
 800b288:	f241 3288 	movw	r2, #5000	; 0x1388
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d901      	bls.n	800b294 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b290:	2303      	movs	r3, #3
 800b292:	e0be      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b294:	4b1c      	ldr	r3, [pc, #112]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b296:	691b      	ldr	r3, [r3, #16]
 800b298:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	00db      	lsls	r3, r3, #3
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d1eb      	bne.n	800b27e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f003 0302 	and.w	r3, r3, #2
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d010      	beq.n	800b2d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	68da      	ldr	r2, [r3, #12]
 800b2b6:	4b14      	ldr	r3, [pc, #80]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b2b8:	699b      	ldr	r3, [r3, #24]
 800b2ba:	f003 030f 	and.w	r3, r3, #15
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d208      	bcs.n	800b2d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b2c2:	4b11      	ldr	r3, [pc, #68]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b2c4:	699b      	ldr	r3, [r3, #24]
 800b2c6:	f023 020f 	bic.w	r2, r3, #15
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	68db      	ldr	r3, [r3, #12]
 800b2ce:	490e      	ldr	r1, [pc, #56]	; (800b308 <HAL_RCC_ClockConfig+0x244>)
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b2d4:	4b0b      	ldr	r3, [pc, #44]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f003 030f 	and.w	r3, r3, #15
 800b2dc:	683a      	ldr	r2, [r7, #0]
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	d214      	bcs.n	800b30c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b2e2:	4b08      	ldr	r3, [pc, #32]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	f023 020f 	bic.w	r2, r3, #15
 800b2ea:	4906      	ldr	r1, [pc, #24]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	4313      	orrs	r3, r2
 800b2f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b2f2:	4b04      	ldr	r3, [pc, #16]	; (800b304 <HAL_RCC_ClockConfig+0x240>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f003 030f 	and.w	r3, r3, #15
 800b2fa:	683a      	ldr	r2, [r7, #0]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d005      	beq.n	800b30c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b300:	2301      	movs	r3, #1
 800b302:	e086      	b.n	800b412 <HAL_RCC_ClockConfig+0x34e>
 800b304:	52002000 	.word	0x52002000
 800b308:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	f003 0304 	and.w	r3, r3, #4
 800b314:	2b00      	cmp	r3, #0
 800b316:	d010      	beq.n	800b33a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	691a      	ldr	r2, [r3, #16]
 800b31c:	4b3f      	ldr	r3, [pc, #252]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b31e:	699b      	ldr	r3, [r3, #24]
 800b320:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b324:	429a      	cmp	r2, r3
 800b326:	d208      	bcs.n	800b33a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b328:	4b3c      	ldr	r3, [pc, #240]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b32a:	699b      	ldr	r3, [r3, #24]
 800b32c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	4939      	ldr	r1, [pc, #228]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b336:	4313      	orrs	r3, r2
 800b338:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f003 0308 	and.w	r3, r3, #8
 800b342:	2b00      	cmp	r3, #0
 800b344:	d010      	beq.n	800b368 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	695a      	ldr	r2, [r3, #20]
 800b34a:	4b34      	ldr	r3, [pc, #208]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b34c:	69db      	ldr	r3, [r3, #28]
 800b34e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b352:	429a      	cmp	r2, r3
 800b354:	d208      	bcs.n	800b368 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b356:	4b31      	ldr	r3, [pc, #196]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b358:	69db      	ldr	r3, [r3, #28]
 800b35a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	695b      	ldr	r3, [r3, #20]
 800b362:	492e      	ldr	r1, [pc, #184]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b364:	4313      	orrs	r3, r2
 800b366:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f003 0310 	and.w	r3, r3, #16
 800b370:	2b00      	cmp	r3, #0
 800b372:	d010      	beq.n	800b396 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	699a      	ldr	r2, [r3, #24]
 800b378:	4b28      	ldr	r3, [pc, #160]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b37a:	69db      	ldr	r3, [r3, #28]
 800b37c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b380:	429a      	cmp	r2, r3
 800b382:	d208      	bcs.n	800b396 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b384:	4b25      	ldr	r3, [pc, #148]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b386:	69db      	ldr	r3, [r3, #28]
 800b388:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	699b      	ldr	r3, [r3, #24]
 800b390:	4922      	ldr	r1, [pc, #136]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b392:	4313      	orrs	r3, r2
 800b394:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f003 0320 	and.w	r3, r3, #32
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d010      	beq.n	800b3c4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	69da      	ldr	r2, [r3, #28]
 800b3a6:	4b1d      	ldr	r3, [pc, #116]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b3a8:	6a1b      	ldr	r3, [r3, #32]
 800b3aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b3ae:	429a      	cmp	r2, r3
 800b3b0:	d208      	bcs.n	800b3c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b3b2:	4b1a      	ldr	r3, [pc, #104]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b3b4:	6a1b      	ldr	r3, [r3, #32]
 800b3b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	69db      	ldr	r3, [r3, #28]
 800b3be:	4917      	ldr	r1, [pc, #92]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b3c0:	4313      	orrs	r3, r2
 800b3c2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b3c4:	f000 f89e 	bl	800b504 <HAL_RCC_GetSysClockFreq>
 800b3c8:	4602      	mov	r2, r0
 800b3ca:	4b14      	ldr	r3, [pc, #80]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b3cc:	699b      	ldr	r3, [r3, #24]
 800b3ce:	0a1b      	lsrs	r3, r3, #8
 800b3d0:	f003 030f 	and.w	r3, r3, #15
 800b3d4:	4912      	ldr	r1, [pc, #72]	; (800b420 <HAL_RCC_ClockConfig+0x35c>)
 800b3d6:	5ccb      	ldrb	r3, [r1, r3]
 800b3d8:	f003 031f 	and.w	r3, r3, #31
 800b3dc:	fa22 f303 	lsr.w	r3, r2, r3
 800b3e0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b3e2:	4b0e      	ldr	r3, [pc, #56]	; (800b41c <HAL_RCC_ClockConfig+0x358>)
 800b3e4:	699b      	ldr	r3, [r3, #24]
 800b3e6:	f003 030f 	and.w	r3, r3, #15
 800b3ea:	4a0d      	ldr	r2, [pc, #52]	; (800b420 <HAL_RCC_ClockConfig+0x35c>)
 800b3ec:	5cd3      	ldrb	r3, [r2, r3]
 800b3ee:	f003 031f 	and.w	r3, r3, #31
 800b3f2:	693a      	ldr	r2, [r7, #16]
 800b3f4:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f8:	4a0a      	ldr	r2, [pc, #40]	; (800b424 <HAL_RCC_ClockConfig+0x360>)
 800b3fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b3fc:	4a0a      	ldr	r2, [pc, #40]	; (800b428 <HAL_RCC_ClockConfig+0x364>)
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b402:	4b0a      	ldr	r3, [pc, #40]	; (800b42c <HAL_RCC_ClockConfig+0x368>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	4618      	mov	r0, r3
 800b408:	f7f8 ff10 	bl	800422c <HAL_InitTick>
 800b40c:	4603      	mov	r3, r0
 800b40e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b410:	7bfb      	ldrb	r3, [r7, #15]
}
 800b412:	4618      	mov	r0, r3
 800b414:	3718      	adds	r7, #24
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	bf00      	nop
 800b41c:	58024400 	.word	0x58024400
 800b420:	0801c7ec 	.word	0x0801c7ec
 800b424:	24000030 	.word	0x24000030
 800b428:	2400002c 	.word	0x2400002c
 800b42c:	24000034 	.word	0x24000034

0800b430 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b08c      	sub	sp, #48	; 0x30
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d12a      	bne.n	800b498 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800b442:	4b2d      	ldr	r3, [pc, #180]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b448:	4a2b      	ldr	r2, [pc, #172]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b44a:	f043 0301 	orr.w	r3, r3, #1
 800b44e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b452:	4b29      	ldr	r3, [pc, #164]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b458:	f003 0301 	and.w	r3, r3, #1
 800b45c:	61bb      	str	r3, [r7, #24]
 800b45e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800b460:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b466:	2302      	movs	r3, #2
 800b468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b46a:	2303      	movs	r3, #3
 800b46c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b46e:	2300      	movs	r3, #0
 800b470:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b472:	2300      	movs	r3, #0
 800b474:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b476:	f107 031c 	add.w	r3, r7, #28
 800b47a:	4619      	mov	r1, r3
 800b47c:	481f      	ldr	r0, [pc, #124]	; (800b4fc <HAL_RCC_MCOConfig+0xcc>)
 800b47e:	f7fd f81d 	bl	80084bc <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800b482:	4b1d      	ldr	r3, [pc, #116]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b484:	691b      	ldr	r3, [r3, #16]
 800b486:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800b48a:	68b9      	ldr	r1, [r7, #8]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	430b      	orrs	r3, r1
 800b490:	4919      	ldr	r1, [pc, #100]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b492:	4313      	orrs	r3, r2
 800b494:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800b496:	e02a      	b.n	800b4ee <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800b498:	4b17      	ldr	r3, [pc, #92]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b49a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b49e:	4a16      	ldr	r2, [pc, #88]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b4a0:	f043 0304 	orr.w	r3, r3, #4
 800b4a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b4a8:	4b13      	ldr	r3, [pc, #76]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b4aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b4ae:	f003 0304 	and.w	r3, r3, #4
 800b4b2:	617b      	str	r3, [r7, #20]
 800b4b4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b4b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b4ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b4bc:	2302      	movs	r3, #2
 800b4be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b4c0:	2303      	movs	r3, #3
 800b4c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b4cc:	f107 031c 	add.w	r3, r7, #28
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	480b      	ldr	r0, [pc, #44]	; (800b500 <HAL_RCC_MCOConfig+0xd0>)
 800b4d4:	f7fc fff2 	bl	80084bc <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b4d8:	4b07      	ldr	r3, [pc, #28]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b4da:	691b      	ldr	r3, [r3, #16]
 800b4dc:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	01d9      	lsls	r1, r3, #7
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	430b      	orrs	r3, r1
 800b4e8:	4903      	ldr	r1, [pc, #12]	; (800b4f8 <HAL_RCC_MCOConfig+0xc8>)
 800b4ea:	4313      	orrs	r3, r2
 800b4ec:	610b      	str	r3, [r1, #16]
}
 800b4ee:	bf00      	nop
 800b4f0:	3730      	adds	r7, #48	; 0x30
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}
 800b4f6:	bf00      	nop
 800b4f8:	58024400 	.word	0x58024400
 800b4fc:	58020000 	.word	0x58020000
 800b500:	58020800 	.word	0x58020800

0800b504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b504:	b480      	push	{r7}
 800b506:	b089      	sub	sp, #36	; 0x24
 800b508:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b50a:	4bb3      	ldr	r3, [pc, #716]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b50c:	691b      	ldr	r3, [r3, #16]
 800b50e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b512:	2b18      	cmp	r3, #24
 800b514:	f200 8155 	bhi.w	800b7c2 <HAL_RCC_GetSysClockFreq+0x2be>
 800b518:	a201      	add	r2, pc, #4	; (adr r2, 800b520 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b51a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b51e:	bf00      	nop
 800b520:	0800b585 	.word	0x0800b585
 800b524:	0800b7c3 	.word	0x0800b7c3
 800b528:	0800b7c3 	.word	0x0800b7c3
 800b52c:	0800b7c3 	.word	0x0800b7c3
 800b530:	0800b7c3 	.word	0x0800b7c3
 800b534:	0800b7c3 	.word	0x0800b7c3
 800b538:	0800b7c3 	.word	0x0800b7c3
 800b53c:	0800b7c3 	.word	0x0800b7c3
 800b540:	0800b5ab 	.word	0x0800b5ab
 800b544:	0800b7c3 	.word	0x0800b7c3
 800b548:	0800b7c3 	.word	0x0800b7c3
 800b54c:	0800b7c3 	.word	0x0800b7c3
 800b550:	0800b7c3 	.word	0x0800b7c3
 800b554:	0800b7c3 	.word	0x0800b7c3
 800b558:	0800b7c3 	.word	0x0800b7c3
 800b55c:	0800b7c3 	.word	0x0800b7c3
 800b560:	0800b5b1 	.word	0x0800b5b1
 800b564:	0800b7c3 	.word	0x0800b7c3
 800b568:	0800b7c3 	.word	0x0800b7c3
 800b56c:	0800b7c3 	.word	0x0800b7c3
 800b570:	0800b7c3 	.word	0x0800b7c3
 800b574:	0800b7c3 	.word	0x0800b7c3
 800b578:	0800b7c3 	.word	0x0800b7c3
 800b57c:	0800b7c3 	.word	0x0800b7c3
 800b580:	0800b5b7 	.word	0x0800b5b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b584:	4b94      	ldr	r3, [pc, #592]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f003 0320 	and.w	r3, r3, #32
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d009      	beq.n	800b5a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b590:	4b91      	ldr	r3, [pc, #580]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	08db      	lsrs	r3, r3, #3
 800b596:	f003 0303 	and.w	r3, r3, #3
 800b59a:	4a90      	ldr	r2, [pc, #576]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b59c:	fa22 f303 	lsr.w	r3, r2, r3
 800b5a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b5a2:	e111      	b.n	800b7c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b5a4:	4b8d      	ldr	r3, [pc, #564]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b5a6:	61bb      	str	r3, [r7, #24]
      break;
 800b5a8:	e10e      	b.n	800b7c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b5aa:	4b8d      	ldr	r3, [pc, #564]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b5ac:	61bb      	str	r3, [r7, #24]
      break;
 800b5ae:	e10b      	b.n	800b7c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b5b0:	4b8c      	ldr	r3, [pc, #560]	; (800b7e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b5b2:	61bb      	str	r3, [r7, #24]
      break;
 800b5b4:	e108      	b.n	800b7c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b5b6:	4b88      	ldr	r3, [pc, #544]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5ba:	f003 0303 	and.w	r3, r3, #3
 800b5be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b5c0:	4b85      	ldr	r3, [pc, #532]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5c4:	091b      	lsrs	r3, r3, #4
 800b5c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b5ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b5cc:	4b82      	ldr	r3, [pc, #520]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5d0:	f003 0301 	and.w	r3, r3, #1
 800b5d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b5d6:	4b80      	ldr	r3, [pc, #512]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5da:	08db      	lsrs	r3, r3, #3
 800b5dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b5e0:	68fa      	ldr	r2, [r7, #12]
 800b5e2:	fb02 f303 	mul.w	r3, r2, r3
 800b5e6:	ee07 3a90 	vmov	s15, r3
 800b5ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	f000 80e1 	beq.w	800b7bc <HAL_RCC_GetSysClockFreq+0x2b8>
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	f000 8083 	beq.w	800b708 <HAL_RCC_GetSysClockFreq+0x204>
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	2b02      	cmp	r3, #2
 800b606:	f200 80a1 	bhi.w	800b74c <HAL_RCC_GetSysClockFreq+0x248>
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d003      	beq.n	800b618 <HAL_RCC_GetSysClockFreq+0x114>
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	2b01      	cmp	r3, #1
 800b614:	d056      	beq.n	800b6c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b616:	e099      	b.n	800b74c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b618:	4b6f      	ldr	r3, [pc, #444]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f003 0320 	and.w	r3, r3, #32
 800b620:	2b00      	cmp	r3, #0
 800b622:	d02d      	beq.n	800b680 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b624:	4b6c      	ldr	r3, [pc, #432]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	08db      	lsrs	r3, r3, #3
 800b62a:	f003 0303 	and.w	r3, r3, #3
 800b62e:	4a6b      	ldr	r2, [pc, #428]	; (800b7dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b630:	fa22 f303 	lsr.w	r3, r2, r3
 800b634:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	ee07 3a90 	vmov	s15, r3
 800b63c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b640:	693b      	ldr	r3, [r7, #16]
 800b642:	ee07 3a90 	vmov	s15, r3
 800b646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b64a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b64e:	4b62      	ldr	r3, [pc, #392]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b656:	ee07 3a90 	vmov	s15, r3
 800b65a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b65e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b662:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b7e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b66a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b66e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b67a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b67e:	e087      	b.n	800b790 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	ee07 3a90 	vmov	s15, r3
 800b686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b68a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b7ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800b68e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b692:	4b51      	ldr	r3, [pc, #324]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b69a:	ee07 3a90 	vmov	s15, r3
 800b69e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6a2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b6a6:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b7e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b6aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b6b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b6c2:	e065      	b.n	800b790 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	ee07 3a90 	vmov	s15, r3
 800b6ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ce:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b7f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b6d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6d6:	4b40      	ldr	r3, [pc, #256]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b6d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6de:	ee07 3a90 	vmov	s15, r3
 800b6e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6e6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b6ea:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b7e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b6ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b6fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b702:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b706:	e043      	b.n	800b790 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b708:	693b      	ldr	r3, [r7, #16]
 800b70a:	ee07 3a90 	vmov	s15, r3
 800b70e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b712:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b7f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b71a:	4b2f      	ldr	r3, [pc, #188]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b71c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b71e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b722:	ee07 3a90 	vmov	s15, r3
 800b726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b72a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b72e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b7e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b73a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b73e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b742:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b746:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b74a:	e021      	b.n	800b790 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	ee07 3a90 	vmov	s15, r3
 800b752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b756:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b7f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b75a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b75e:	4b1e      	ldr	r3, [pc, #120]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b766:	ee07 3a90 	vmov	s15, r3
 800b76a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b76e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b772:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b7e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b77a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b77e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b78a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b78e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b790:	4b11      	ldr	r3, [pc, #68]	; (800b7d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b794:	0a5b      	lsrs	r3, r3, #9
 800b796:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b79a:	3301      	adds	r3, #1
 800b79c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	ee07 3a90 	vmov	s15, r3
 800b7a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7a8:	edd7 6a07 	vldr	s13, [r7, #28]
 800b7ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b7b4:	ee17 3a90 	vmov	r3, s15
 800b7b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b7ba:	e005      	b.n	800b7c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	61bb      	str	r3, [r7, #24]
      break;
 800b7c0:	e002      	b.n	800b7c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b7c2:	4b07      	ldr	r3, [pc, #28]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b7c4:	61bb      	str	r3, [r7, #24]
      break;
 800b7c6:	bf00      	nop
  }

  return sysclockfreq;
 800b7c8:	69bb      	ldr	r3, [r7, #24]
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3724      	adds	r7, #36	; 0x24
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d4:	4770      	bx	lr
 800b7d6:	bf00      	nop
 800b7d8:	58024400 	.word	0x58024400
 800b7dc:	03d09000 	.word	0x03d09000
 800b7e0:	003d0900 	.word	0x003d0900
 800b7e4:	02faf080 	.word	0x02faf080
 800b7e8:	46000000 	.word	0x46000000
 800b7ec:	4c742400 	.word	0x4c742400
 800b7f0:	4a742400 	.word	0x4a742400
 800b7f4:	4c3ebc20 	.word	0x4c3ebc20

0800b7f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b7fe:	f7ff fe81 	bl	800b504 <HAL_RCC_GetSysClockFreq>
 800b802:	4602      	mov	r2, r0
 800b804:	4b10      	ldr	r3, [pc, #64]	; (800b848 <HAL_RCC_GetHCLKFreq+0x50>)
 800b806:	699b      	ldr	r3, [r3, #24]
 800b808:	0a1b      	lsrs	r3, r3, #8
 800b80a:	f003 030f 	and.w	r3, r3, #15
 800b80e:	490f      	ldr	r1, [pc, #60]	; (800b84c <HAL_RCC_GetHCLKFreq+0x54>)
 800b810:	5ccb      	ldrb	r3, [r1, r3]
 800b812:	f003 031f 	and.w	r3, r3, #31
 800b816:	fa22 f303 	lsr.w	r3, r2, r3
 800b81a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b81c:	4b0a      	ldr	r3, [pc, #40]	; (800b848 <HAL_RCC_GetHCLKFreq+0x50>)
 800b81e:	699b      	ldr	r3, [r3, #24]
 800b820:	f003 030f 	and.w	r3, r3, #15
 800b824:	4a09      	ldr	r2, [pc, #36]	; (800b84c <HAL_RCC_GetHCLKFreq+0x54>)
 800b826:	5cd3      	ldrb	r3, [r2, r3]
 800b828:	f003 031f 	and.w	r3, r3, #31
 800b82c:	687a      	ldr	r2, [r7, #4]
 800b82e:	fa22 f303 	lsr.w	r3, r2, r3
 800b832:	4a07      	ldr	r2, [pc, #28]	; (800b850 <HAL_RCC_GetHCLKFreq+0x58>)
 800b834:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b836:	4a07      	ldr	r2, [pc, #28]	; (800b854 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b83c:	4b04      	ldr	r3, [pc, #16]	; (800b850 <HAL_RCC_GetHCLKFreq+0x58>)
 800b83e:	681b      	ldr	r3, [r3, #0]
}
 800b840:	4618      	mov	r0, r3
 800b842:	3708      	adds	r7, #8
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	58024400 	.word	0x58024400
 800b84c:	0801c7ec 	.word	0x0801c7ec
 800b850:	24000030 	.word	0x24000030
 800b854:	2400002c 	.word	0x2400002c

0800b858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b85c:	f7ff ffcc 	bl	800b7f8 <HAL_RCC_GetHCLKFreq>
 800b860:	4602      	mov	r2, r0
 800b862:	4b06      	ldr	r3, [pc, #24]	; (800b87c <HAL_RCC_GetPCLK1Freq+0x24>)
 800b864:	69db      	ldr	r3, [r3, #28]
 800b866:	091b      	lsrs	r3, r3, #4
 800b868:	f003 0307 	and.w	r3, r3, #7
 800b86c:	4904      	ldr	r1, [pc, #16]	; (800b880 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b86e:	5ccb      	ldrb	r3, [r1, r3]
 800b870:	f003 031f 	and.w	r3, r3, #31
 800b874:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b878:	4618      	mov	r0, r3
 800b87a:	bd80      	pop	{r7, pc}
 800b87c:	58024400 	.word	0x58024400
 800b880:	0801c7ec 	.word	0x0801c7ec

0800b884 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b888:	f7ff ffb6 	bl	800b7f8 <HAL_RCC_GetHCLKFreq>
 800b88c:	4602      	mov	r2, r0
 800b88e:	4b06      	ldr	r3, [pc, #24]	; (800b8a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b890:	69db      	ldr	r3, [r3, #28]
 800b892:	0a1b      	lsrs	r3, r3, #8
 800b894:	f003 0307 	and.w	r3, r3, #7
 800b898:	4904      	ldr	r1, [pc, #16]	; (800b8ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800b89a:	5ccb      	ldrb	r3, [r1, r3]
 800b89c:	f003 031f 	and.w	r3, r3, #31
 800b8a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	58024400 	.word	0x58024400
 800b8ac:	0801c7ec 	.word	0x0801c7ec

0800b8b0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b8b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b8b4:	b0c6      	sub	sp, #280	; 0x118
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b8bc:	2300      	movs	r3, #0
 800b8be:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b8c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d0:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800b8d4:	2500      	movs	r5, #0
 800b8d6:	ea54 0305 	orrs.w	r3, r4, r5
 800b8da:	d049      	beq.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b8dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b8e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b8e6:	d02f      	beq.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b8e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b8ec:	d828      	bhi.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b8ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b8f2:	d01a      	beq.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b8f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b8f8:	d822      	bhi.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d003      	beq.n	800b906 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b8fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b902:	d007      	beq.n	800b914 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b904:	e01c      	b.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b906:	4bab      	ldr	r3, [pc, #684]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b90a:	4aaa      	ldr	r2, [pc, #680]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b90c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b910:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b912:	e01a      	b.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b914:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b918:	3308      	adds	r3, #8
 800b91a:	2102      	movs	r1, #2
 800b91c:	4618      	mov	r0, r3
 800b91e:	f002 fa49 	bl	800ddb4 <RCCEx_PLL2_Config>
 800b922:	4603      	mov	r3, r0
 800b924:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b928:	e00f      	b.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b92a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b92e:	3328      	adds	r3, #40	; 0x28
 800b930:	2102      	movs	r1, #2
 800b932:	4618      	mov	r0, r3
 800b934:	f002 faf0 	bl	800df18 <RCCEx_PLL3_Config>
 800b938:	4603      	mov	r3, r0
 800b93a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b93e:	e004      	b.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b940:	2301      	movs	r3, #1
 800b942:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b946:	e000      	b.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b94a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d10a      	bne.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b952:	4b98      	ldr	r3, [pc, #608]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b956:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b95a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b95e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b960:	4a94      	ldr	r2, [pc, #592]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b962:	430b      	orrs	r3, r1
 800b964:	6513      	str	r3, [r2, #80]	; 0x50
 800b966:	e003      	b.n	800b970 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b968:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b96c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b970:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b978:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800b97c:	f04f 0900 	mov.w	r9, #0
 800b980:	ea58 0309 	orrs.w	r3, r8, r9
 800b984:	d047      	beq.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b986:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b98a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b98c:	2b04      	cmp	r3, #4
 800b98e:	d82a      	bhi.n	800b9e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b990:	a201      	add	r2, pc, #4	; (adr r2, 800b998 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b996:	bf00      	nop
 800b998:	0800b9ad 	.word	0x0800b9ad
 800b99c:	0800b9bb 	.word	0x0800b9bb
 800b9a0:	0800b9d1 	.word	0x0800b9d1
 800b9a4:	0800b9ef 	.word	0x0800b9ef
 800b9a8:	0800b9ef 	.word	0x0800b9ef
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9ac:	4b81      	ldr	r3, [pc, #516]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9b0:	4a80      	ldr	r2, [pc, #512]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b9b8:	e01a      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b9ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9be:	3308      	adds	r3, #8
 800b9c0:	2100      	movs	r1, #0
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f002 f9f6 	bl	800ddb4 <RCCEx_PLL2_Config>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b9ce:	e00f      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9d4:	3328      	adds	r3, #40	; 0x28
 800b9d6:	2100      	movs	r1, #0
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f002 fa9d 	bl	800df18 <RCCEx_PLL3_Config>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b9e4:	e004      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b9ec:	e000      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b9ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9f0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d10a      	bne.n	800ba0e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b9f8:	4b6e      	ldr	r3, [pc, #440]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9fc:	f023 0107 	bic.w	r1, r3, #7
 800ba00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba06:	4a6b      	ldr	r2, [pc, #428]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba08:	430b      	orrs	r3, r1
 800ba0a:	6513      	str	r3, [r2, #80]	; 0x50
 800ba0c:	e003      	b.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba0e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba12:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ba16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1e:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800ba22:	f04f 0b00 	mov.w	fp, #0
 800ba26:	ea5a 030b 	orrs.w	r3, sl, fp
 800ba2a:	d05b      	beq.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800ba2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800ba34:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800ba38:	d03b      	beq.n	800bab2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800ba3a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800ba3e:	d834      	bhi.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ba40:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ba44:	d037      	beq.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800ba46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ba4a:	d82e      	bhi.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ba4c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ba50:	d033      	beq.n	800baba <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800ba52:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ba56:	d828      	bhi.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ba58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba5c:	d01a      	beq.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800ba5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba62:	d822      	bhi.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d003      	beq.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800ba68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ba6c:	d007      	beq.n	800ba7e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800ba6e:	e01c      	b.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba70:	4b50      	ldr	r3, [pc, #320]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba74:	4a4f      	ldr	r2, [pc, #316]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ba7c:	e01e      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba82:	3308      	adds	r3, #8
 800ba84:	2100      	movs	r1, #0
 800ba86:	4618      	mov	r0, r3
 800ba88:	f002 f994 	bl	800ddb4 <RCCEx_PLL2_Config>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ba92:	e013      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba98:	3328      	adds	r3, #40	; 0x28
 800ba9a:	2100      	movs	r1, #0
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f002 fa3b 	bl	800df18 <RCCEx_PLL3_Config>
 800baa2:	4603      	mov	r3, r0
 800baa4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800baa8:	e008      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800baaa:	2301      	movs	r3, #1
 800baac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bab0:	e004      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800bab2:	bf00      	nop
 800bab4:	e002      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800bab6:	bf00      	nop
 800bab8:	e000      	b.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800baba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800babc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d10b      	bne.n	800badc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800bac4:	4b3b      	ldr	r3, [pc, #236]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bac8:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800bacc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bad0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bad4:	4a37      	ldr	r2, [pc, #220]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bad6:	430b      	orrs	r3, r1
 800bad8:	6593      	str	r3, [r2, #88]	; 0x58
 800bada:	e003      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800badc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bae0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800bae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baec:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800baf0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800baf4:	2300      	movs	r3, #0
 800baf6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bafa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800bafe:	460b      	mov	r3, r1
 800bb00:	4313      	orrs	r3, r2
 800bb02:	d05d      	beq.n	800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800bb04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb08:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800bb0c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800bb10:	d03b      	beq.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800bb12:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800bb16:	d834      	bhi.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800bb18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bb1c:	d037      	beq.n	800bb8e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800bb1e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bb22:	d82e      	bhi.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800bb24:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bb28:	d033      	beq.n	800bb92 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800bb2a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bb2e:	d828      	bhi.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800bb30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bb34:	d01a      	beq.n	800bb6c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800bb36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bb3a:	d822      	bhi.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d003      	beq.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800bb40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bb44:	d007      	beq.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800bb46:	e01c      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb48:	4b1a      	ldr	r3, [pc, #104]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bb4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb4c:	4a19      	ldr	r2, [pc, #100]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bb4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bb52:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bb54:	e01e      	b.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bb56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb5a:	3308      	adds	r3, #8
 800bb5c:	2100      	movs	r1, #0
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f002 f928 	bl	800ddb4 <RCCEx_PLL2_Config>
 800bb64:	4603      	mov	r3, r0
 800bb66:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800bb6a:	e013      	b.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bb6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb70:	3328      	adds	r3, #40	; 0x28
 800bb72:	2100      	movs	r1, #0
 800bb74:	4618      	mov	r0, r3
 800bb76:	f002 f9cf 	bl	800df18 <RCCEx_PLL3_Config>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bb80:	e008      	b.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800bb82:	2301      	movs	r3, #1
 800bb84:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bb88:	e004      	b.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800bb8a:	bf00      	nop
 800bb8c:	e002      	b.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800bb8e:	bf00      	nop
 800bb90:	e000      	b.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800bb92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb94:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d10d      	bne.n	800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800bb9c:	4b05      	ldr	r3, [pc, #20]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bb9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bba0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800bba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bba8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800bbac:	4a01      	ldr	r2, [pc, #4]	; (800bbb4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bbae:	430b      	orrs	r3, r1
 800bbb0:	6593      	str	r3, [r2, #88]	; 0x58
 800bbb2:	e005      	b.n	800bbc0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800bbb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbb8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bbbc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800bbc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc8:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800bbcc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bbd6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800bbda:	460b      	mov	r3, r1
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	d03a      	beq.n	800bc56 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800bbe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbe6:	2b30      	cmp	r3, #48	; 0x30
 800bbe8:	d01f      	beq.n	800bc2a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800bbea:	2b30      	cmp	r3, #48	; 0x30
 800bbec:	d819      	bhi.n	800bc22 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800bbee:	2b20      	cmp	r3, #32
 800bbf0:	d00c      	beq.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800bbf2:	2b20      	cmp	r3, #32
 800bbf4:	d815      	bhi.n	800bc22 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d019      	beq.n	800bc2e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800bbfa:	2b10      	cmp	r3, #16
 800bbfc:	d111      	bne.n	800bc22 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbfe:	4baa      	ldr	r3, [pc, #680]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc02:	4aa9      	ldr	r2, [pc, #676]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bc08:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800bc0a:	e011      	b.n	800bc30 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bc0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc10:	3308      	adds	r3, #8
 800bc12:	2102      	movs	r1, #2
 800bc14:	4618      	mov	r0, r3
 800bc16:	f002 f8cd 	bl	800ddb4 <RCCEx_PLL2_Config>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800bc20:	e006      	b.n	800bc30 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bc22:	2301      	movs	r3, #1
 800bc24:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bc28:	e002      	b.n	800bc30 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800bc2a:	bf00      	nop
 800bc2c:	e000      	b.n	800bc30 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800bc2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc30:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d10a      	bne.n	800bc4e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800bc38:	4b9b      	ldr	r3, [pc, #620]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc3c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800bc40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc46:	4a98      	ldr	r2, [pc, #608]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc48:	430b      	orrs	r3, r1
 800bc4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc4c:	e003      	b.n	800bc56 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc4e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bc52:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800bc56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800bc62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bc66:	2300      	movs	r3, #0
 800bc68:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bc6c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800bc70:	460b      	mov	r3, r1
 800bc72:	4313      	orrs	r3, r2
 800bc74:	d051      	beq.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800bc76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc80:	d035      	beq.n	800bcee <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800bc82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc86:	d82e      	bhi.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bc88:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bc8c:	d031      	beq.n	800bcf2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800bc8e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bc92:	d828      	bhi.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bc94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc98:	d01a      	beq.n	800bcd0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800bc9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc9e:	d822      	bhi.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d003      	beq.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800bca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bca8:	d007      	beq.n	800bcba <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800bcaa:	e01c      	b.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bcac:	4b7e      	ldr	r3, [pc, #504]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bcae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcb0:	4a7d      	ldr	r2, [pc, #500]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bcb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bcb6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bcb8:	e01c      	b.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bcba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcbe:	3308      	adds	r3, #8
 800bcc0:	2100      	movs	r1, #0
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f002 f876 	bl	800ddb4 <RCCEx_PLL2_Config>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bcce:	e011      	b.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bcd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcd4:	3328      	adds	r3, #40	; 0x28
 800bcd6:	2100      	movs	r1, #0
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f002 f91d 	bl	800df18 <RCCEx_PLL3_Config>
 800bcde:	4603      	mov	r3, r0
 800bce0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bce4:	e006      	b.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bcec:	e002      	b.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bcee:	bf00      	nop
 800bcf0:	e000      	b.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bcf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcf4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d10a      	bne.n	800bd12 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800bcfc:	4b6a      	ldr	r3, [pc, #424]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bcfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd00:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800bd04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd0a:	4a67      	ldr	r2, [pc, #412]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bd0c:	430b      	orrs	r3, r1
 800bd0e:	6513      	str	r3, [r2, #80]	; 0x50
 800bd10:	e003      	b.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd12:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bd16:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bd1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd22:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800bd26:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bd30:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800bd34:	460b      	mov	r3, r1
 800bd36:	4313      	orrs	r3, r2
 800bd38:	d053      	beq.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800bd3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bd44:	d033      	beq.n	800bdae <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800bd46:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bd4a:	d82c      	bhi.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bd50:	d02f      	beq.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800bd52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bd56:	d826      	bhi.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd58:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bd5c:	d02b      	beq.n	800bdb6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800bd5e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bd62:	d820      	bhi.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd68:	d012      	beq.n	800bd90 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800bd6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd6e:	d81a      	bhi.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d022      	beq.n	800bdba <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800bd74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd78:	d115      	bne.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd7e:	3308      	adds	r3, #8
 800bd80:	2101      	movs	r1, #1
 800bd82:	4618      	mov	r0, r3
 800bd84:	f002 f816 	bl	800ddb4 <RCCEx_PLL2_Config>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bd8e:	e015      	b.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd94:	3328      	adds	r3, #40	; 0x28
 800bd96:	2101      	movs	r1, #1
 800bd98:	4618      	mov	r0, r3
 800bd9a:	f002 f8bd 	bl	800df18 <RCCEx_PLL3_Config>
 800bd9e:	4603      	mov	r3, r0
 800bda0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bda4:	e00a      	b.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bda6:	2301      	movs	r3, #1
 800bda8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bdac:	e006      	b.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bdae:	bf00      	nop
 800bdb0:	e004      	b.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bdb2:	bf00      	nop
 800bdb4:	e002      	b.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bdb6:	bf00      	nop
 800bdb8:	e000      	b.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bdba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bdbc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d10a      	bne.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bdc4:	4b38      	ldr	r3, [pc, #224]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bdc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdc8:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800bdcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bdd2:	4a35      	ldr	r2, [pc, #212]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bdd4:	430b      	orrs	r3, r1
 800bdd6:	6513      	str	r3, [r2, #80]	; 0x50
 800bdd8:	e003      	b.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdda:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bdde:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bde2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdea:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800bdee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bdf8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	4313      	orrs	r3, r2
 800be00:	d058      	beq.n	800beb4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800be02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be06:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800be0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be0e:	d033      	beq.n	800be78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800be10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be14:	d82c      	bhi.n	800be70 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800be16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be1a:	d02f      	beq.n	800be7c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800be1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be20:	d826      	bhi.n	800be70 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800be22:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800be26:	d02b      	beq.n	800be80 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800be28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800be2c:	d820      	bhi.n	800be70 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800be2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be32:	d012      	beq.n	800be5a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800be34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be38:	d81a      	bhi.n	800be70 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d022      	beq.n	800be84 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800be3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be42:	d115      	bne.n	800be70 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be48:	3308      	adds	r3, #8
 800be4a:	2101      	movs	r1, #1
 800be4c:	4618      	mov	r0, r3
 800be4e:	f001 ffb1 	bl	800ddb4 <RCCEx_PLL2_Config>
 800be52:	4603      	mov	r3, r0
 800be54:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800be58:	e015      	b.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be5e:	3328      	adds	r3, #40	; 0x28
 800be60:	2101      	movs	r1, #1
 800be62:	4618      	mov	r0, r3
 800be64:	f002 f858 	bl	800df18 <RCCEx_PLL3_Config>
 800be68:	4603      	mov	r3, r0
 800be6a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800be6e:	e00a      	b.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800be70:	2301      	movs	r3, #1
 800be72:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800be76:	e006      	b.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be78:	bf00      	nop
 800be7a:	e004      	b.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be7c:	bf00      	nop
 800be7e:	e002      	b.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be80:	bf00      	nop
 800be82:	e000      	b.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be84:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be86:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d10e      	bne.n	800beac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800be8e:	4b06      	ldr	r3, [pc, #24]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800be90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be92:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800be96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be9a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800be9e:	4a02      	ldr	r2, [pc, #8]	; (800bea8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bea0:	430b      	orrs	r3, r1
 800bea2:	6593      	str	r3, [r2, #88]	; 0x58
 800bea4:	e006      	b.n	800beb4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800bea6:	bf00      	nop
 800bea8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800beac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800beb0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800beb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800beb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebc:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800bec0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bec4:	2300      	movs	r3, #0
 800bec6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800beca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800bece:	460b      	mov	r3, r1
 800bed0:	4313      	orrs	r3, r2
 800bed2:	d037      	beq.n	800bf44 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800bed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bed8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800beda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bede:	d00e      	beq.n	800befe <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800bee0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bee4:	d816      	bhi.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d018      	beq.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800beea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800beee:	d111      	bne.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bef0:	4bc4      	ldr	r3, [pc, #784]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bef4:	4ac3      	ldr	r2, [pc, #780]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800befa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800befc:	e00f      	b.n	800bf1e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800befe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf02:	3308      	adds	r3, #8
 800bf04:	2101      	movs	r1, #1
 800bf06:	4618      	mov	r0, r3
 800bf08:	f001 ff54 	bl	800ddb4 <RCCEx_PLL2_Config>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bf12:	e004      	b.n	800bf1e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf14:	2301      	movs	r3, #1
 800bf16:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bf1a:	e000      	b.n	800bf1e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800bf1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf1e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d10a      	bne.n	800bf3c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bf26:	4bb7      	ldr	r3, [pc, #732]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf2a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800bf2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bf34:	4ab3      	ldr	r2, [pc, #716]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf36:	430b      	orrs	r3, r1
 800bf38:	6513      	str	r3, [r2, #80]	; 0x50
 800bf3a:	e003      	b.n	800bf44 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf3c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf40:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bf44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf4c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800bf50:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bf54:	2300      	movs	r3, #0
 800bf56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bf5a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800bf5e:	460b      	mov	r3, r1
 800bf60:	4313      	orrs	r3, r2
 800bf62:	d039      	beq.n	800bfd8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800bf64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf6a:	2b03      	cmp	r3, #3
 800bf6c:	d81c      	bhi.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800bf6e:	a201      	add	r2, pc, #4	; (adr r2, 800bf74 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800bf70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf74:	0800bfb1 	.word	0x0800bfb1
 800bf78:	0800bf85 	.word	0x0800bf85
 800bf7c:	0800bf93 	.word	0x0800bf93
 800bf80:	0800bfb1 	.word	0x0800bfb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf84:	4b9f      	ldr	r3, [pc, #636]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf88:	4a9e      	ldr	r2, [pc, #632]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bf90:	e00f      	b.n	800bfb2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bf92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf96:	3308      	adds	r3, #8
 800bf98:	2102      	movs	r1, #2
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f001 ff0a 	bl	800ddb4 <RCCEx_PLL2_Config>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bfa6:	e004      	b.n	800bfb2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bfae:	e000      	b.n	800bfb2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800bfb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfb2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d10a      	bne.n	800bfd0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bfba:	4b92      	ldr	r3, [pc, #584]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bfbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfbe:	f023 0103 	bic.w	r1, r3, #3
 800bfc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bfc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bfc8:	4a8e      	ldr	r2, [pc, #568]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bfca:	430b      	orrs	r3, r1
 800bfcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bfce:	e003      	b.n	800bfd8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfd0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bfd4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bfd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800bfe4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bfe8:	2300      	movs	r3, #0
 800bfea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bfee:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bff2:	460b      	mov	r3, r1
 800bff4:	4313      	orrs	r3, r2
 800bff6:	f000 8099 	beq.w	800c12c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bffa:	4b83      	ldr	r3, [pc, #524]	; (800c208 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	4a82      	ldr	r2, [pc, #520]	; (800c208 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c004:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c006:	f7f8 f95b 	bl	80042c0 <HAL_GetTick>
 800c00a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c00e:	e00b      	b.n	800c028 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c010:	f7f8 f956 	bl	80042c0 <HAL_GetTick>
 800c014:	4602      	mov	r2, r0
 800c016:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c01a:	1ad3      	subs	r3, r2, r3
 800c01c:	2b64      	cmp	r3, #100	; 0x64
 800c01e:	d903      	bls.n	800c028 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800c020:	2303      	movs	r3, #3
 800c022:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c026:	e005      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c028:	4b77      	ldr	r3, [pc, #476]	; (800c208 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c030:	2b00      	cmp	r3, #0
 800c032:	d0ed      	beq.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800c034:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d173      	bne.n	800c124 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c03c:	4b71      	ldr	r3, [pc, #452]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c03e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c040:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c044:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c048:	4053      	eors	r3, r2
 800c04a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d015      	beq.n	800c07e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c052:	4b6c      	ldr	r3, [pc, #432]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c05a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c05e:	4b69      	ldr	r3, [pc, #420]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c062:	4a68      	ldr	r2, [pc, #416]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c068:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c06a:	4b66      	ldr	r3, [pc, #408]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c06c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c06e:	4a65      	ldr	r2, [pc, #404]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c074:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c076:	4a63      	ldr	r2, [pc, #396]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c078:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c07c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c07e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c082:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c08a:	d118      	bne.n	800c0be <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c08c:	f7f8 f918 	bl	80042c0 <HAL_GetTick>
 800c090:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c094:	e00d      	b.n	800c0b2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c096:	f7f8 f913 	bl	80042c0 <HAL_GetTick>
 800c09a:	4602      	mov	r2, r0
 800c09c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c0a0:	1ad2      	subs	r2, r2, r3
 800c0a2:	f241 3388 	movw	r3, #5000	; 0x1388
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d903      	bls.n	800c0b2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800c0aa:	2303      	movs	r3, #3
 800c0ac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800c0b0:	e005      	b.n	800c0be <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c0b2:	4b54      	ldr	r3, [pc, #336]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c0b6:	f003 0302 	and.w	r3, r3, #2
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d0eb      	beq.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800c0be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d129      	bne.n	800c11a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c0c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c0ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c0d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c0d6:	d10e      	bne.n	800c0f6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800c0d8:	4b4a      	ldr	r3, [pc, #296]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0da:	691b      	ldr	r3, [r3, #16]
 800c0dc:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800c0e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c0e8:	091a      	lsrs	r2, r3, #4
 800c0ea:	4b48      	ldr	r3, [pc, #288]	; (800c20c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800c0ec:	4013      	ands	r3, r2
 800c0ee:	4a45      	ldr	r2, [pc, #276]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0f0:	430b      	orrs	r3, r1
 800c0f2:	6113      	str	r3, [r2, #16]
 800c0f4:	e005      	b.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800c0f6:	4b43      	ldr	r3, [pc, #268]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0f8:	691b      	ldr	r3, [r3, #16]
 800c0fa:	4a42      	ldr	r2, [pc, #264]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c100:	6113      	str	r3, [r2, #16]
 800c102:	4b40      	ldr	r3, [pc, #256]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c104:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800c106:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c10a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c10e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c112:	4a3c      	ldr	r2, [pc, #240]	; (800c204 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c114:	430b      	orrs	r3, r1
 800c116:	6713      	str	r3, [r2, #112]	; 0x70
 800c118:	e008      	b.n	800c12c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c11a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c11e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800c122:	e003      	b.n	800c12c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c124:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c128:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c12c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c134:	f002 0301 	and.w	r3, r2, #1
 800c138:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c13c:	2300      	movs	r3, #0
 800c13e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c142:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800c146:	460b      	mov	r3, r1
 800c148:	4313      	orrs	r3, r2
 800c14a:	f000 808f 	beq.w	800c26c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c14e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c152:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c154:	2b28      	cmp	r3, #40	; 0x28
 800c156:	d871      	bhi.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800c158:	a201      	add	r2, pc, #4	; (adr r2, 800c160 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800c15a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c15e:	bf00      	nop
 800c160:	0800c245 	.word	0x0800c245
 800c164:	0800c23d 	.word	0x0800c23d
 800c168:	0800c23d 	.word	0x0800c23d
 800c16c:	0800c23d 	.word	0x0800c23d
 800c170:	0800c23d 	.word	0x0800c23d
 800c174:	0800c23d 	.word	0x0800c23d
 800c178:	0800c23d 	.word	0x0800c23d
 800c17c:	0800c23d 	.word	0x0800c23d
 800c180:	0800c211 	.word	0x0800c211
 800c184:	0800c23d 	.word	0x0800c23d
 800c188:	0800c23d 	.word	0x0800c23d
 800c18c:	0800c23d 	.word	0x0800c23d
 800c190:	0800c23d 	.word	0x0800c23d
 800c194:	0800c23d 	.word	0x0800c23d
 800c198:	0800c23d 	.word	0x0800c23d
 800c19c:	0800c23d 	.word	0x0800c23d
 800c1a0:	0800c227 	.word	0x0800c227
 800c1a4:	0800c23d 	.word	0x0800c23d
 800c1a8:	0800c23d 	.word	0x0800c23d
 800c1ac:	0800c23d 	.word	0x0800c23d
 800c1b0:	0800c23d 	.word	0x0800c23d
 800c1b4:	0800c23d 	.word	0x0800c23d
 800c1b8:	0800c23d 	.word	0x0800c23d
 800c1bc:	0800c23d 	.word	0x0800c23d
 800c1c0:	0800c245 	.word	0x0800c245
 800c1c4:	0800c23d 	.word	0x0800c23d
 800c1c8:	0800c23d 	.word	0x0800c23d
 800c1cc:	0800c23d 	.word	0x0800c23d
 800c1d0:	0800c23d 	.word	0x0800c23d
 800c1d4:	0800c23d 	.word	0x0800c23d
 800c1d8:	0800c23d 	.word	0x0800c23d
 800c1dc:	0800c23d 	.word	0x0800c23d
 800c1e0:	0800c245 	.word	0x0800c245
 800c1e4:	0800c23d 	.word	0x0800c23d
 800c1e8:	0800c23d 	.word	0x0800c23d
 800c1ec:	0800c23d 	.word	0x0800c23d
 800c1f0:	0800c23d 	.word	0x0800c23d
 800c1f4:	0800c23d 	.word	0x0800c23d
 800c1f8:	0800c23d 	.word	0x0800c23d
 800c1fc:	0800c23d 	.word	0x0800c23d
 800c200:	0800c245 	.word	0x0800c245
 800c204:	58024400 	.word	0x58024400
 800c208:	58024800 	.word	0x58024800
 800c20c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c210:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c214:	3308      	adds	r3, #8
 800c216:	2101      	movs	r1, #1
 800c218:	4618      	mov	r0, r3
 800c21a:	f001 fdcb 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c21e:	4603      	mov	r3, r0
 800c220:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c224:	e00f      	b.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c226:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c22a:	3328      	adds	r3, #40	; 0x28
 800c22c:	2101      	movs	r1, #1
 800c22e:	4618      	mov	r0, r3
 800c230:	f001 fe72 	bl	800df18 <RCCEx_PLL3_Config>
 800c234:	4603      	mov	r3, r0
 800c236:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c23a:	e004      	b.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c23c:	2301      	movs	r3, #1
 800c23e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c242:	e000      	b.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800c244:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c246:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d10a      	bne.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c24e:	4bbf      	ldr	r3, [pc, #764]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c252:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800c256:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c25a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c25c:	4abb      	ldr	r2, [pc, #748]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c25e:	430b      	orrs	r3, r1
 800c260:	6553      	str	r3, [r2, #84]	; 0x54
 800c262:	e003      	b.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c264:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c268:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c26c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c274:	f002 0302 	and.w	r3, r2, #2
 800c278:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c27c:	2300      	movs	r3, #0
 800c27e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c282:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800c286:	460b      	mov	r3, r1
 800c288:	4313      	orrs	r3, r2
 800c28a:	d041      	beq.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c28c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c292:	2b05      	cmp	r3, #5
 800c294:	d824      	bhi.n	800c2e0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800c296:	a201      	add	r2, pc, #4	; (adr r2, 800c29c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800c298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c29c:	0800c2e9 	.word	0x0800c2e9
 800c2a0:	0800c2b5 	.word	0x0800c2b5
 800c2a4:	0800c2cb 	.word	0x0800c2cb
 800c2a8:	0800c2e9 	.word	0x0800c2e9
 800c2ac:	0800c2e9 	.word	0x0800c2e9
 800c2b0:	0800c2e9 	.word	0x0800c2e9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c2b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2b8:	3308      	adds	r3, #8
 800c2ba:	2101      	movs	r1, #1
 800c2bc:	4618      	mov	r0, r3
 800c2be:	f001 fd79 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c2c8:	e00f      	b.n	800c2ea <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c2ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2ce:	3328      	adds	r3, #40	; 0x28
 800c2d0:	2101      	movs	r1, #1
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f001 fe20 	bl	800df18 <RCCEx_PLL3_Config>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c2de:	e004      	b.n	800c2ea <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c2e6:	e000      	b.n	800c2ea <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800c2e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2ea:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d10a      	bne.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c2f2:	4b96      	ldr	r3, [pc, #600]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c2f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2f6:	f023 0107 	bic.w	r1, r3, #7
 800c2fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c300:	4a92      	ldr	r2, [pc, #584]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c302:	430b      	orrs	r3, r1
 800c304:	6553      	str	r3, [r2, #84]	; 0x54
 800c306:	e003      	b.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c308:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c30c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c310:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c318:	f002 0304 	and.w	r3, r2, #4
 800c31c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c320:	2300      	movs	r3, #0
 800c322:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c326:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c32a:	460b      	mov	r3, r1
 800c32c:	4313      	orrs	r3, r2
 800c32e:	d044      	beq.n	800c3ba <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c330:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c338:	2b05      	cmp	r3, #5
 800c33a:	d825      	bhi.n	800c388 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800c33c:	a201      	add	r2, pc, #4	; (adr r2, 800c344 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800c33e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c342:	bf00      	nop
 800c344:	0800c391 	.word	0x0800c391
 800c348:	0800c35d 	.word	0x0800c35d
 800c34c:	0800c373 	.word	0x0800c373
 800c350:	0800c391 	.word	0x0800c391
 800c354:	0800c391 	.word	0x0800c391
 800c358:	0800c391 	.word	0x0800c391
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c35c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c360:	3308      	adds	r3, #8
 800c362:	2101      	movs	r1, #1
 800c364:	4618      	mov	r0, r3
 800c366:	f001 fd25 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c36a:	4603      	mov	r3, r0
 800c36c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c370:	e00f      	b.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c372:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c376:	3328      	adds	r3, #40	; 0x28
 800c378:	2101      	movs	r1, #1
 800c37a:	4618      	mov	r0, r3
 800c37c:	f001 fdcc 	bl	800df18 <RCCEx_PLL3_Config>
 800c380:	4603      	mov	r3, r0
 800c382:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c386:	e004      	b.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c388:	2301      	movs	r3, #1
 800c38a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c38e:	e000      	b.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800c390:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c392:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c396:	2b00      	cmp	r3, #0
 800c398:	d10b      	bne.n	800c3b2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c39a:	4b6c      	ldr	r3, [pc, #432]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c39c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c39e:	f023 0107 	bic.w	r1, r3, #7
 800c3a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3aa:	4a68      	ldr	r2, [pc, #416]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c3ac:	430b      	orrs	r3, r1
 800c3ae:	6593      	str	r3, [r2, #88]	; 0x58
 800c3b0:	e003      	b.n	800c3ba <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3b2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c3b6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c3ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c2:	f002 0320 	and.w	r3, r2, #32
 800c3c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c3d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	d055      	beq.n	800c486 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c3da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c3e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c3e6:	d033      	beq.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800c3e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c3ec:	d82c      	bhi.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c3ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3f2:	d02f      	beq.n	800c454 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800c3f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3f8:	d826      	bhi.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c3fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c3fe:	d02b      	beq.n	800c458 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800c400:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c404:	d820      	bhi.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c406:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c40a:	d012      	beq.n	800c432 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800c40c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c410:	d81a      	bhi.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c412:	2b00      	cmp	r3, #0
 800c414:	d022      	beq.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800c416:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c41a:	d115      	bne.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c41c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c420:	3308      	adds	r3, #8
 800c422:	2100      	movs	r1, #0
 800c424:	4618      	mov	r0, r3
 800c426:	f001 fcc5 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c42a:	4603      	mov	r3, r0
 800c42c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c430:	e015      	b.n	800c45e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c432:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c436:	3328      	adds	r3, #40	; 0x28
 800c438:	2102      	movs	r1, #2
 800c43a:	4618      	mov	r0, r3
 800c43c:	f001 fd6c 	bl	800df18 <RCCEx_PLL3_Config>
 800c440:	4603      	mov	r3, r0
 800c442:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c446:	e00a      	b.n	800c45e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c448:	2301      	movs	r3, #1
 800c44a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c44e:	e006      	b.n	800c45e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c450:	bf00      	nop
 800c452:	e004      	b.n	800c45e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c454:	bf00      	nop
 800c456:	e002      	b.n	800c45e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c458:	bf00      	nop
 800c45a:	e000      	b.n	800c45e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c45c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c45e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c462:	2b00      	cmp	r3, #0
 800c464:	d10b      	bne.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c466:	4b39      	ldr	r3, [pc, #228]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c46a:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800c46e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c472:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c476:	4a35      	ldr	r2, [pc, #212]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c478:	430b      	orrs	r3, r1
 800c47a:	6553      	str	r3, [r2, #84]	; 0x54
 800c47c:	e003      	b.n	800c486 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c47e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c482:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c486:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48e:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800c492:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c496:	2300      	movs	r3, #0
 800c498:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c49c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	4313      	orrs	r3, r2
 800c4a4:	d058      	beq.n	800c558 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c4a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c4ae:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c4b2:	d033      	beq.n	800c51c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800c4b4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c4b8:	d82c      	bhi.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c4ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4be:	d02f      	beq.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800c4c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4c4:	d826      	bhi.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c4c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c4ca:	d02b      	beq.n	800c524 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800c4cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c4d0:	d820      	bhi.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c4d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4d6:	d012      	beq.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800c4d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4dc:	d81a      	bhi.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d022      	beq.n	800c528 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800c4e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c4e6:	d115      	bne.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4ec:	3308      	adds	r3, #8
 800c4ee:	2100      	movs	r1, #0
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	f001 fc5f 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c4fc:	e015      	b.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c4fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c502:	3328      	adds	r3, #40	; 0x28
 800c504:	2102      	movs	r1, #2
 800c506:	4618      	mov	r0, r3
 800c508:	f001 fd06 	bl	800df18 <RCCEx_PLL3_Config>
 800c50c:	4603      	mov	r3, r0
 800c50e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c512:	e00a      	b.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c514:	2301      	movs	r3, #1
 800c516:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c51a:	e006      	b.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c51c:	bf00      	nop
 800c51e:	e004      	b.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c520:	bf00      	nop
 800c522:	e002      	b.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c524:	bf00      	nop
 800c526:	e000      	b.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c528:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c52a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d10e      	bne.n	800c550 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c532:	4b06      	ldr	r3, [pc, #24]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c536:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800c53a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c53e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c542:	4a02      	ldr	r2, [pc, #8]	; (800c54c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c544:	430b      	orrs	r3, r1
 800c546:	6593      	str	r3, [r2, #88]	; 0x58
 800c548:	e006      	b.n	800c558 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800c54a:	bf00      	nop
 800c54c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c550:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c554:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c558:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c560:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800c564:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c568:	2300      	movs	r3, #0
 800c56a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c56e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800c572:	460b      	mov	r3, r1
 800c574:	4313      	orrs	r3, r2
 800c576:	d055      	beq.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c578:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c57c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c580:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c584:	d033      	beq.n	800c5ee <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800c586:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c58a:	d82c      	bhi.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c58c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c590:	d02f      	beq.n	800c5f2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800c592:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c596:	d826      	bhi.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c598:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c59c:	d02b      	beq.n	800c5f6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800c59e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c5a2:	d820      	bhi.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c5a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c5a8:	d012      	beq.n	800c5d0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800c5aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c5ae:	d81a      	bhi.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d022      	beq.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800c5b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c5b8:	d115      	bne.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c5ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5be:	3308      	adds	r3, #8
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f001 fbf6 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c5ce:	e015      	b.n	800c5fc <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c5d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5d4:	3328      	adds	r3, #40	; 0x28
 800c5d6:	2102      	movs	r1, #2
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f001 fc9d 	bl	800df18 <RCCEx_PLL3_Config>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c5e4:	e00a      	b.n	800c5fc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c5ec:	e006      	b.n	800c5fc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5ee:	bf00      	nop
 800c5f0:	e004      	b.n	800c5fc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5f2:	bf00      	nop
 800c5f4:	e002      	b.n	800c5fc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5f6:	bf00      	nop
 800c5f8:	e000      	b.n	800c5fc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5fc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c600:	2b00      	cmp	r3, #0
 800c602:	d10b      	bne.n	800c61c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c604:	4ba0      	ldr	r3, [pc, #640]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c608:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800c60c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c610:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c614:	4a9c      	ldr	r2, [pc, #624]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c616:	430b      	orrs	r3, r1
 800c618:	6593      	str	r3, [r2, #88]	; 0x58
 800c61a:	e003      	b.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c61c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c620:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800c624:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62c:	f002 0308 	and.w	r3, r2, #8
 800c630:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c634:	2300      	movs	r3, #0
 800c636:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c63a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800c63e:	460b      	mov	r3, r1
 800c640:	4313      	orrs	r3, r2
 800c642:	d01e      	beq.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800c644:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c648:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c64c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c650:	d10c      	bne.n	800c66c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c652:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c656:	3328      	adds	r3, #40	; 0x28
 800c658:	2102      	movs	r1, #2
 800c65a:	4618      	mov	r0, r3
 800c65c:	f001 fc5c 	bl	800df18 <RCCEx_PLL3_Config>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	d002      	beq.n	800c66c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800c666:	2301      	movs	r3, #1
 800c668:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800c66c:	4b86      	ldr	r3, [pc, #536]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c66e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c670:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c674:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c678:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c67c:	4a82      	ldr	r2, [pc, #520]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c67e:	430b      	orrs	r3, r1
 800c680:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c682:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68a:	f002 0310 	and.w	r3, r2, #16
 800c68e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c692:	2300      	movs	r3, #0
 800c694:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c698:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800c69c:	460b      	mov	r3, r1
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	d01e      	beq.n	800c6e0 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c6a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c6aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c6ae:	d10c      	bne.n	800c6ca <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c6b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6b4:	3328      	adds	r3, #40	; 0x28
 800c6b6:	2102      	movs	r1, #2
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f001 fc2d 	bl	800df18 <RCCEx_PLL3_Config>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d002      	beq.n	800c6ca <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c6ca:	4b6f      	ldr	r3, [pc, #444]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c6cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c6ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c6d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c6da:	4a6b      	ldr	r2, [pc, #428]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c6dc:	430b      	orrs	r3, r1
 800c6de:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c6e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e8:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800c6ec:	67bb      	str	r3, [r7, #120]	; 0x78
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c6f2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	d03e      	beq.n	800c77a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c6fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c700:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c704:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c708:	d022      	beq.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800c70a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c70e:	d81b      	bhi.n	800c748 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800c710:	2b00      	cmp	r3, #0
 800c712:	d003      	beq.n	800c71c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800c714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c718:	d00b      	beq.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800c71a:	e015      	b.n	800c748 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c71c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c720:	3308      	adds	r3, #8
 800c722:	2100      	movs	r1, #0
 800c724:	4618      	mov	r0, r3
 800c726:	f001 fb45 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c72a:	4603      	mov	r3, r0
 800c72c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c730:	e00f      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c732:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c736:	3328      	adds	r3, #40	; 0x28
 800c738:	2102      	movs	r1, #2
 800c73a:	4618      	mov	r0, r3
 800c73c:	f001 fbec 	bl	800df18 <RCCEx_PLL3_Config>
 800c740:	4603      	mov	r3, r0
 800c742:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c746:	e004      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c748:	2301      	movs	r3, #1
 800c74a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c74e:	e000      	b.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800c750:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c752:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c756:	2b00      	cmp	r3, #0
 800c758:	d10b      	bne.n	800c772 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c75a:	4b4b      	ldr	r3, [pc, #300]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c75c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c75e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800c762:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c766:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c76a:	4a47      	ldr	r2, [pc, #284]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c76c:	430b      	orrs	r3, r1
 800c76e:	6593      	str	r3, [r2, #88]	; 0x58
 800c770:	e003      	b.n	800c77a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c772:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c776:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c77a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c77e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c782:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800c786:	673b      	str	r3, [r7, #112]	; 0x70
 800c788:	2300      	movs	r3, #0
 800c78a:	677b      	str	r3, [r7, #116]	; 0x74
 800c78c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800c790:	460b      	mov	r3, r1
 800c792:	4313      	orrs	r3, r2
 800c794:	d03b      	beq.n	800c80e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c796:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c79a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c79e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c7a2:	d01f      	beq.n	800c7e4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800c7a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c7a8:	d818      	bhi.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800c7aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c7ae:	d003      	beq.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800c7b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c7b4:	d007      	beq.n	800c7c6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800c7b6:	e011      	b.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c7b8:	4b33      	ldr	r3, [pc, #204]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c7ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7bc:	4a32      	ldr	r2, [pc, #200]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c7be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c7c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c7c4:	e00f      	b.n	800c7e6 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c7c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7ca:	3328      	adds	r3, #40	; 0x28
 800c7cc:	2101      	movs	r1, #1
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f001 fba2 	bl	800df18 <RCCEx_PLL3_Config>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800c7da:	e004      	b.n	800c7e6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c7dc:	2301      	movs	r3, #1
 800c7de:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c7e2:	e000      	b.n	800c7e6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800c7e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7e6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d10b      	bne.n	800c806 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c7ee:	4b26      	ldr	r3, [pc, #152]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c7f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7f2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800c7f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c7fe:	4a22      	ldr	r2, [pc, #136]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c800:	430b      	orrs	r3, r1
 800c802:	6553      	str	r3, [r2, #84]	; 0x54
 800c804:	e003      	b.n	800c80e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c806:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c80a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c80e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c816:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800c81a:	66bb      	str	r3, [r7, #104]	; 0x68
 800c81c:	2300      	movs	r3, #0
 800c81e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c820:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800c824:	460b      	mov	r3, r1
 800c826:	4313      	orrs	r3, r2
 800c828:	d034      	beq.n	800c894 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c82a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c82e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c830:	2b00      	cmp	r3, #0
 800c832:	d003      	beq.n	800c83c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800c834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c838:	d007      	beq.n	800c84a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800c83a:	e011      	b.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c83c:	4b12      	ldr	r3, [pc, #72]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c83e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c840:	4a11      	ldr	r2, [pc, #68]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c842:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c846:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c848:	e00e      	b.n	800c868 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c84a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c84e:	3308      	adds	r3, #8
 800c850:	2102      	movs	r1, #2
 800c852:	4618      	mov	r0, r3
 800c854:	f001 faae 	bl	800ddb4 <RCCEx_PLL2_Config>
 800c858:	4603      	mov	r3, r0
 800c85a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c85e:	e003      	b.n	800c868 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800c860:	2301      	movs	r3, #1
 800c862:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c866:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c868:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d10d      	bne.n	800c88c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c870:	4b05      	ldr	r3, [pc, #20]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c874:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c878:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c87c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c87e:	4a02      	ldr	r2, [pc, #8]	; (800c888 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c880:	430b      	orrs	r3, r1
 800c882:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c884:	e006      	b.n	800c894 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800c886:	bf00      	nop
 800c888:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c88c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c890:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c894:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800c8a0:	663b      	str	r3, [r7, #96]	; 0x60
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	667b      	str	r3, [r7, #100]	; 0x64
 800c8a6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800c8aa:	460b      	mov	r3, r1
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	d00c      	beq.n	800c8ca <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8b4:	3328      	adds	r3, #40	; 0x28
 800c8b6:	2102      	movs	r1, #2
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f001 fb2d 	bl	800df18 <RCCEx_PLL3_Config>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d002      	beq.n	800c8ca <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800c8c4:	2301      	movs	r3, #1
 800c8c6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c8ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800c8d6:	65bb      	str	r3, [r7, #88]	; 0x58
 800c8d8:	2300      	movs	r3, #0
 800c8da:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c8dc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800c8e0:	460b      	mov	r3, r1
 800c8e2:	4313      	orrs	r3, r2
 800c8e4:	d036      	beq.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c8e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c8ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8f0:	d018      	beq.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800c8f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8f6:	d811      	bhi.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c8f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c8fc:	d014      	beq.n	800c928 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800c8fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c902:	d80b      	bhi.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c904:	2b00      	cmp	r3, #0
 800c906:	d011      	beq.n	800c92c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800c908:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c90c:	d106      	bne.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c90e:	4bb7      	ldr	r3, [pc, #732]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c912:	4ab6      	ldr	r2, [pc, #728]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c918:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c91a:	e008      	b.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c91c:	2301      	movs	r3, #1
 800c91e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c922:	e004      	b.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c924:	bf00      	nop
 800c926:	e002      	b.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c928:	bf00      	nop
 800c92a:	e000      	b.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c92c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c92e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c932:	2b00      	cmp	r3, #0
 800c934:	d10a      	bne.n	800c94c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c936:	4bad      	ldr	r3, [pc, #692]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c93a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c93e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c942:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c944:	4aa9      	ldr	r2, [pc, #676]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c946:	430b      	orrs	r3, r1
 800c948:	6553      	str	r3, [r2, #84]	; 0x54
 800c94a:	e003      	b.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c94c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c950:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c954:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800c960:	653b      	str	r3, [r7, #80]	; 0x50
 800c962:	2300      	movs	r3, #0
 800c964:	657b      	str	r3, [r7, #84]	; 0x54
 800c966:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800c96a:	460b      	mov	r3, r1
 800c96c:	4313      	orrs	r3, r2
 800c96e:	d009      	beq.n	800c984 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c970:	4b9e      	ldr	r3, [pc, #632]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c972:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c974:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c978:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c97c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c97e:	4a9b      	ldr	r2, [pc, #620]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c980:	430b      	orrs	r3, r1
 800c982:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c984:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800c990:	64bb      	str	r3, [r7, #72]	; 0x48
 800c992:	2300      	movs	r3, #0
 800c994:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c996:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800c99a:	460b      	mov	r3, r1
 800c99c:	4313      	orrs	r3, r2
 800c99e:	d009      	beq.n	800c9b4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c9a0:	4b92      	ldr	r3, [pc, #584]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9a4:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800c9a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c9ae:	4a8f      	ldr	r2, [pc, #572]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9b0:	430b      	orrs	r3, r1
 800c9b2:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c9b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9bc:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800c9c0:	643b      	str	r3, [r7, #64]	; 0x40
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	647b      	str	r3, [r7, #68]	; 0x44
 800c9c6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800c9ca:	460b      	mov	r3, r1
 800c9cc:	4313      	orrs	r3, r2
 800c9ce:	d00e      	beq.n	800c9ee <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c9d0:	4b86      	ldr	r3, [pc, #536]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9d2:	691b      	ldr	r3, [r3, #16]
 800c9d4:	4a85      	ldr	r2, [pc, #532]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c9da:	6113      	str	r3, [r2, #16]
 800c9dc:	4b83      	ldr	r3, [pc, #524]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9de:	6919      	ldr	r1, [r3, #16]
 800c9e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c9e8:	4a80      	ldr	r2, [pc, #512]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9ea:	430b      	orrs	r3, r1
 800c9ec:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c9ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f6:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800c9fa:	63bb      	str	r3, [r7, #56]	; 0x38
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ca00:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800ca04:	460b      	mov	r3, r1
 800ca06:	4313      	orrs	r3, r2
 800ca08:	d009      	beq.n	800ca1e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ca0a:	4b78      	ldr	r3, [pc, #480]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800ca0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca0e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800ca12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca18:	4a74      	ldr	r2, [pc, #464]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800ca1a:	430b      	orrs	r3, r1
 800ca1c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ca1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca26:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800ca2a:	633b      	str	r3, [r7, #48]	; 0x30
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	637b      	str	r3, [r7, #52]	; 0x34
 800ca30:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800ca34:	460b      	mov	r3, r1
 800ca36:	4313      	orrs	r3, r2
 800ca38:	d00a      	beq.n	800ca50 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ca3a:	4b6c      	ldr	r3, [pc, #432]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800ca3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca3e:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800ca42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca4a:	4a68      	ldr	r2, [pc, #416]	; (800cbec <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800ca4c:	430b      	orrs	r3, r1
 800ca4e:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ca50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca58:	2100      	movs	r1, #0
 800ca5a:	62b9      	str	r1, [r7, #40]	; 0x28
 800ca5c:	f003 0301 	and.w	r3, r3, #1
 800ca60:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca62:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800ca66:	460b      	mov	r3, r1
 800ca68:	4313      	orrs	r3, r2
 800ca6a:	d011      	beq.n	800ca90 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ca6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca70:	3308      	adds	r3, #8
 800ca72:	2100      	movs	r1, #0
 800ca74:	4618      	mov	r0, r3
 800ca76:	f001 f99d 	bl	800ddb4 <RCCEx_PLL2_Config>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ca80:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d003      	beq.n	800ca90 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca88:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca8c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ca90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca98:	2100      	movs	r1, #0
 800ca9a:	6239      	str	r1, [r7, #32]
 800ca9c:	f003 0302 	and.w	r3, r3, #2
 800caa0:	627b      	str	r3, [r7, #36]	; 0x24
 800caa2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800caa6:	460b      	mov	r3, r1
 800caa8:	4313      	orrs	r3, r2
 800caaa:	d011      	beq.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800caac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cab0:	3308      	adds	r3, #8
 800cab2:	2101      	movs	r1, #1
 800cab4:	4618      	mov	r0, r3
 800cab6:	f001 f97d 	bl	800ddb4 <RCCEx_PLL2_Config>
 800caba:	4603      	mov	r3, r0
 800cabc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cac0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d003      	beq.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cac8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cacc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800cad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad8:	2100      	movs	r1, #0
 800cada:	61b9      	str	r1, [r7, #24]
 800cadc:	f003 0304 	and.w	r3, r3, #4
 800cae0:	61fb      	str	r3, [r7, #28]
 800cae2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800cae6:	460b      	mov	r3, r1
 800cae8:	4313      	orrs	r3, r2
 800caea:	d011      	beq.n	800cb10 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800caec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800caf0:	3308      	adds	r3, #8
 800caf2:	2102      	movs	r1, #2
 800caf4:	4618      	mov	r0, r3
 800caf6:	f001 f95d 	bl	800ddb4 <RCCEx_PLL2_Config>
 800cafa:	4603      	mov	r3, r0
 800cafc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cb00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d003      	beq.n	800cb10 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb08:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb0c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800cb10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb18:	2100      	movs	r1, #0
 800cb1a:	6139      	str	r1, [r7, #16]
 800cb1c:	f003 0308 	and.w	r3, r3, #8
 800cb20:	617b      	str	r3, [r7, #20]
 800cb22:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800cb26:	460b      	mov	r3, r1
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	d011      	beq.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb30:	3328      	adds	r3, #40	; 0x28
 800cb32:	2100      	movs	r1, #0
 800cb34:	4618      	mov	r0, r3
 800cb36:	f001 f9ef 	bl	800df18 <RCCEx_PLL3_Config>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800cb40:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d003      	beq.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb48:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb4c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800cb50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb58:	2100      	movs	r1, #0
 800cb5a:	60b9      	str	r1, [r7, #8]
 800cb5c:	f003 0310 	and.w	r3, r3, #16
 800cb60:	60fb      	str	r3, [r7, #12]
 800cb62:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800cb66:	460b      	mov	r3, r1
 800cb68:	4313      	orrs	r3, r2
 800cb6a:	d011      	beq.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cb6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb70:	3328      	adds	r3, #40	; 0x28
 800cb72:	2101      	movs	r1, #1
 800cb74:	4618      	mov	r0, r3
 800cb76:	f001 f9cf 	bl	800df18 <RCCEx_PLL3_Config>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cb80:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d003      	beq.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb88:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb8c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800cb90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb98:	2100      	movs	r1, #0
 800cb9a:	6039      	str	r1, [r7, #0]
 800cb9c:	f003 0320 	and.w	r3, r3, #32
 800cba0:	607b      	str	r3, [r7, #4]
 800cba2:	e9d7 1200 	ldrd	r1, r2, [r7]
 800cba6:	460b      	mov	r3, r1
 800cba8:	4313      	orrs	r3, r2
 800cbaa:	d011      	beq.n	800cbd0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cbac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cbb0:	3328      	adds	r3, #40	; 0x28
 800cbb2:	2102      	movs	r1, #2
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f001 f9af 	bl	800df18 <RCCEx_PLL3_Config>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cbc0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d003      	beq.n	800cbd0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cbc8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cbcc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800cbd0:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d101      	bne.n	800cbdc <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800cbd8:	2300      	movs	r3, #0
 800cbda:	e000      	b.n	800cbde <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800cbdc:	2301      	movs	r3, #1
}
 800cbde:	4618      	mov	r0, r3
 800cbe0:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cbea:	bf00      	nop
 800cbec:	58024400 	.word	0x58024400

0800cbf0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b090      	sub	sp, #64	; 0x40
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800cbfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cbfe:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800cc02:	430b      	orrs	r3, r1
 800cc04:	f040 8094 	bne.w	800cd30 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800cc08:	4b9b      	ldr	r3, [pc, #620]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc0c:	f003 0307 	and.w	r3, r3, #7
 800cc10:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cc12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc14:	2b04      	cmp	r3, #4
 800cc16:	f200 8087 	bhi.w	800cd28 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800cc1a:	a201      	add	r2, pc, #4	; (adr r2, 800cc20 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800cc1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc20:	0800cc35 	.word	0x0800cc35
 800cc24:	0800cc5d 	.word	0x0800cc5d
 800cc28:	0800cc85 	.word	0x0800cc85
 800cc2c:	0800cd21 	.word	0x0800cd21
 800cc30:	0800ccad 	.word	0x0800ccad
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cc34:	4b90      	ldr	r3, [pc, #576]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cc3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cc40:	d108      	bne.n	800cc54 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cc42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cc46:	4618      	mov	r0, r3
 800cc48:	f000 ff62 	bl	800db10 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cc4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc50:	f000 bc93 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc54:	2300      	movs	r3, #0
 800cc56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc58:	f000 bc8f 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc5c:	4b86      	ldr	r3, [pc, #536]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc64:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cc68:	d108      	bne.n	800cc7c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc6a:	f107 0318 	add.w	r3, r7, #24
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f000 fca6 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cc74:	69bb      	ldr	r3, [r7, #24]
 800cc76:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc78:	f000 bc7f 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc80:	f000 bc7b 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc84:	4b7c      	ldr	r3, [pc, #496]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cc8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc90:	d108      	bne.n	800cca4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc92:	f107 030c 	add.w	r3, r7, #12
 800cc96:	4618      	mov	r0, r3
 800cc98:	f000 fde6 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cca0:	f000 bc6b 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cca4:	2300      	movs	r3, #0
 800cca6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cca8:	f000 bc67 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ccac:	4b72      	ldr	r3, [pc, #456]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ccb0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ccb4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ccb6:	4b70      	ldr	r3, [pc, #448]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f003 0304 	and.w	r3, r3, #4
 800ccbe:	2b04      	cmp	r3, #4
 800ccc0:	d10c      	bne.n	800ccdc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800ccc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d109      	bne.n	800ccdc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ccc8:	4b6b      	ldr	r3, [pc, #428]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	08db      	lsrs	r3, r3, #3
 800ccce:	f003 0303 	and.w	r3, r3, #3
 800ccd2:	4a6a      	ldr	r2, [pc, #424]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800ccd4:	fa22 f303 	lsr.w	r3, r2, r3
 800ccd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ccda:	e01f      	b.n	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ccdc:	4b66      	ldr	r3, [pc, #408]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cce4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cce8:	d106      	bne.n	800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800ccea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ccf0:	d102      	bne.n	800ccf8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ccf2:	4b63      	ldr	r3, [pc, #396]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ccf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ccf6:	e011      	b.n	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ccf8:	4b5f      	ldr	r3, [pc, #380]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cd04:	d106      	bne.n	800cd14 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800cd06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd0c:	d102      	bne.n	800cd14 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cd0e:	4b5d      	ldr	r3, [pc, #372]	; (800ce84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cd10:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd12:	e003      	b.n	800cd1c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cd14:	2300      	movs	r3, #0
 800cd16:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cd18:	f000 bc2f 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cd1c:	f000 bc2d 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cd20:	4b59      	ldr	r3, [pc, #356]	; (800ce88 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cd22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd24:	f000 bc29 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd2c:	f000 bc25 	b.w	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800cd30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd34:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800cd38:	430b      	orrs	r3, r1
 800cd3a:	f040 80a7 	bne.w	800ce8c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800cd3e:	4b4e      	ldr	r3, [pc, #312]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd42:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800cd46:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cd48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd4a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cd4e:	d054      	beq.n	800cdfa <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800cd50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd52:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cd56:	f200 808b 	bhi.w	800ce70 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cd5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd5c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cd60:	f000 8083 	beq.w	800ce6a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800cd64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd66:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cd6a:	f200 8081 	bhi.w	800ce70 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cd6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cd74:	d02f      	beq.n	800cdd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800cd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cd7c:	d878      	bhi.n	800ce70 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cd7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d004      	beq.n	800cd8e <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800cd84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cd8a:	d012      	beq.n	800cdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800cd8c:	e070      	b.n	800ce70 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd8e:	4b3a      	ldr	r3, [pc, #232]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cd9a:	d107      	bne.n	800cdac <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cda0:	4618      	mov	r0, r3
 800cda2:	f000 feb5 	bl	800db10 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cda6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cda8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdaa:	e3e6      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cdac:	2300      	movs	r3, #0
 800cdae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cdb0:	e3e3      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cdb2:	4b31      	ldr	r3, [pc, #196]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cdba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cdbe:	d107      	bne.n	800cdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cdc0:	f107 0318 	add.w	r3, r7, #24
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f000 fbfb 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cdca:	69bb      	ldr	r3, [r7, #24]
 800cdcc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdce:	e3d4      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cdd4:	e3d1      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cdd6:	4b28      	ldr	r3, [pc, #160]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cdde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cde2:	d107      	bne.n	800cdf4 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cde4:	f107 030c 	add.w	r3, r7, #12
 800cde8:	4618      	mov	r0, r3
 800cdea:	f000 fd3d 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdf2:	e3c2      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cdf8:	e3bf      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cdfa:	4b1f      	ldr	r3, [pc, #124]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cdfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cdfe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ce02:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ce04:	4b1c      	ldr	r3, [pc, #112]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f003 0304 	and.w	r3, r3, #4
 800ce0c:	2b04      	cmp	r3, #4
 800ce0e:	d10c      	bne.n	800ce2a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800ce10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d109      	bne.n	800ce2a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce16:	4b18      	ldr	r3, [pc, #96]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	08db      	lsrs	r3, r3, #3
 800ce1c:	f003 0303 	and.w	r3, r3, #3
 800ce20:	4a16      	ldr	r2, [pc, #88]	; (800ce7c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800ce22:	fa22 f303 	lsr.w	r3, r2, r3
 800ce26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce28:	e01e      	b.n	800ce68 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ce2a:	4b13      	ldr	r3, [pc, #76]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ce36:	d106      	bne.n	800ce46 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800ce38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ce3e:	d102      	bne.n	800ce46 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ce40:	4b0f      	ldr	r3, [pc, #60]	; (800ce80 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ce42:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce44:	e010      	b.n	800ce68 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ce46:	4b0c      	ldr	r3, [pc, #48]	; (800ce78 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ce52:	d106      	bne.n	800ce62 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800ce54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ce5a:	d102      	bne.n	800ce62 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ce5c:	4b09      	ldr	r3, [pc, #36]	; (800ce84 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ce5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce60:	e002      	b.n	800ce68 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ce62:	2300      	movs	r3, #0
 800ce64:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ce66:	e388      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ce68:	e387      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ce6a:	4b07      	ldr	r3, [pc, #28]	; (800ce88 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ce6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce6e:	e384      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ce70:	2300      	movs	r3, #0
 800ce72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce74:	e381      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ce76:	bf00      	nop
 800ce78:	58024400 	.word	0x58024400
 800ce7c:	03d09000 	.word	0x03d09000
 800ce80:	003d0900 	.word	0x003d0900
 800ce84:	02faf080 	.word	0x02faf080
 800ce88:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ce8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce90:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800ce94:	430b      	orrs	r3, r1
 800ce96:	f040 809c 	bne.w	800cfd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ce9a:	4b9e      	ldr	r3, [pc, #632]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce9e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800cea2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cea6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ceaa:	d054      	beq.n	800cf56 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800ceac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ceb2:	f200 808b 	bhi.w	800cfcc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ceb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceb8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cebc:	f000 8083 	beq.w	800cfc6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800cec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cec2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cec6:	f200 8081 	bhi.w	800cfcc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ceca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cecc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ced0:	d02f      	beq.n	800cf32 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800ced2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ced4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ced8:	d878      	bhi.n	800cfcc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ceda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d004      	beq.n	800ceea <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800cee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cee2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cee6:	d012      	beq.n	800cf0e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800cee8:	e070      	b.n	800cfcc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ceea:	4b8a      	ldr	r3, [pc, #552]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cef2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cef6:	d107      	bne.n	800cf08 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cefc:	4618      	mov	r0, r3
 800cefe:	f000 fe07 	bl	800db10 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cf02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf04:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf06:	e338      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf0c:	e335      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cf0e:	4b81      	ldr	r3, [pc, #516]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cf16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cf1a:	d107      	bne.n	800cf2c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf1c:	f107 0318 	add.w	r3, r7, #24
 800cf20:	4618      	mov	r0, r3
 800cf22:	f000 fb4d 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cf26:	69bb      	ldr	r3, [r7, #24]
 800cf28:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf2a:	e326      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf30:	e323      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cf32:	4b78      	ldr	r3, [pc, #480]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cf3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cf3e:	d107      	bne.n	800cf50 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cf40:	f107 030c 	add.w	r3, r7, #12
 800cf44:	4618      	mov	r0, r3
 800cf46:	f000 fc8f 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf4e:	e314      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cf50:	2300      	movs	r3, #0
 800cf52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf54:	e311      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cf56:	4b6f      	ldr	r3, [pc, #444]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cf5e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cf60:	4b6c      	ldr	r3, [pc, #432]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f003 0304 	and.w	r3, r3, #4
 800cf68:	2b04      	cmp	r3, #4
 800cf6a:	d10c      	bne.n	800cf86 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800cf6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d109      	bne.n	800cf86 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf72:	4b68      	ldr	r3, [pc, #416]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	08db      	lsrs	r3, r3, #3
 800cf78:	f003 0303 	and.w	r3, r3, #3
 800cf7c:	4a66      	ldr	r2, [pc, #408]	; (800d118 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800cf7e:	fa22 f303 	lsr.w	r3, r2, r3
 800cf82:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf84:	e01e      	b.n	800cfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cf86:	4b63      	ldr	r3, [pc, #396]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf92:	d106      	bne.n	800cfa2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800cf94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cf9a:	d102      	bne.n	800cfa2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cf9c:	4b5f      	ldr	r3, [pc, #380]	; (800d11c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800cf9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cfa0:	e010      	b.n	800cfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cfa2:	4b5c      	ldr	r3, [pc, #368]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cfaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cfae:	d106      	bne.n	800cfbe <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800cfb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cfb6:	d102      	bne.n	800cfbe <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cfb8:	4b59      	ldr	r3, [pc, #356]	; (800d120 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cfba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cfbc:	e002      	b.n	800cfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cfc2:	e2da      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cfc4:	e2d9      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cfc6:	4b57      	ldr	r3, [pc, #348]	; (800d124 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cfc8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cfca:	e2d6      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cfd0:	e2d3      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cfd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfd6:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800cfda:	430b      	orrs	r3, r1
 800cfdc:	f040 80a7 	bne.w	800d12e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800cfe0:	4b4c      	ldr	r3, [pc, #304]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cfe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cfe4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800cfe8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cfea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cff0:	d055      	beq.n	800d09e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800cff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cff8:	f200 8096 	bhi.w	800d128 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800cffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cffe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d002:	f000 8084 	beq.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800d006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d008:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d00c:	f200 808c 	bhi.w	800d128 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800d010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d016:	d030      	beq.n	800d07a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800d018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d01a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d01e:	f200 8083 	bhi.w	800d128 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800d022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d024:	2b00      	cmp	r3, #0
 800d026:	d004      	beq.n	800d032 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800d028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d02a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d02e:	d012      	beq.n	800d056 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800d030:	e07a      	b.n	800d128 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d032:	4b38      	ldr	r3, [pc, #224]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d03a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d03e:	d107      	bne.n	800d050 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d044:	4618      	mov	r0, r3
 800d046:	f000 fd63 	bl	800db10 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d04a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d04c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d04e:	e294      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d050:	2300      	movs	r3, #0
 800d052:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d054:	e291      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d056:	4b2f      	ldr	r3, [pc, #188]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d05e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d062:	d107      	bne.n	800d074 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d064:	f107 0318 	add.w	r3, r7, #24
 800d068:	4618      	mov	r0, r3
 800d06a:	f000 faa9 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d06e:	69bb      	ldr	r3, [r7, #24]
 800d070:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d072:	e282      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d074:	2300      	movs	r3, #0
 800d076:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d078:	e27f      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d07a:	4b26      	ldr	r3, [pc, #152]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d082:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d086:	d107      	bne.n	800d098 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d088:	f107 030c 	add.w	r3, r7, #12
 800d08c:	4618      	mov	r0, r3
 800d08e:	f000 fbeb 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d096:	e270      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d098:	2300      	movs	r3, #0
 800d09a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d09c:	e26d      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d09e:	4b1d      	ldr	r3, [pc, #116]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d0a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d0a2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d0a6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d0a8:	4b1a      	ldr	r3, [pc, #104]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	f003 0304 	and.w	r3, r3, #4
 800d0b0:	2b04      	cmp	r3, #4
 800d0b2:	d10c      	bne.n	800d0ce <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800d0b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d109      	bne.n	800d0ce <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d0ba:	4b16      	ldr	r3, [pc, #88]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	08db      	lsrs	r3, r3, #3
 800d0c0:	f003 0303 	and.w	r3, r3, #3
 800d0c4:	4a14      	ldr	r2, [pc, #80]	; (800d118 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800d0c6:	fa22 f303 	lsr.w	r3, r2, r3
 800d0ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d0cc:	e01e      	b.n	800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d0ce:	4b11      	ldr	r3, [pc, #68]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d0d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d0da:	d106      	bne.n	800d0ea <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800d0dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d0e2:	d102      	bne.n	800d0ea <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d0e4:	4b0d      	ldr	r3, [pc, #52]	; (800d11c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800d0e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d0e8:	e010      	b.n	800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d0ea:	4b0a      	ldr	r3, [pc, #40]	; (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d0f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d0f6:	d106      	bne.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800d0f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d0fe:	d102      	bne.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d100:	4b07      	ldr	r3, [pc, #28]	; (800d120 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d102:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d104:	e002      	b.n	800d10c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d106:	2300      	movs	r3, #0
 800d108:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800d10a:	e236      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d10c:	e235      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d10e:	4b05      	ldr	r3, [pc, #20]	; (800d124 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d110:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d112:	e232      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d114:	58024400 	.word	0x58024400
 800d118:	03d09000 	.word	0x03d09000
 800d11c:	003d0900 	.word	0x003d0900
 800d120:	02faf080 	.word	0x02faf080
 800d124:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800d128:	2300      	movs	r3, #0
 800d12a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d12c:	e225      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d12e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d132:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800d136:	430b      	orrs	r3, r1
 800d138:	f040 8085 	bne.w	800d246 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d13c:	4b9c      	ldr	r3, [pc, #624]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d13e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d140:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800d144:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800d146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d14c:	d06b      	beq.n	800d226 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800d14e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d150:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d154:	d874      	bhi.n	800d240 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d158:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d15c:	d056      	beq.n	800d20c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800d15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d160:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d164:	d86c      	bhi.n	800d240 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d168:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d16c:	d03b      	beq.n	800d1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800d16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d170:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d174:	d864      	bhi.n	800d240 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d178:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d17c:	d021      	beq.n	800d1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800d17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d180:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d184:	d85c      	bhi.n	800d240 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d004      	beq.n	800d196 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800d18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d18e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d192:	d004      	beq.n	800d19e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800d194:	e054      	b.n	800d240 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800d196:	f7fe fb5f 	bl	800b858 <HAL_RCC_GetPCLK1Freq>
 800d19a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800d19c:	e1ed      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d19e:	4b84      	ldr	r3, [pc, #528]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d1a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d1aa:	d107      	bne.n	800d1bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1ac:	f107 0318 	add.w	r3, r7, #24
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f000 fa05 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d1b6:	69fb      	ldr	r3, [r7, #28]
 800d1b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1ba:	e1de      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1bc:	2300      	movs	r3, #0
 800d1be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1c0:	e1db      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d1c2:	4b7b      	ldr	r3, [pc, #492]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d1ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d1ce:	d107      	bne.n	800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d1d0:	f107 030c 	add.w	r3, r7, #12
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f000 fb47 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1de:	e1cc      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1e4:	e1c9      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d1e6:	4b72      	ldr	r3, [pc, #456]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f003 0304 	and.w	r3, r3, #4
 800d1ee:	2b04      	cmp	r3, #4
 800d1f0:	d109      	bne.n	800d206 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1f2:	4b6f      	ldr	r3, [pc, #444]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	08db      	lsrs	r3, r3, #3
 800d1f8:	f003 0303 	and.w	r3, r3, #3
 800d1fc:	4a6d      	ldr	r2, [pc, #436]	; (800d3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d1fe:	fa22 f303 	lsr.w	r3, r2, r3
 800d202:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d204:	e1b9      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d206:	2300      	movs	r3, #0
 800d208:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d20a:	e1b6      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d20c:	4b68      	ldr	r3, [pc, #416]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d214:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d218:	d102      	bne.n	800d220 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800d21a:	4b67      	ldr	r3, [pc, #412]	; (800d3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d21c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d21e:	e1ac      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d220:	2300      	movs	r3, #0
 800d222:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d224:	e1a9      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d226:	4b62      	ldr	r3, [pc, #392]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d22e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d232:	d102      	bne.n	800d23a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800d234:	4b61      	ldr	r3, [pc, #388]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d236:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d238:	e19f      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d23a:	2300      	movs	r3, #0
 800d23c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d23e:	e19c      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d240:	2300      	movs	r3, #0
 800d242:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d244:	e199      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d246:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d24a:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800d24e:	430b      	orrs	r3, r1
 800d250:	d173      	bne.n	800d33a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d252:	4b57      	ldr	r3, [pc, #348]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d256:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d25a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d25e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d262:	d02f      	beq.n	800d2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800d264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d266:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d26a:	d863      	bhi.n	800d334 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800d26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d004      	beq.n	800d27c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800d272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d278:	d012      	beq.n	800d2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800d27a:	e05b      	b.n	800d334 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d27c:	4b4c      	ldr	r3, [pc, #304]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d284:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d288:	d107      	bne.n	800d29a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d28a:	f107 0318 	add.w	r3, r7, #24
 800d28e:	4618      	mov	r0, r3
 800d290:	f000 f996 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d294:	69bb      	ldr	r3, [r7, #24]
 800d296:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d298:	e16f      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d29a:	2300      	movs	r3, #0
 800d29c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d29e:	e16c      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d2a0:	4b43      	ldr	r3, [pc, #268]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d2a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d2ac:	d107      	bne.n	800d2be <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d2ae:	f107 030c 	add.w	r3, r7, #12
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f000 fad8 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2bc:	e15d      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d2be:	2300      	movs	r3, #0
 800d2c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d2c2:	e15a      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d2c4:	4b3a      	ldr	r3, [pc, #232]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d2c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d2c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d2cc:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d2ce:	4b38      	ldr	r3, [pc, #224]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	f003 0304 	and.w	r3, r3, #4
 800d2d6:	2b04      	cmp	r3, #4
 800d2d8:	d10c      	bne.n	800d2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800d2da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d109      	bne.n	800d2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d2e0:	4b33      	ldr	r3, [pc, #204]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	08db      	lsrs	r3, r3, #3
 800d2e6:	f003 0303 	and.w	r3, r3, #3
 800d2ea:	4a32      	ldr	r2, [pc, #200]	; (800d3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d2ec:	fa22 f303 	lsr.w	r3, r2, r3
 800d2f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d2f2:	e01e      	b.n	800d332 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d2f4:	4b2e      	ldr	r3, [pc, #184]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d2fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d300:	d106      	bne.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800d302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d304:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d308:	d102      	bne.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d30a:	4b2b      	ldr	r3, [pc, #172]	; (800d3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d30c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d30e:	e010      	b.n	800d332 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d310:	4b27      	ldr	r3, [pc, #156]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d318:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d31c:	d106      	bne.n	800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800d31e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d320:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d324:	d102      	bne.n	800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d326:	4b25      	ldr	r3, [pc, #148]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d328:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d32a:	e002      	b.n	800d332 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d32c:	2300      	movs	r3, #0
 800d32e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800d330:	e123      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d332:	e122      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d334:	2300      	movs	r3, #0
 800d336:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d338:	e11f      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d33a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d33e:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800d342:	430b      	orrs	r3, r1
 800d344:	d13c      	bne.n	800d3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d346:	4b1a      	ldr	r3, [pc, #104]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d34a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d34e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d352:	2b00      	cmp	r3, #0
 800d354:	d004      	beq.n	800d360 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800d356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d358:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d35c:	d012      	beq.n	800d384 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800d35e:	e023      	b.n	800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d360:	4b13      	ldr	r3, [pc, #76]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d368:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d36c:	d107      	bne.n	800d37e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d36e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d372:	4618      	mov	r0, r3
 800d374:	f000 fbcc 	bl	800db10 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d37a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d37c:	e0fd      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d382:	e0fa      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d384:	4b0a      	ldr	r3, [pc, #40]	; (800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d38c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d390:	d107      	bne.n	800d3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d392:	f107 0318 	add.w	r3, r7, #24
 800d396:	4618      	mov	r0, r3
 800d398:	f000 f912 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d39c:	6a3b      	ldr	r3, [r7, #32]
 800d39e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3a0:	e0eb      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3a6:	e0e8      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3ac:	e0e5      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d3ae:	bf00      	nop
 800d3b0:	58024400 	.word	0x58024400
 800d3b4:	03d09000 	.word	0x03d09000
 800d3b8:	003d0900 	.word	0x003d0900
 800d3bc:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d3c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d3c4:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800d3c8:	430b      	orrs	r3, r1
 800d3ca:	f040 8085 	bne.w	800d4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d3ce:	4b6d      	ldr	r3, [pc, #436]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d3d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3d2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800d3d6:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d3d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d3de:	d06b      	beq.n	800d4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800d3e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d3e6:	d874      	bhi.n	800d4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3ee:	d056      	beq.n	800d49e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800d3f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3f6:	d86c      	bhi.n	800d4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d3fe:	d03b      	beq.n	800d478 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800d400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d402:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d406:	d864      	bhi.n	800d4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d40a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d40e:	d021      	beq.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800d410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d412:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d416:	d85c      	bhi.n	800d4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d004      	beq.n	800d428 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800d41e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d420:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d424:	d004      	beq.n	800d430 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800d426:	e054      	b.n	800d4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d428:	f000 f8b4 	bl	800d594 <HAL_RCCEx_GetD3PCLK1Freq>
 800d42c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800d42e:	e0a4      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d430:	4b54      	ldr	r3, [pc, #336]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d438:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d43c:	d107      	bne.n	800d44e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d43e:	f107 0318 	add.w	r3, r7, #24
 800d442:	4618      	mov	r0, r3
 800d444:	f000 f8bc 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d448:	69fb      	ldr	r3, [r7, #28]
 800d44a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d44c:	e095      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d44e:	2300      	movs	r3, #0
 800d450:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d452:	e092      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d454:	4b4b      	ldr	r3, [pc, #300]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d45c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d460:	d107      	bne.n	800d472 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d462:	f107 030c 	add.w	r3, r7, #12
 800d466:	4618      	mov	r0, r3
 800d468:	f000 f9fe 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d46c:	693b      	ldr	r3, [r7, #16]
 800d46e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d470:	e083      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d472:	2300      	movs	r3, #0
 800d474:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d476:	e080      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d478:	4b42      	ldr	r3, [pc, #264]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	f003 0304 	and.w	r3, r3, #4
 800d480:	2b04      	cmp	r3, #4
 800d482:	d109      	bne.n	800d498 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d484:	4b3f      	ldr	r3, [pc, #252]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	08db      	lsrs	r3, r3, #3
 800d48a:	f003 0303 	and.w	r3, r3, #3
 800d48e:	4a3e      	ldr	r2, [pc, #248]	; (800d588 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800d490:	fa22 f303 	lsr.w	r3, r2, r3
 800d494:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d496:	e070      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d498:	2300      	movs	r3, #0
 800d49a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d49c:	e06d      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d49e:	4b39      	ldr	r3, [pc, #228]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d4aa:	d102      	bne.n	800d4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800d4ac:	4b37      	ldr	r3, [pc, #220]	; (800d58c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800d4ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4b0:	e063      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d4b6:	e060      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d4b8:	4b32      	ldr	r3, [pc, #200]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d4c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d4c4:	d102      	bne.n	800d4cc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800d4c6:	4b32      	ldr	r3, [pc, #200]	; (800d590 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d4c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4ca:	e056      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d4d0:	e053      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d4d6:	e050      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d4d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d4dc:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800d4e0:	430b      	orrs	r3, r1
 800d4e2:	d148      	bne.n	800d576 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d4e4:	4b27      	ldr	r3, [pc, #156]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d4e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d4ec:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d4f4:	d02a      	beq.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800d4f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d4fc:	d838      	bhi.n	800d570 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800d4fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d500:	2b00      	cmp	r3, #0
 800d502:	d004      	beq.n	800d50e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800d504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d506:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d50a:	d00d      	beq.n	800d528 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800d50c:	e030      	b.n	800d570 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d50e:	4b1d      	ldr	r3, [pc, #116]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d516:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d51a:	d102      	bne.n	800d522 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800d51c:	4b1c      	ldr	r3, [pc, #112]	; (800d590 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d51e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d520:	e02b      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d522:	2300      	movs	r3, #0
 800d524:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d526:	e028      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d528:	4b16      	ldr	r3, [pc, #88]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d530:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d534:	d107      	bne.n	800d546 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d53a:	4618      	mov	r0, r3
 800d53c:	f000 fae8 	bl	800db10 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d542:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d544:	e019      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d546:	2300      	movs	r3, #0
 800d548:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d54a:	e016      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d54c:	4b0d      	ldr	r3, [pc, #52]	; (800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d554:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d558:	d107      	bne.n	800d56a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d55a:	f107 0318 	add.w	r3, r7, #24
 800d55e:	4618      	mov	r0, r3
 800d560:	f000 f82e 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d564:	69fb      	ldr	r3, [r7, #28]
 800d566:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d568:	e007      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d56a:	2300      	movs	r3, #0
 800d56c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d56e:	e004      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d570:	2300      	movs	r3, #0
 800d572:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d574:	e001      	b.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800d576:	2300      	movs	r3, #0
 800d578:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800d57a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3740      	adds	r7, #64	; 0x40
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}
 800d584:	58024400 	.word	0x58024400
 800d588:	03d09000 	.word	0x03d09000
 800d58c:	003d0900 	.word	0x003d0900
 800d590:	02faf080 	.word	0x02faf080

0800d594 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d598:	f7fe f92e 	bl	800b7f8 <HAL_RCC_GetHCLKFreq>
 800d59c:	4602      	mov	r2, r0
 800d59e:	4b06      	ldr	r3, [pc, #24]	; (800d5b8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d5a0:	6a1b      	ldr	r3, [r3, #32]
 800d5a2:	091b      	lsrs	r3, r3, #4
 800d5a4:	f003 0307 	and.w	r3, r3, #7
 800d5a8:	4904      	ldr	r1, [pc, #16]	; (800d5bc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d5aa:	5ccb      	ldrb	r3, [r1, r3]
 800d5ac:	f003 031f 	and.w	r3, r3, #31
 800d5b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	bd80      	pop	{r7, pc}
 800d5b8:	58024400 	.word	0x58024400
 800d5bc:	0801c7ec 	.word	0x0801c7ec

0800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b089      	sub	sp, #36	; 0x24
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d5c8:	4ba1      	ldr	r3, [pc, #644]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5cc:	f003 0303 	and.w	r3, r3, #3
 800d5d0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d5d2:	4b9f      	ldr	r3, [pc, #636]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5d6:	0b1b      	lsrs	r3, r3, #12
 800d5d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d5dc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d5de:	4b9c      	ldr	r3, [pc, #624]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5e2:	091b      	lsrs	r3, r3, #4
 800d5e4:	f003 0301 	and.w	r3, r3, #1
 800d5e8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d5ea:	4b99      	ldr	r3, [pc, #612]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5ee:	08db      	lsrs	r3, r3, #3
 800d5f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d5f4:	693a      	ldr	r2, [r7, #16]
 800d5f6:	fb02 f303 	mul.w	r3, r2, r3
 800d5fa:	ee07 3a90 	vmov	s15, r3
 800d5fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d602:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	f000 8111 	beq.w	800d830 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d60e:	69bb      	ldr	r3, [r7, #24]
 800d610:	2b02      	cmp	r3, #2
 800d612:	f000 8083 	beq.w	800d71c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d616:	69bb      	ldr	r3, [r7, #24]
 800d618:	2b02      	cmp	r3, #2
 800d61a:	f200 80a1 	bhi.w	800d760 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d61e:	69bb      	ldr	r3, [r7, #24]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d003      	beq.n	800d62c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d624:	69bb      	ldr	r3, [r7, #24]
 800d626:	2b01      	cmp	r3, #1
 800d628:	d056      	beq.n	800d6d8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d62a:	e099      	b.n	800d760 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d62c:	4b88      	ldr	r3, [pc, #544]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f003 0320 	and.w	r3, r3, #32
 800d634:	2b00      	cmp	r3, #0
 800d636:	d02d      	beq.n	800d694 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d638:	4b85      	ldr	r3, [pc, #532]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	08db      	lsrs	r3, r3, #3
 800d63e:	f003 0303 	and.w	r3, r3, #3
 800d642:	4a84      	ldr	r2, [pc, #528]	; (800d854 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d644:	fa22 f303 	lsr.w	r3, r2, r3
 800d648:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d64a:	68bb      	ldr	r3, [r7, #8]
 800d64c:	ee07 3a90 	vmov	s15, r3
 800d650:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d654:	697b      	ldr	r3, [r7, #20]
 800d656:	ee07 3a90 	vmov	s15, r3
 800d65a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d65e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d662:	4b7b      	ldr	r3, [pc, #492]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d66a:	ee07 3a90 	vmov	s15, r3
 800d66e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d672:	ed97 6a03 	vldr	s12, [r7, #12]
 800d676:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d858 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d67a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d67e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d682:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d68a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d68e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d692:	e087      	b.n	800d7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d694:	697b      	ldr	r3, [r7, #20]
 800d696:	ee07 3a90 	vmov	s15, r3
 800d69a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d69e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d85c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d6a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6a6:	4b6a      	ldr	r3, [pc, #424]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6ae:	ee07 3a90 	vmov	s15, r3
 800d6b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6ba:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d858 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d6be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d6c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d6ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6d6:	e065      	b.n	800d7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	ee07 3a90 	vmov	s15, r3
 800d6de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6e2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d860 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d6e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6ea:	4b59      	ldr	r3, [pc, #356]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6f2:	ee07 3a90 	vmov	s15, r3
 800d6f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6fe:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d858 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d702:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d706:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d70a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d70e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d712:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d716:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d71a:	e043      	b.n	800d7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d71c:	697b      	ldr	r3, [r7, #20]
 800d71e:	ee07 3a90 	vmov	s15, r3
 800d722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d726:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d864 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d72a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d72e:	4b48      	ldr	r3, [pc, #288]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d736:	ee07 3a90 	vmov	s15, r3
 800d73a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d73e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d742:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d858 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d746:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d74a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d74e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d752:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d75a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d75e:	e021      	b.n	800d7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d760:	697b      	ldr	r3, [r7, #20]
 800d762:	ee07 3a90 	vmov	s15, r3
 800d766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d76a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d860 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d76e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d772:	4b37      	ldr	r3, [pc, #220]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d77a:	ee07 3a90 	vmov	s15, r3
 800d77e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d782:	ed97 6a03 	vldr	s12, [r7, #12]
 800d786:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d858 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d78a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d78e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d792:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d796:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d79a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d79e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7a2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d7a4:	4b2a      	ldr	r3, [pc, #168]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d7a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7a8:	0a5b      	lsrs	r3, r3, #9
 800d7aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7ae:	ee07 3a90 	vmov	s15, r3
 800d7b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d7ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d7be:	edd7 6a07 	vldr	s13, [r7, #28]
 800d7c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7ca:	ee17 2a90 	vmov	r2, s15
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d7d2:	4b1f      	ldr	r3, [pc, #124]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d7d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7d6:	0c1b      	lsrs	r3, r3, #16
 800d7d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7dc:	ee07 3a90 	vmov	s15, r3
 800d7e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d7e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d7ec:	edd7 6a07 	vldr	s13, [r7, #28]
 800d7f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7f8:	ee17 2a90 	vmov	r2, s15
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d800:	4b13      	ldr	r3, [pc, #76]	; (800d850 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d804:	0e1b      	lsrs	r3, r3, #24
 800d806:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d80a:	ee07 3a90 	vmov	s15, r3
 800d80e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d812:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d816:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d81a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d81e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d826:	ee17 2a90 	vmov	r2, s15
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d82e:	e008      	b.n	800d842 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2200      	movs	r2, #0
 800d834:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2200      	movs	r2, #0
 800d83a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2200      	movs	r2, #0
 800d840:	609a      	str	r2, [r3, #8]
}
 800d842:	bf00      	nop
 800d844:	3724      	adds	r7, #36	; 0x24
 800d846:	46bd      	mov	sp, r7
 800d848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84c:	4770      	bx	lr
 800d84e:	bf00      	nop
 800d850:	58024400 	.word	0x58024400
 800d854:	03d09000 	.word	0x03d09000
 800d858:	46000000 	.word	0x46000000
 800d85c:	4c742400 	.word	0x4c742400
 800d860:	4a742400 	.word	0x4a742400
 800d864:	4c3ebc20 	.word	0x4c3ebc20

0800d868 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d868:	b480      	push	{r7}
 800d86a:	b089      	sub	sp, #36	; 0x24
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d870:	4ba1      	ldr	r3, [pc, #644]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d874:	f003 0303 	and.w	r3, r3, #3
 800d878:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d87a:	4b9f      	ldr	r3, [pc, #636]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d87c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d87e:	0d1b      	lsrs	r3, r3, #20
 800d880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d884:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d886:	4b9c      	ldr	r3, [pc, #624]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d88a:	0a1b      	lsrs	r3, r3, #8
 800d88c:	f003 0301 	and.w	r3, r3, #1
 800d890:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d892:	4b99      	ldr	r3, [pc, #612]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d896:	08db      	lsrs	r3, r3, #3
 800d898:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d89c:	693a      	ldr	r2, [r7, #16]
 800d89e:	fb02 f303 	mul.w	r3, r2, r3
 800d8a2:	ee07 3a90 	vmov	s15, r3
 800d8a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	f000 8111 	beq.w	800dad8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d8b6:	69bb      	ldr	r3, [r7, #24]
 800d8b8:	2b02      	cmp	r3, #2
 800d8ba:	f000 8083 	beq.w	800d9c4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d8be:	69bb      	ldr	r3, [r7, #24]
 800d8c0:	2b02      	cmp	r3, #2
 800d8c2:	f200 80a1 	bhi.w	800da08 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d8c6:	69bb      	ldr	r3, [r7, #24]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d003      	beq.n	800d8d4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d8cc:	69bb      	ldr	r3, [r7, #24]
 800d8ce:	2b01      	cmp	r3, #1
 800d8d0:	d056      	beq.n	800d980 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d8d2:	e099      	b.n	800da08 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d8d4:	4b88      	ldr	r3, [pc, #544]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	f003 0320 	and.w	r3, r3, #32
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d02d      	beq.n	800d93c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d8e0:	4b85      	ldr	r3, [pc, #532]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	08db      	lsrs	r3, r3, #3
 800d8e6:	f003 0303 	and.w	r3, r3, #3
 800d8ea:	4a84      	ldr	r2, [pc, #528]	; (800dafc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d8ec:	fa22 f303 	lsr.w	r3, r2, r3
 800d8f0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d8f2:	68bb      	ldr	r3, [r7, #8]
 800d8f4:	ee07 3a90 	vmov	s15, r3
 800d8f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8fc:	697b      	ldr	r3, [r7, #20]
 800d8fe:	ee07 3a90 	vmov	s15, r3
 800d902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d90a:	4b7b      	ldr	r3, [pc, #492]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d90c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d90e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d912:	ee07 3a90 	vmov	s15, r3
 800d916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d91a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d91e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800db00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d92a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d92e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d932:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d936:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d93a:	e087      	b.n	800da4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d93c:	697b      	ldr	r3, [r7, #20]
 800d93e:	ee07 3a90 	vmov	s15, r3
 800d942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d946:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800db04 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d94a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d94e:	4b6a      	ldr	r3, [pc, #424]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d956:	ee07 3a90 	vmov	s15, r3
 800d95a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d95e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d962:	eddf 5a67 	vldr	s11, [pc, #412]	; 800db00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d96a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d96e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d972:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d97a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d97e:	e065      	b.n	800da4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d980:	697b      	ldr	r3, [r7, #20]
 800d982:	ee07 3a90 	vmov	s15, r3
 800d986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d98a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800db08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d98e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d992:	4b59      	ldr	r3, [pc, #356]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d99a:	ee07 3a90 	vmov	s15, r3
 800d99e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9a6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800db00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d9aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d9ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d9b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d9c2:	e043      	b.n	800da4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d9c4:	697b      	ldr	r3, [r7, #20]
 800d9c6:	ee07 3a90 	vmov	s15, r3
 800d9ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9ce:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800db0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d9d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d9d6:	4b48      	ldr	r3, [pc, #288]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9de:	ee07 3a90 	vmov	s15, r3
 800d9e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9ea:	eddf 5a45 	vldr	s11, [pc, #276]	; 800db00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d9ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d9f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d9fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da06:	e021      	b.n	800da4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	ee07 3a90 	vmov	s15, r3
 800da0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da12:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800db08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800da16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da1a:	4b37      	ldr	r3, [pc, #220]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da22:	ee07 3a90 	vmov	s15, r3
 800da26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da2a:	ed97 6a03 	vldr	s12, [r7, #12]
 800da2e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800db00 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800da32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800da3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da4a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800da4c:	4b2a      	ldr	r3, [pc, #168]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da50:	0a5b      	lsrs	r3, r3, #9
 800da52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da56:	ee07 3a90 	vmov	s15, r3
 800da5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800da62:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da66:	edd7 6a07 	vldr	s13, [r7, #28]
 800da6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da72:	ee17 2a90 	vmov	r2, s15
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800da7a:	4b1f      	ldr	r3, [pc, #124]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da7e:	0c1b      	lsrs	r3, r3, #16
 800da80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da84:	ee07 3a90 	vmov	s15, r3
 800da88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800da90:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da94:	edd7 6a07 	vldr	s13, [r7, #28]
 800da98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800daa0:	ee17 2a90 	vmov	r2, s15
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800daa8:	4b13      	ldr	r3, [pc, #76]	; (800daf8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800daaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800daac:	0e1b      	lsrs	r3, r3, #24
 800daae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dab2:	ee07 3a90 	vmov	s15, r3
 800dab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dabe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dac2:	edd7 6a07 	vldr	s13, [r7, #28]
 800dac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800daca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dace:	ee17 2a90 	vmov	r2, s15
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800dad6:	e008      	b.n	800daea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	2200      	movs	r2, #0
 800dadc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2200      	movs	r2, #0
 800dae2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2200      	movs	r2, #0
 800dae8:	609a      	str	r2, [r3, #8]
}
 800daea:	bf00      	nop
 800daec:	3724      	adds	r7, #36	; 0x24
 800daee:	46bd      	mov	sp, r7
 800daf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf4:	4770      	bx	lr
 800daf6:	bf00      	nop
 800daf8:	58024400 	.word	0x58024400
 800dafc:	03d09000 	.word	0x03d09000
 800db00:	46000000 	.word	0x46000000
 800db04:	4c742400 	.word	0x4c742400
 800db08:	4a742400 	.word	0x4a742400
 800db0c:	4c3ebc20 	.word	0x4c3ebc20

0800db10 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800db10:	b480      	push	{r7}
 800db12:	b089      	sub	sp, #36	; 0x24
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800db18:	4ba0      	ldr	r3, [pc, #640]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db1c:	f003 0303 	and.w	r3, r3, #3
 800db20:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800db22:	4b9e      	ldr	r3, [pc, #632]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db26:	091b      	lsrs	r3, r3, #4
 800db28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800db2c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800db2e:	4b9b      	ldr	r3, [pc, #620]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db32:	f003 0301 	and.w	r3, r3, #1
 800db36:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800db38:	4b98      	ldr	r3, [pc, #608]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db3c:	08db      	lsrs	r3, r3, #3
 800db3e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800db42:	693a      	ldr	r2, [r7, #16]
 800db44:	fb02 f303 	mul.w	r3, r2, r3
 800db48:	ee07 3a90 	vmov	s15, r3
 800db4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db50:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	2b00      	cmp	r3, #0
 800db58:	f000 8111 	beq.w	800dd7e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800db5c:	69bb      	ldr	r3, [r7, #24]
 800db5e:	2b02      	cmp	r3, #2
 800db60:	f000 8083 	beq.w	800dc6a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800db64:	69bb      	ldr	r3, [r7, #24]
 800db66:	2b02      	cmp	r3, #2
 800db68:	f200 80a1 	bhi.w	800dcae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800db6c:	69bb      	ldr	r3, [r7, #24]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d003      	beq.n	800db7a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800db72:	69bb      	ldr	r3, [r7, #24]
 800db74:	2b01      	cmp	r3, #1
 800db76:	d056      	beq.n	800dc26 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800db78:	e099      	b.n	800dcae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800db7a:	4b88      	ldr	r3, [pc, #544]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	f003 0320 	and.w	r3, r3, #32
 800db82:	2b00      	cmp	r3, #0
 800db84:	d02d      	beq.n	800dbe2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db86:	4b85      	ldr	r3, [pc, #532]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	08db      	lsrs	r3, r3, #3
 800db8c:	f003 0303 	and.w	r3, r3, #3
 800db90:	4a83      	ldr	r2, [pc, #524]	; (800dda0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800db92:	fa22 f303 	lsr.w	r3, r2, r3
 800db96:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	ee07 3a90 	vmov	s15, r3
 800db9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	ee07 3a90 	vmov	s15, r3
 800dba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbb0:	4b7a      	ldr	r3, [pc, #488]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbb8:	ee07 3a90 	vmov	s15, r3
 800dbbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbc0:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbc4:	eddf 5a77 	vldr	s11, [pc, #476]	; 800dda4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dbc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbd0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dbd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbdc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800dbe0:	e087      	b.n	800dcf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dbe2:	697b      	ldr	r3, [r7, #20]
 800dbe4:	ee07 3a90 	vmov	s15, r3
 800dbe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbec:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800dda8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dbf0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbf4:	4b69      	ldr	r3, [pc, #420]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbfc:	ee07 3a90 	vmov	s15, r3
 800dc00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc04:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc08:	eddf 5a66 	vldr	s11, [pc, #408]	; 800dda4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dc18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc20:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc24:	e065      	b.n	800dcf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc26:	697b      	ldr	r3, [r7, #20]
 800dc28:	ee07 3a90 	vmov	s15, r3
 800dc2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc30:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800ddac <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800dc34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc38:	4b58      	ldr	r3, [pc, #352]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc40:	ee07 3a90 	vmov	s15, r3
 800dc44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc48:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc4c:	eddf 5a55 	vldr	s11, [pc, #340]	; 800dda4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc50:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc54:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dc5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc60:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc64:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc68:	e043      	b.n	800dcf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	ee07 3a90 	vmov	s15, r3
 800dc70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc74:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800ddb0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800dc78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc7c:	4b47      	ldr	r3, [pc, #284]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc84:	ee07 3a90 	vmov	s15, r3
 800dc88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc8c:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc90:	eddf 5a44 	vldr	s11, [pc, #272]	; 800dda4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dca0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dca4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dca8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dcac:	e021      	b.n	800dcf2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dcae:	697b      	ldr	r3, [r7, #20]
 800dcb0:	ee07 3a90 	vmov	s15, r3
 800dcb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcb8:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800dda8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dcbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dcc0:	4b36      	ldr	r3, [pc, #216]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dcc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dcc8:	ee07 3a90 	vmov	s15, r3
 800dccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dcd0:	ed97 6a03 	vldr	s12, [r7, #12]
 800dcd4:	eddf 5a33 	vldr	s11, [pc, #204]	; 800dda4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dcd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dcdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dce0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dce4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dce8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dcec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dcf0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800dcf2:	4b2a      	ldr	r3, [pc, #168]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dcf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcf6:	0a5b      	lsrs	r3, r3, #9
 800dcf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcfc:	ee07 3a90 	vmov	s15, r3
 800dd00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dd08:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800dd10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dd18:	ee17 2a90 	vmov	r2, s15
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800dd20:	4b1e      	ldr	r3, [pc, #120]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dd22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd24:	0c1b      	lsrs	r3, r3, #16
 800dd26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd2a:	ee07 3a90 	vmov	s15, r3
 800dd2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dd36:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd3a:	edd7 6a07 	vldr	s13, [r7, #28]
 800dd3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dd46:	ee17 2a90 	vmov	r2, s15
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800dd4e:	4b13      	ldr	r3, [pc, #76]	; (800dd9c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dd50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd52:	0e1b      	lsrs	r3, r3, #24
 800dd54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd58:	ee07 3a90 	vmov	s15, r3
 800dd5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dd64:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd68:	edd7 6a07 	vldr	s13, [r7, #28]
 800dd6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dd74:	ee17 2a90 	vmov	r2, s15
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800dd7c:	e008      	b.n	800dd90 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2200      	movs	r2, #0
 800dd82:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2200      	movs	r2, #0
 800dd88:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	609a      	str	r2, [r3, #8]
}
 800dd90:	bf00      	nop
 800dd92:	3724      	adds	r7, #36	; 0x24
 800dd94:	46bd      	mov	sp, r7
 800dd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9a:	4770      	bx	lr
 800dd9c:	58024400 	.word	0x58024400
 800dda0:	03d09000 	.word	0x03d09000
 800dda4:	46000000 	.word	0x46000000
 800dda8:	4c742400 	.word	0x4c742400
 800ddac:	4a742400 	.word	0x4a742400
 800ddb0:	4c3ebc20 	.word	0x4c3ebc20

0800ddb4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b084      	sub	sp, #16
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	6078      	str	r0, [r7, #4]
 800ddbc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ddc2:	4b53      	ldr	r3, [pc, #332]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800ddc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ddc6:	f003 0303 	and.w	r3, r3, #3
 800ddca:	2b03      	cmp	r3, #3
 800ddcc:	d101      	bne.n	800ddd2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ddce:	2301      	movs	r3, #1
 800ddd0:	e099      	b.n	800df06 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ddd2:	4b4f      	ldr	r3, [pc, #316]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	4a4e      	ldr	r2, [pc, #312]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800ddd8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800dddc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ddde:	f7f6 fa6f 	bl	80042c0 <HAL_GetTick>
 800dde2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dde4:	e008      	b.n	800ddf8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dde6:	f7f6 fa6b 	bl	80042c0 <HAL_GetTick>
 800ddea:	4602      	mov	r2, r0
 800ddec:	68bb      	ldr	r3, [r7, #8]
 800ddee:	1ad3      	subs	r3, r2, r3
 800ddf0:	2b02      	cmp	r3, #2
 800ddf2:	d901      	bls.n	800ddf8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ddf4:	2303      	movs	r3, #3
 800ddf6:	e086      	b.n	800df06 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ddf8:	4b45      	ldr	r3, [pc, #276]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800de00:	2b00      	cmp	r3, #0
 800de02:	d1f0      	bne.n	800dde6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800de04:	4b42      	ldr	r3, [pc, #264]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de08:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	031b      	lsls	r3, r3, #12
 800de12:	493f      	ldr	r1, [pc, #252]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de14:	4313      	orrs	r3, r2
 800de16:	628b      	str	r3, [r1, #40]	; 0x28
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	685b      	ldr	r3, [r3, #4]
 800de1c:	3b01      	subs	r3, #1
 800de1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	689b      	ldr	r3, [r3, #8]
 800de26:	3b01      	subs	r3, #1
 800de28:	025b      	lsls	r3, r3, #9
 800de2a:	b29b      	uxth	r3, r3
 800de2c:	431a      	orrs	r2, r3
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	68db      	ldr	r3, [r3, #12]
 800de32:	3b01      	subs	r3, #1
 800de34:	041b      	lsls	r3, r3, #16
 800de36:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800de3a:	431a      	orrs	r2, r3
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	691b      	ldr	r3, [r3, #16]
 800de40:	3b01      	subs	r3, #1
 800de42:	061b      	lsls	r3, r3, #24
 800de44:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800de48:	4931      	ldr	r1, [pc, #196]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de4a:	4313      	orrs	r3, r2
 800de4c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800de4e:	4b30      	ldr	r3, [pc, #192]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de52:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	695b      	ldr	r3, [r3, #20]
 800de5a:	492d      	ldr	r1, [pc, #180]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de5c:	4313      	orrs	r3, r2
 800de5e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800de60:	4b2b      	ldr	r3, [pc, #172]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de64:	f023 0220 	bic.w	r2, r3, #32
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	699b      	ldr	r3, [r3, #24]
 800de6c:	4928      	ldr	r1, [pc, #160]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de6e:	4313      	orrs	r3, r2
 800de70:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800de72:	4b27      	ldr	r3, [pc, #156]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de76:	4a26      	ldr	r2, [pc, #152]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de78:	f023 0310 	bic.w	r3, r3, #16
 800de7c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800de7e:	4b24      	ldr	r3, [pc, #144]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800de82:	4b24      	ldr	r3, [pc, #144]	; (800df14 <RCCEx_PLL2_Config+0x160>)
 800de84:	4013      	ands	r3, r2
 800de86:	687a      	ldr	r2, [r7, #4]
 800de88:	69d2      	ldr	r2, [r2, #28]
 800de8a:	00d2      	lsls	r2, r2, #3
 800de8c:	4920      	ldr	r1, [pc, #128]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de8e:	4313      	orrs	r3, r2
 800de90:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800de92:	4b1f      	ldr	r3, [pc, #124]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de96:	4a1e      	ldr	r2, [pc, #120]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800de98:	f043 0310 	orr.w	r3, r3, #16
 800de9c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d106      	bne.n	800deb2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800dea4:	4b1a      	ldr	r3, [pc, #104]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800dea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dea8:	4a19      	ldr	r2, [pc, #100]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800deaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800deae:	62d3      	str	r3, [r2, #44]	; 0x2c
 800deb0:	e00f      	b.n	800ded2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800deb2:	683b      	ldr	r3, [r7, #0]
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	d106      	bne.n	800dec6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800deb8:	4b15      	ldr	r3, [pc, #84]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800deba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800debc:	4a14      	ldr	r2, [pc, #80]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800debe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dec2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800dec4:	e005      	b.n	800ded2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800dec6:	4b12      	ldr	r3, [pc, #72]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800dec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800deca:	4a11      	ldr	r2, [pc, #68]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800decc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ded0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ded2:	4b0f      	ldr	r3, [pc, #60]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	4a0e      	ldr	r2, [pc, #56]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800ded8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dedc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dede:	f7f6 f9ef 	bl	80042c0 <HAL_GetTick>
 800dee2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dee4:	e008      	b.n	800def8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dee6:	f7f6 f9eb 	bl	80042c0 <HAL_GetTick>
 800deea:	4602      	mov	r2, r0
 800deec:	68bb      	ldr	r3, [r7, #8]
 800deee:	1ad3      	subs	r3, r2, r3
 800def0:	2b02      	cmp	r3, #2
 800def2:	d901      	bls.n	800def8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800def4:	2303      	movs	r3, #3
 800def6:	e006      	b.n	800df06 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800def8:	4b05      	ldr	r3, [pc, #20]	; (800df10 <RCCEx_PLL2_Config+0x15c>)
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800df00:	2b00      	cmp	r3, #0
 800df02:	d0f0      	beq.n	800dee6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800df04:	7bfb      	ldrb	r3, [r7, #15]
}
 800df06:	4618      	mov	r0, r3
 800df08:	3710      	adds	r7, #16
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop
 800df10:	58024400 	.word	0x58024400
 800df14:	ffff0007 	.word	0xffff0007

0800df18 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b084      	sub	sp, #16
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
 800df20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800df22:	2300      	movs	r3, #0
 800df24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800df26:	4b53      	ldr	r3, [pc, #332]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800df28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df2a:	f003 0303 	and.w	r3, r3, #3
 800df2e:	2b03      	cmp	r3, #3
 800df30:	d101      	bne.n	800df36 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800df32:	2301      	movs	r3, #1
 800df34:	e099      	b.n	800e06a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800df36:	4b4f      	ldr	r3, [pc, #316]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	4a4e      	ldr	r2, [pc, #312]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800df3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800df40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800df42:	f7f6 f9bd 	bl	80042c0 <HAL_GetTick>
 800df46:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800df48:	e008      	b.n	800df5c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800df4a:	f7f6 f9b9 	bl	80042c0 <HAL_GetTick>
 800df4e:	4602      	mov	r2, r0
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	1ad3      	subs	r3, r2, r3
 800df54:	2b02      	cmp	r3, #2
 800df56:	d901      	bls.n	800df5c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800df58:	2303      	movs	r3, #3
 800df5a:	e086      	b.n	800e06a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800df5c:	4b45      	ldr	r3, [pc, #276]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800df64:	2b00      	cmp	r3, #0
 800df66:	d1f0      	bne.n	800df4a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800df68:	4b42      	ldr	r3, [pc, #264]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800df6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df6c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	051b      	lsls	r3, r3, #20
 800df76:	493f      	ldr	r1, [pc, #252]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800df78:	4313      	orrs	r3, r2
 800df7a:	628b      	str	r3, [r1, #40]	; 0x28
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	685b      	ldr	r3, [r3, #4]
 800df80:	3b01      	subs	r3, #1
 800df82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	689b      	ldr	r3, [r3, #8]
 800df8a:	3b01      	subs	r3, #1
 800df8c:	025b      	lsls	r3, r3, #9
 800df8e:	b29b      	uxth	r3, r3
 800df90:	431a      	orrs	r2, r3
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	68db      	ldr	r3, [r3, #12]
 800df96:	3b01      	subs	r3, #1
 800df98:	041b      	lsls	r3, r3, #16
 800df9a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800df9e:	431a      	orrs	r2, r3
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	691b      	ldr	r3, [r3, #16]
 800dfa4:	3b01      	subs	r3, #1
 800dfa6:	061b      	lsls	r3, r3, #24
 800dfa8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800dfac:	4931      	ldr	r1, [pc, #196]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfae:	4313      	orrs	r3, r2
 800dfb0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800dfb2:	4b30      	ldr	r3, [pc, #192]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfb6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	695b      	ldr	r3, [r3, #20]
 800dfbe:	492d      	ldr	r1, [pc, #180]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfc0:	4313      	orrs	r3, r2
 800dfc2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800dfc4:	4b2b      	ldr	r3, [pc, #172]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfc8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	699b      	ldr	r3, [r3, #24]
 800dfd0:	4928      	ldr	r1, [pc, #160]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfd2:	4313      	orrs	r3, r2
 800dfd4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800dfd6:	4b27      	ldr	r3, [pc, #156]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfda:	4a26      	ldr	r2, [pc, #152]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dfe0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800dfe2:	4b24      	ldr	r3, [pc, #144]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dfe4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dfe6:	4b24      	ldr	r3, [pc, #144]	; (800e078 <RCCEx_PLL3_Config+0x160>)
 800dfe8:	4013      	ands	r3, r2
 800dfea:	687a      	ldr	r2, [r7, #4]
 800dfec:	69d2      	ldr	r2, [r2, #28]
 800dfee:	00d2      	lsls	r2, r2, #3
 800dff0:	4920      	ldr	r1, [pc, #128]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dff2:	4313      	orrs	r3, r2
 800dff4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800dff6:	4b1f      	ldr	r3, [pc, #124]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dffa:	4a1e      	ldr	r2, [pc, #120]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800dffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e000:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d106      	bne.n	800e016 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e008:	4b1a      	ldr	r3, [pc, #104]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e00a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e00c:	4a19      	ldr	r2, [pc, #100]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e00e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e012:	62d3      	str	r3, [r2, #44]	; 0x2c
 800e014:	e00f      	b.n	800e036 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e016:	683b      	ldr	r3, [r7, #0]
 800e018:	2b01      	cmp	r3, #1
 800e01a:	d106      	bne.n	800e02a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e01c:	4b15      	ldr	r3, [pc, #84]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e01e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e020:	4a14      	ldr	r2, [pc, #80]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e022:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e026:	62d3      	str	r3, [r2, #44]	; 0x2c
 800e028:	e005      	b.n	800e036 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e02a:	4b12      	ldr	r3, [pc, #72]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e02c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e02e:	4a11      	ldr	r2, [pc, #68]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e030:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e034:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e036:	4b0f      	ldr	r3, [pc, #60]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	4a0e      	ldr	r2, [pc, #56]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e03c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e040:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e042:	f7f6 f93d 	bl	80042c0 <HAL_GetTick>
 800e046:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e048:	e008      	b.n	800e05c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e04a:	f7f6 f939 	bl	80042c0 <HAL_GetTick>
 800e04e:	4602      	mov	r2, r0
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	1ad3      	subs	r3, r2, r3
 800e054:	2b02      	cmp	r3, #2
 800e056:	d901      	bls.n	800e05c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e058:	2303      	movs	r3, #3
 800e05a:	e006      	b.n	800e06a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e05c:	4b05      	ldr	r3, [pc, #20]	; (800e074 <RCCEx_PLL3_Config+0x15c>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e064:	2b00      	cmp	r3, #0
 800e066:	d0f0      	beq.n	800e04a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e068:	7bfb      	ldrb	r3, [r7, #15]
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3710      	adds	r7, #16
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}
 800e072:	bf00      	nop
 800e074:	58024400 	.word	0x58024400
 800e078:	ffff0007 	.word	0xffff0007

0800e07c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b08a      	sub	sp, #40	; 0x28
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d101      	bne.n	800e08e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800e08a:	2301      	movs	r3, #1
 800e08c:	e075      	b.n	800e17a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e094:	b2db      	uxtb	r3, r3
 800e096:	2b00      	cmp	r3, #0
 800e098:	d105      	bne.n	800e0a6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2200      	movs	r2, #0
 800e09e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800e0a0:	6878      	ldr	r0, [r7, #4]
 800e0a2:	f7f5 f9bd 	bl	8003420 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2204      	movs	r2, #4
 800e0aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	f000 f868 	bl	800e184 <HAL_SD_InitCard>
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d001      	beq.n	800e0be <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	e05d      	b.n	800e17a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800e0be:	f107 0308 	add.w	r3, r7, #8
 800e0c2:	4619      	mov	r1, r3
 800e0c4:	6878      	ldr	r0, [r7, #4]
 800e0c6:	f000 fdaf 	bl	800ec28 <HAL_SD_GetCardStatus>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d001      	beq.n	800e0d4 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	e052      	b.n	800e17a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800e0d4:	7e3b      	ldrb	r3, [r7, #24]
 800e0d6:	b2db      	uxtb	r3, r3
 800e0d8:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800e0da:	7e7b      	ldrb	r3, [r7, #25]
 800e0dc:	b2db      	uxtb	r3, r3
 800e0de:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0e4:	2b01      	cmp	r3, #1
 800e0e6:	d10a      	bne.n	800e0fe <HAL_SD_Init+0x82>
 800e0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d102      	bne.n	800e0f4 <HAL_SD_Init+0x78>
 800e0ee:	6a3b      	ldr	r3, [r7, #32]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d004      	beq.n	800e0fe <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e0fa:	659a      	str	r2, [r3, #88]	; 0x58
 800e0fc:	e00b      	b.n	800e116 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e102:	2b01      	cmp	r3, #1
 800e104:	d104      	bne.n	800e110 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e10c:	659a      	str	r2, [r3, #88]	; 0x58
 800e10e:	e002      	b.n	800e116 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2200      	movs	r2, #0
 800e114:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	68db      	ldr	r3, [r3, #12]
 800e11a:	4619      	mov	r1, r3
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f000 fe6d 	bl	800edfc <HAL_SD_ConfigWideBusOperation>
 800e122:	4603      	mov	r3, r0
 800e124:	2b00      	cmp	r3, #0
 800e126:	d001      	beq.n	800e12c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800e128:	2301      	movs	r3, #1
 800e12a:	e026      	b.n	800e17a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800e12c:	f7f6 f8c8 	bl	80042c0 <HAL_GetTick>
 800e130:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e132:	e011      	b.n	800e158 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e134:	f7f6 f8c4 	bl	80042c0 <HAL_GetTick>
 800e138:	4602      	mov	r2, r0
 800e13a:	69fb      	ldr	r3, [r7, #28]
 800e13c:	1ad3      	subs	r3, r2, r3
 800e13e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e142:	d109      	bne.n	800e158 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e14a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2201      	movs	r2, #1
 800e150:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800e154:	2303      	movs	r3, #3
 800e156:	e010      	b.n	800e17a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e158:	6878      	ldr	r0, [r7, #4]
 800e15a:	f000 ff61 	bl	800f020 <HAL_SD_GetCardState>
 800e15e:	4603      	mov	r3, r0
 800e160:	2b04      	cmp	r3, #4
 800e162:	d1e7      	bne.n	800e134 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2200      	movs	r2, #0
 800e168:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	2200      	movs	r2, #0
 800e16e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2201      	movs	r2, #1
 800e174:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800e178:	2300      	movs	r3, #0
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3728      	adds	r7, #40	; 0x28
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}
	...

0800e184 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e184:	b590      	push	{r4, r7, lr}
 800e186:	b08d      	sub	sp, #52	; 0x34
 800e188:	af02      	add	r7, sp, #8
 800e18a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800e18c:	2300      	movs	r3, #0
 800e18e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800e190:	2300      	movs	r3, #0
 800e192:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800e194:	2300      	movs	r3, #0
 800e196:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800e198:	2300      	movs	r3, #0
 800e19a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800e19c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800e1a0:	f04f 0100 	mov.w	r1, #0
 800e1a4:	f7fe fd24 	bl	800cbf0 <HAL_RCCEx_GetPeriphCLKFreq>
 800e1a8:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800e1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d109      	bne.n	800e1c4 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2201      	movs	r2, #1
 800e1b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e1be:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	e070      	b.n	800e2a6 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800e1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1c6:	0a1b      	lsrs	r3, r3, #8
 800e1c8:	4a39      	ldr	r2, [pc, #228]	; (800e2b0 <HAL_SD_InitCard+0x12c>)
 800e1ca:	fba2 2303 	umull	r2, r3, r2, r3
 800e1ce:	091b      	lsrs	r3, r3, #4
 800e1d0:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	681c      	ldr	r4, [r3, #0]
 800e1d6:	466a      	mov	r2, sp
 800e1d8:	f107 0318 	add.w	r3, r7, #24
 800e1dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e1e0:	e882 0003 	stmia.w	r2, {r0, r1}
 800e1e4:	f107 030c 	add.w	r3, r7, #12
 800e1e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e1ea:	4620      	mov	r0, r4
 800e1ec:	f004 fda8 	bl	8012d40 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	f004 fdeb 	bl	8012dd0 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800e1fa:	69fb      	ldr	r3, [r7, #28]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d005      	beq.n	800e20c <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800e200:	69fb      	ldr	r3, [r7, #28]
 800e202:	005b      	lsls	r3, r3, #1
 800e204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e206:	fbb2 f3f3 	udiv	r3, r2, r3
 800e20a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800e20c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d007      	beq.n	800e222 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800e212:	4a28      	ldr	r2, [pc, #160]	; (800e2b4 <HAL_SD_InitCard+0x130>)
 800e214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e216:	fbb2 f3f3 	udiv	r3, r2, r3
 800e21a:	3301      	adds	r3, #1
 800e21c:	4618      	mov	r0, r3
 800e21e:	f7f6 f85b 	bl	80042d8 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f000 ffea 	bl	800f1fc <SD_PowerON>
 800e228:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e22a:	6a3b      	ldr	r3, [r7, #32]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d00b      	beq.n	800e248 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2201      	movs	r2, #1
 800e234:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e23c:	6a3b      	ldr	r3, [r7, #32]
 800e23e:	431a      	orrs	r2, r3
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e244:	2301      	movs	r3, #1
 800e246:	e02e      	b.n	800e2a6 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f000 ff09 	bl	800f060 <SD_InitCard>
 800e24e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e250:	6a3b      	ldr	r3, [r7, #32]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d00b      	beq.n	800e26e <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	2201      	movs	r2, #1
 800e25a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e262:	6a3b      	ldr	r3, [r7, #32]
 800e264:	431a      	orrs	r2, r3
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e26a:	2301      	movs	r3, #1
 800e26c:	e01b      	b.n	800e2a6 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e276:	4618      	mov	r0, r3
 800e278:	f004 fe40 	bl	8012efc <SDMMC_CmdBlockLength>
 800e27c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e27e:	6a3b      	ldr	r3, [r7, #32]
 800e280:	2b00      	cmp	r3, #0
 800e282:	d00f      	beq.n	800e2a4 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	4a0b      	ldr	r2, [pc, #44]	; (800e2b8 <HAL_SD_InitCard+0x134>)
 800e28a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e290:	6a3b      	ldr	r3, [r7, #32]
 800e292:	431a      	orrs	r2, r3
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	2201      	movs	r2, #1
 800e29c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	e000      	b.n	800e2a6 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800e2a4:	2300      	movs	r3, #0
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	372c      	adds	r7, #44	; 0x2c
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	bd90      	pop	{r4, r7, pc}
 800e2ae:	bf00      	nop
 800e2b0:	014f8b59 	.word	0x014f8b59
 800e2b4:	00012110 	.word	0x00012110
 800e2b8:	1fe00fff 	.word	0x1fe00fff

0800e2bc <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b08c      	sub	sp, #48	; 0x30
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	60f8      	str	r0, [r7, #12]
 800e2c4:	60b9      	str	r1, [r7, #8]
 800e2c6:	607a      	str	r2, [r7, #4]
 800e2c8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e2ce:	68bb      	ldr	r3, [r7, #8]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d107      	bne.n	800e2e4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2d8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e2e0:	2301      	movs	r3, #1
 800e2e2:	e08d      	b.n	800e400 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e2ea:	b2db      	uxtb	r3, r3
 800e2ec:	2b01      	cmp	r3, #1
 800e2ee:	f040 8086 	bne.w	800e3fe <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e2f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	441a      	add	r2, r3
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e302:	429a      	cmp	r2, r3
 800e304:	d907      	bls.n	800e316 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e30a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e312:	2301      	movs	r3, #1
 800e314:	e074      	b.n	800e400 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	2203      	movs	r2, #3
 800e31a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	2200      	movs	r2, #0
 800e324:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	68ba      	ldr	r2, [r7, #8]
 800e32a:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	025a      	lsls	r2, r3, #9
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e338:	2b01      	cmp	r3, #1
 800e33a:	d002      	beq.n	800e342 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800e33c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e33e:	025b      	lsls	r3, r3, #9
 800e340:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e342:	f04f 33ff 	mov.w	r3, #4294967295
 800e346:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	025b      	lsls	r3, r3, #9
 800e34c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e34e:	2390      	movs	r3, #144	; 0x90
 800e350:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e352:	2302      	movs	r3, #2
 800e354:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e356:	2300      	movs	r3, #0
 800e358:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e35a:	2300      	movs	r3, #0
 800e35c:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	f107 0210 	add.w	r2, r7, #16
 800e366:	4611      	mov	r1, r2
 800e368:	4618      	mov	r0, r3
 800e36a:	f004 fd9b 	bl	8012ea4 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	68da      	ldr	r2, [r3, #12]
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e37c:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	68ba      	ldr	r2, [r7, #8]
 800e384:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	2201      	movs	r2, #1
 800e38c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	2b01      	cmp	r3, #1
 800e392:	d90a      	bls.n	800e3aa <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	2282      	movs	r2, #130	; 0x82
 800e398:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f004 fdf1 	bl	8012f88 <SDMMC_CmdReadMultiBlock>
 800e3a6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e3a8:	e009      	b.n	800e3be <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2281      	movs	r2, #129	; 0x81
 800e3ae:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f004 fdc3 	bl	8012f42 <SDMMC_CmdReadSingleBlock>
 800e3bc:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d012      	beq.n	800e3ea <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	4a0f      	ldr	r2, [pc, #60]	; (800e408 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800e3ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e3d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3d2:	431a      	orrs	r2, r3
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	2201      	movs	r2, #1
 800e3dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	e00a      	b.n	800e400 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800e3f8:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	e000      	b.n	800e400 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e3fe:	2302      	movs	r3, #2
  }
}
 800e400:	4618      	mov	r0, r3
 800e402:	3730      	adds	r7, #48	; 0x30
 800e404:	46bd      	mov	sp, r7
 800e406:	bd80      	pop	{r7, pc}
 800e408:	1fe00fff 	.word	0x1fe00fff

0800e40c <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b08c      	sub	sp, #48	; 0x30
 800e410:	af00      	add	r7, sp, #0
 800e412:	60f8      	str	r0, [r7, #12]
 800e414:	60b9      	str	r1, [r7, #8]
 800e416:	607a      	str	r2, [r7, #4]
 800e418:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e41e:	68bb      	ldr	r3, [r7, #8]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d107      	bne.n	800e434 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e428:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e430:	2301      	movs	r3, #1
 800e432:	e08d      	b.n	800e550 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e43a:	b2db      	uxtb	r3, r3
 800e43c:	2b01      	cmp	r3, #1
 800e43e:	f040 8086 	bne.w	800e54e <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	2200      	movs	r2, #0
 800e446:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e448:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	441a      	add	r2, r3
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e452:	429a      	cmp	r2, r3
 800e454:	d907      	bls.n	800e466 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e45a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e462:	2301      	movs	r3, #1
 800e464:	e074      	b.n	800e550 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	2203      	movs	r2, #3
 800e46a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	2200      	movs	r2, #0
 800e474:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	68ba      	ldr	r2, [r7, #8]
 800e47a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e47c:	683b      	ldr	r3, [r7, #0]
 800e47e:	025a      	lsls	r2, r3, #9
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e488:	2b01      	cmp	r3, #1
 800e48a:	d002      	beq.n	800e492 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800e48c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e48e:	025b      	lsls	r3, r3, #9
 800e490:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e492:	f04f 33ff 	mov.w	r3, #4294967295
 800e496:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	025b      	lsls	r3, r3, #9
 800e49c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e49e:	2390      	movs	r3, #144	; 0x90
 800e4a0:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	f107 0210 	add.w	r2, r7, #16
 800e4b6:	4611      	mov	r1, r2
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	f004 fcf3 	bl	8012ea4 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	68da      	ldr	r2, [r3, #12]
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e4cc:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	68ba      	ldr	r2, [r7, #8]
 800e4d4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	2201      	movs	r2, #1
 800e4dc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	d90a      	bls.n	800e4fa <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	22a0      	movs	r2, #160	; 0xa0
 800e4e8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	f004 fd8f 	bl	8013014 <SDMMC_CmdWriteMultiBlock>
 800e4f6:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e4f8:	e009      	b.n	800e50e <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	2290      	movs	r2, #144	; 0x90
 800e4fe:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e506:	4618      	mov	r0, r3
 800e508:	f004 fd61 	bl	8012fce <SDMMC_CmdWriteSingleBlock>
 800e50c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e50e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e510:	2b00      	cmp	r3, #0
 800e512:	d012      	beq.n	800e53a <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	4a0f      	ldr	r2, [pc, #60]	; (800e558 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800e51a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e522:	431a      	orrs	r2, r3
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	2201      	movs	r2, #1
 800e52c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	2200      	movs	r2, #0
 800e534:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e536:	2301      	movs	r3, #1
 800e538:	e00a      	b.n	800e550 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800e548:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800e54a:	2300      	movs	r3, #0
 800e54c:	e000      	b.n	800e550 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e54e:	2302      	movs	r3, #2
  }
}
 800e550:	4618      	mov	r0, r3
 800e552:	3730      	adds	r7, #48	; 0x30
 800e554:	46bd      	mov	sp, r7
 800e556:	bd80      	pop	{r7, pc}
 800e558:	1fe00fff 	.word	0x1fe00fff

0800e55c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b084      	sub	sp, #16
 800e560:	af00      	add	r7, sp, #0
 800e562:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e568:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e570:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e574:	2b00      	cmp	r3, #0
 800e576:	d008      	beq.n	800e58a <HAL_SD_IRQHandler+0x2e>
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	f003 0308 	and.w	r3, r3, #8
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d003      	beq.n	800e58a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f001 f926 	bl	800f7d4 <SD_Read_IT>
 800e588:	e19a      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e594:	2b00      	cmp	r3, #0
 800e596:	f000 80ac 	beq.w	800e6f2 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e5a2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681a      	ldr	r2, [r3, #0]
 800e5ae:	4b59      	ldr	r3, [pc, #356]	; (800e714 <HAL_SD_IRQHandler+0x1b8>)
 800e5b0:	400b      	ands	r3, r1
 800e5b2:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e5c2:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	68da      	ldr	r2, [r3, #12]
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e5d2:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	f003 0308 	and.w	r3, r3, #8
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d038      	beq.n	800e650 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	f003 0302 	and.w	r3, r3, #2
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d104      	bne.n	800e5f2 <HAL_SD_IRQHandler+0x96>
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	f003 0320 	and.w	r3, r3, #32
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d011      	beq.n	800e616 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f004 fd30 	bl	801305c <SDMMC_CmdStopTransfer>
 800e5fc:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e5fe:	68bb      	ldr	r3, [r7, #8]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d008      	beq.n	800e616 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	431a      	orrs	r2, r3
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f000 f95b 	bl	800e8cc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	4a3f      	ldr	r2, [pc, #252]	; (800e718 <HAL_SD_IRQHandler+0x1bc>)
 800e61c:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2201      	movs	r2, #1
 800e622:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	2200      	movs	r2, #0
 800e62a:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	f003 0301 	and.w	r3, r3, #1
 800e632:	2b00      	cmp	r3, #0
 800e634:	d104      	bne.n	800e640 <HAL_SD_IRQHandler+0xe4>
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	f003 0302 	and.w	r3, r3, #2
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d003      	beq.n	800e648 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	f006 fd31 	bl	80150a8 <HAL_SD_RxCpltCallback>
 800e646:	e13b      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f006 fd23 	bl	8015094 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800e64e:	e137      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e656:	2b00      	cmp	r3, #0
 800e658:	f000 8132 	beq.w	800e8c0 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	2200      	movs	r2, #0
 800e662:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	2200      	movs	r2, #0
 800e66a:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	2200      	movs	r2, #0
 800e672:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	f003 0302 	and.w	r3, r3, #2
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d104      	bne.n	800e688 <HAL_SD_IRQHandler+0x12c>
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	f003 0320 	and.w	r3, r3, #32
 800e684:	2b00      	cmp	r3, #0
 800e686:	d011      	beq.n	800e6ac <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4618      	mov	r0, r3
 800e68e:	f004 fce5 	bl	801305c <SDMMC_CmdStopTransfer>
 800e692:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e694:	68bb      	ldr	r3, [r7, #8]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d008      	beq.n	800e6ac <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	431a      	orrs	r2, r3
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800e6a6:	6878      	ldr	r0, [r7, #4]
 800e6a8:	f000 f910 	bl	800e8cc <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	2201      	movs	r2, #1
 800e6b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	f003 0310 	and.w	r3, r3, #16
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d104      	bne.n	800e6ce <HAL_SD_IRQHandler+0x172>
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f003 0320 	and.w	r3, r3, #32
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d002      	beq.n	800e6d4 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800e6ce:	6878      	ldr	r0, [r7, #4]
 800e6d0:	f006 fce0 	bl	8015094 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	f003 0301 	and.w	r3, r3, #1
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d105      	bne.n	800e6ea <HAL_SD_IRQHandler+0x18e>
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	f003 0302 	and.w	r3, r3, #2
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	f000 80eb 	beq.w	800e8c0 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800e6ea:	6878      	ldr	r0, [r7, #4]
 800e6ec:	f006 fcdc 	bl	80150a8 <HAL_SD_RxCpltCallback>
}
 800e6f0:	e0e6      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d00d      	beq.n	800e71c <HAL_SD_IRQHandler+0x1c0>
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	f003 0308 	and.w	r3, r3, #8
 800e706:	2b00      	cmp	r3, #0
 800e708:	d008      	beq.n	800e71c <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f001 f8a8 	bl	800f860 <SD_Write_IT>
 800e710:	e0d6      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
 800e712:	bf00      	nop
 800e714:	ffff3ec5 	.word	0xffff3ec5
 800e718:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e722:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800e726:	2b00      	cmp	r3, #0
 800e728:	f000 809d 	beq.w	800e866 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e732:	f003 0302 	and.w	r3, r3, #2
 800e736:	2b00      	cmp	r3, #0
 800e738:	d005      	beq.n	800e746 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e73e:	f043 0202 	orr.w	r2, r3, #2
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e74c:	f003 0308 	and.w	r3, r3, #8
 800e750:	2b00      	cmp	r3, #0
 800e752:	d005      	beq.n	800e760 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e758:	f043 0208 	orr.w	r2, r3, #8
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e766:	f003 0320 	and.w	r3, r3, #32
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d005      	beq.n	800e77a <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e772:	f043 0220 	orr.w	r2, r3, #32
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e780:	f003 0310 	and.w	r3, r3, #16
 800e784:	2b00      	cmp	r3, #0
 800e786:	d005      	beq.n	800e794 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e78c:	f043 0210 	orr.w	r2, r3, #16
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	4a4b      	ldr	r2, [pc, #300]	; (800e8c8 <HAL_SD_IRQHandler+0x36c>)
 800e79a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800e7aa:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	68da      	ldr	r2, [r3, #12]
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e7ba:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e7ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	68da      	ldr	r2, [r3, #12]
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e7da:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	f004 fc3b 	bl	801305c <SDMMC_CmdStopTransfer>
 800e7e6:	4602      	mov	r2, r0
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e7ec:	431a      	orrs	r2, r3
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	68da      	ldr	r2, [r3, #12]
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e800:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e80a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	f003 0308 	and.w	r3, r3, #8
 800e812:	2b00      	cmp	r3, #0
 800e814:	d00a      	beq.n	800e82c <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	2201      	movs	r2, #1
 800e81a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	2200      	movs	r2, #0
 800e822:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800e824:	6878      	ldr	r0, [r7, #4]
 800e826:	f000 f851 	bl	800e8cc <HAL_SD_ErrorCallback>
}
 800e82a:	e049      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e832:	2b00      	cmp	r3, #0
 800e834:	d044      	beq.n	800e8c0 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d040      	beq.n	800e8c0 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e84c:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	2200      	movs	r2, #0
 800e854:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	2201      	movs	r2, #1
 800e85a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800e85e:	6878      	ldr	r0, [r7, #4]
 800e860:	f000 f834 	bl	800e8cc <HAL_SD_ErrorCallback>
}
 800e864:	e02c      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e86c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e870:	2b00      	cmp	r3, #0
 800e872:	d025      	beq.n	800e8c0 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e87c:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e884:	f003 0304 	and.w	r3, r3, #4
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d10c      	bne.n	800e8a6 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	f003 0320 	and.w	r3, r3, #32
 800e892:	2b00      	cmp	r3, #0
 800e894:	d003      	beq.n	800e89e <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800e896:	6878      	ldr	r0, [r7, #4]
 800e898:	f001 f84a 	bl	800f930 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800e89c:	e010      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800e89e:	6878      	ldr	r0, [r7, #4]
 800e8a0:	f001 f832 	bl	800f908 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800e8a4:	e00c      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	f003 0320 	and.w	r3, r3, #32
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d003      	beq.n	800e8b8 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f001 f833 	bl	800f91c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800e8b6:	e003      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f001 f81b 	bl	800f8f4 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800e8be:	e7ff      	b.n	800e8c0 <HAL_SD_IRQHandler+0x364>
 800e8c0:	bf00      	nop
 800e8c2:	3710      	adds	r7, #16
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bd80      	pop	{r7, pc}
 800e8c8:	18000f3a 	.word	0x18000f3a

0800e8cc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e8cc:	b480      	push	{r7}
 800e8ce:	b083      	sub	sp, #12
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e8d4:	bf00      	nop
 800e8d6:	370c      	adds	r7, #12
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8de:	4770      	bx	lr

0800e8e0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b083      	sub	sp, #12
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e8ee:	0f9b      	lsrs	r3, r3, #30
 800e8f0:	b2da      	uxtb	r2, r3
 800e8f2:	683b      	ldr	r3, [r7, #0]
 800e8f4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e8fa:	0e9b      	lsrs	r3, r3, #26
 800e8fc:	b2db      	uxtb	r3, r3
 800e8fe:	f003 030f 	and.w	r3, r3, #15
 800e902:	b2da      	uxtb	r2, r3
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e90c:	0e1b      	lsrs	r3, r3, #24
 800e90e:	b2db      	uxtb	r3, r3
 800e910:	f003 0303 	and.w	r3, r3, #3
 800e914:	b2da      	uxtb	r2, r3
 800e916:	683b      	ldr	r3, [r7, #0]
 800e918:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e91e:	0c1b      	lsrs	r3, r3, #16
 800e920:	b2da      	uxtb	r2, r3
 800e922:	683b      	ldr	r3, [r7, #0]
 800e924:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e92a:	0a1b      	lsrs	r3, r3, #8
 800e92c:	b2da      	uxtb	r2, r3
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e936:	b2da      	uxtb	r2, r3
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e940:	0d1b      	lsrs	r3, r3, #20
 800e942:	b29a      	uxth	r2, r3
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e94c:	0c1b      	lsrs	r3, r3, #16
 800e94e:	b2db      	uxtb	r3, r3
 800e950:	f003 030f 	and.w	r3, r3, #15
 800e954:	b2da      	uxtb	r2, r3
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e95e:	0bdb      	lsrs	r3, r3, #15
 800e960:	b2db      	uxtb	r3, r3
 800e962:	f003 0301 	and.w	r3, r3, #1
 800e966:	b2da      	uxtb	r2, r3
 800e968:	683b      	ldr	r3, [r7, #0]
 800e96a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e970:	0b9b      	lsrs	r3, r3, #14
 800e972:	b2db      	uxtb	r3, r3
 800e974:	f003 0301 	and.w	r3, r3, #1
 800e978:	b2da      	uxtb	r2, r3
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e982:	0b5b      	lsrs	r3, r3, #13
 800e984:	b2db      	uxtb	r3, r3
 800e986:	f003 0301 	and.w	r3, r3, #1
 800e98a:	b2da      	uxtb	r2, r3
 800e98c:	683b      	ldr	r3, [r7, #0]
 800e98e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e994:	0b1b      	lsrs	r3, r3, #12
 800e996:	b2db      	uxtb	r3, r3
 800e998:	f003 0301 	and.w	r3, r3, #1
 800e99c:	b2da      	uxtb	r2, r3
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d163      	bne.n	800ea78 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e9b4:	009a      	lsls	r2, r3, #2
 800e9b6:	f640 73fc 	movw	r3, #4092	; 0xffc
 800e9ba:	4013      	ands	r3, r2
 800e9bc:	687a      	ldr	r2, [r7, #4]
 800e9be:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800e9c0:	0f92      	lsrs	r2, r2, #30
 800e9c2:	431a      	orrs	r2, r3
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9cc:	0edb      	lsrs	r3, r3, #27
 800e9ce:	b2db      	uxtb	r3, r3
 800e9d0:	f003 0307 	and.w	r3, r3, #7
 800e9d4:	b2da      	uxtb	r2, r3
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9de:	0e1b      	lsrs	r3, r3, #24
 800e9e0:	b2db      	uxtb	r3, r3
 800e9e2:	f003 0307 	and.w	r3, r3, #7
 800e9e6:	b2da      	uxtb	r2, r3
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9f0:	0d5b      	lsrs	r3, r3, #21
 800e9f2:	b2db      	uxtb	r3, r3
 800e9f4:	f003 0307 	and.w	r3, r3, #7
 800e9f8:	b2da      	uxtb	r2, r3
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea02:	0c9b      	lsrs	r3, r3, #18
 800ea04:	b2db      	uxtb	r3, r3
 800ea06:	f003 0307 	and.w	r3, r3, #7
 800ea0a:	b2da      	uxtb	r2, r3
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea14:	0bdb      	lsrs	r3, r3, #15
 800ea16:	b2db      	uxtb	r3, r3
 800ea18:	f003 0307 	and.w	r3, r3, #7
 800ea1c:	b2da      	uxtb	r2, r3
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	691b      	ldr	r3, [r3, #16]
 800ea26:	1c5a      	adds	r2, r3, #1
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	7e1b      	ldrb	r3, [r3, #24]
 800ea30:	b2db      	uxtb	r3, r3
 800ea32:	f003 0307 	and.w	r3, r3, #7
 800ea36:	3302      	adds	r3, #2
 800ea38:	2201      	movs	r2, #1
 800ea3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800ea42:	fb03 f202 	mul.w	r2, r3, r2
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	7a1b      	ldrb	r3, [r3, #8]
 800ea4e:	b2db      	uxtb	r3, r3
 800ea50:	f003 030f 	and.w	r3, r3, #15
 800ea54:	2201      	movs	r2, #1
 800ea56:	409a      	lsls	r2, r3
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea60:	687a      	ldr	r2, [r7, #4]
 800ea62:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800ea64:	0a52      	lsrs	r2, r2, #9
 800ea66:	fb03 f202 	mul.w	r2, r3, r2
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ea74:	655a      	str	r2, [r3, #84]	; 0x54
 800ea76:	e031      	b.n	800eadc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea7c:	2b01      	cmp	r3, #1
 800ea7e:	d11d      	bne.n	800eabc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea84:	041b      	lsls	r3, r3, #16
 800ea86:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea8e:	0c1b      	lsrs	r3, r3, #16
 800ea90:	431a      	orrs	r2, r3
 800ea92:	683b      	ldr	r3, [r7, #0]
 800ea94:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	691b      	ldr	r3, [r3, #16]
 800ea9a:	3301      	adds	r3, #1
 800ea9c:	029a      	lsls	r2, r3, #10
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	f44f 7200 	mov.w	r2, #512	; 0x200
 800eab0:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	655a      	str	r2, [r3, #84]	; 0x54
 800eaba:	e00f      	b.n	800eadc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	4a58      	ldr	r2, [pc, #352]	; (800ec24 <HAL_SD_GetCardCSD+0x344>)
 800eac2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eac8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	2201      	movs	r2, #1
 800ead4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800ead8:	2301      	movs	r3, #1
 800eada:	e09d      	b.n	800ec18 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eae0:	0b9b      	lsrs	r3, r3, #14
 800eae2:	b2db      	uxtb	r3, r3
 800eae4:	f003 0301 	and.w	r3, r3, #1
 800eae8:	b2da      	uxtb	r2, r3
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eaf2:	09db      	lsrs	r3, r3, #7
 800eaf4:	b2db      	uxtb	r3, r3
 800eaf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eafa:	b2da      	uxtb	r2, r3
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eb04:	b2db      	uxtb	r3, r3
 800eb06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb0a:	b2da      	uxtb	r2, r3
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb14:	0fdb      	lsrs	r3, r3, #31
 800eb16:	b2da      	uxtb	r2, r3
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb20:	0f5b      	lsrs	r3, r3, #29
 800eb22:	b2db      	uxtb	r3, r3
 800eb24:	f003 0303 	and.w	r3, r3, #3
 800eb28:	b2da      	uxtb	r2, r3
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb32:	0e9b      	lsrs	r3, r3, #26
 800eb34:	b2db      	uxtb	r3, r3
 800eb36:	f003 0307 	and.w	r3, r3, #7
 800eb3a:	b2da      	uxtb	r2, r3
 800eb3c:	683b      	ldr	r3, [r7, #0]
 800eb3e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb44:	0d9b      	lsrs	r3, r3, #22
 800eb46:	b2db      	uxtb	r3, r3
 800eb48:	f003 030f 	and.w	r3, r3, #15
 800eb4c:	b2da      	uxtb	r2, r3
 800eb4e:	683b      	ldr	r3, [r7, #0]
 800eb50:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb56:	0d5b      	lsrs	r3, r3, #21
 800eb58:	b2db      	uxtb	r3, r3
 800eb5a:	f003 0301 	and.w	r3, r3, #1
 800eb5e:	b2da      	uxtb	r2, r3
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	2200      	movs	r2, #0
 800eb6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb72:	0c1b      	lsrs	r3, r3, #16
 800eb74:	b2db      	uxtb	r3, r3
 800eb76:	f003 0301 	and.w	r3, r3, #1
 800eb7a:	b2da      	uxtb	r2, r3
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb86:	0bdb      	lsrs	r3, r3, #15
 800eb88:	b2db      	uxtb	r3, r3
 800eb8a:	f003 0301 	and.w	r3, r3, #1
 800eb8e:	b2da      	uxtb	r2, r3
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb9a:	0b9b      	lsrs	r3, r3, #14
 800eb9c:	b2db      	uxtb	r3, r3
 800eb9e:	f003 0301 	and.w	r3, r3, #1
 800eba2:	b2da      	uxtb	r2, r3
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ebae:	0b5b      	lsrs	r3, r3, #13
 800ebb0:	b2db      	uxtb	r3, r3
 800ebb2:	f003 0301 	and.w	r3, r3, #1
 800ebb6:	b2da      	uxtb	r2, r3
 800ebb8:	683b      	ldr	r3, [r7, #0]
 800ebba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ebc2:	0b1b      	lsrs	r3, r3, #12
 800ebc4:	b2db      	uxtb	r3, r3
 800ebc6:	f003 0301 	and.w	r3, r3, #1
 800ebca:	b2da      	uxtb	r2, r3
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ebd6:	0a9b      	lsrs	r3, r3, #10
 800ebd8:	b2db      	uxtb	r3, r3
 800ebda:	f003 0303 	and.w	r3, r3, #3
 800ebde:	b2da      	uxtb	r2, r3
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ebea:	0a1b      	lsrs	r3, r3, #8
 800ebec:	b2db      	uxtb	r3, r3
 800ebee:	f003 0303 	and.w	r3, r3, #3
 800ebf2:	b2da      	uxtb	r2, r3
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ebfe:	085b      	lsrs	r3, r3, #1
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec06:	b2da      	uxtb	r2, r3
 800ec08:	683b      	ldr	r3, [r7, #0]
 800ec0a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	2201      	movs	r2, #1
 800ec12:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800ec16:	2300      	movs	r3, #0
}
 800ec18:	4618      	mov	r0, r3
 800ec1a:	370c      	adds	r7, #12
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr
 800ec24:	1fe00fff 	.word	0x1fe00fff

0800ec28 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b094      	sub	sp, #80	; 0x50
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
 800ec30:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800ec32:	2300      	movs	r3, #0
 800ec34:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ec3e:	b2db      	uxtb	r3, r3
 800ec40:	2b03      	cmp	r3, #3
 800ec42:	d101      	bne.n	800ec48 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800ec44:	2301      	movs	r3, #1
 800ec46:	e0a7      	b.n	800ed98 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800ec48:	f107 0308 	add.w	r3, r7, #8
 800ec4c:	4619      	mov	r1, r3
 800ec4e:	6878      	ldr	r0, [r7, #4]
 800ec50:	f000 fb62 	bl	800f318 <SD_SendSDStatus>
 800ec54:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ec56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d011      	beq.n	800ec80 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	4a4f      	ldr	r2, [pc, #316]	; (800eda0 <HAL_SD_GetCardStatus+0x178>)
 800ec62:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ec68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec6a:	431a      	orrs	r2, r3
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2201      	movs	r2, #1
 800ec74:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800ec78:	2301      	movs	r3, #1
 800ec7a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800ec7e:	e070      	b.n	800ed62 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ec80:	68bb      	ldr	r3, [r7, #8]
 800ec82:	099b      	lsrs	r3, r3, #6
 800ec84:	b2db      	uxtb	r3, r3
 800ec86:	f003 0303 	and.w	r3, r3, #3
 800ec8a:	b2da      	uxtb	r2, r3
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800ec90:	68bb      	ldr	r3, [r7, #8]
 800ec92:	095b      	lsrs	r3, r3, #5
 800ec94:	b2db      	uxtb	r3, r3
 800ec96:	f003 0301 	and.w	r3, r3, #1
 800ec9a:	b2da      	uxtb	r2, r3
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800eca0:	68bb      	ldr	r3, [r7, #8]
 800eca2:	0a1b      	lsrs	r3, r3, #8
 800eca4:	b29b      	uxth	r3, r3
 800eca6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ecaa:	b29a      	uxth	r2, r3
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	0e1b      	lsrs	r3, r3, #24
 800ecb0:	b29b      	uxth	r3, r3
 800ecb2:	4313      	orrs	r3, r2
 800ecb4:	b29a      	uxth	r2, r3
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	061a      	lsls	r2, r3, #24
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	021b      	lsls	r3, r3, #8
 800ecc2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ecc6:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	0a1b      	lsrs	r3, r3, #8
 800eccc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ecd0:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	0e1b      	lsrs	r3, r3, #24
 800ecd6:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ecdc:	693b      	ldr	r3, [r7, #16]
 800ecde:	b2da      	uxtb	r2, r3
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800ece4:	693b      	ldr	r3, [r7, #16]
 800ece6:	0a1b      	lsrs	r3, r3, #8
 800ece8:	b2da      	uxtb	r2, r3
 800ecea:	683b      	ldr	r3, [r7, #0]
 800ecec:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ecee:	693b      	ldr	r3, [r7, #16]
 800ecf0:	0d1b      	lsrs	r3, r3, #20
 800ecf2:	b2db      	uxtb	r3, r3
 800ecf4:	f003 030f 	and.w	r3, r3, #15
 800ecf8:	b2da      	uxtb	r2, r3
 800ecfa:	683b      	ldr	r3, [r7, #0]
 800ecfc:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ecfe:	693b      	ldr	r3, [r7, #16]
 800ed00:	0c1b      	lsrs	r3, r3, #16
 800ed02:	b29b      	uxth	r3, r3
 800ed04:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ed08:	b29a      	uxth	r2, r3
 800ed0a:	697b      	ldr	r3, [r7, #20]
 800ed0c:	b29b      	uxth	r3, r3
 800ed0e:	b2db      	uxtb	r3, r3
 800ed10:	b29b      	uxth	r3, r3
 800ed12:	4313      	orrs	r3, r2
 800ed14:	b29a      	uxth	r2, r3
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800ed1a:	697b      	ldr	r3, [r7, #20]
 800ed1c:	0a9b      	lsrs	r3, r3, #10
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ed24:	b2da      	uxtb	r2, r3
 800ed26:	683b      	ldr	r3, [r7, #0]
 800ed28:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	0a1b      	lsrs	r3, r3, #8
 800ed2e:	b2db      	uxtb	r3, r3
 800ed30:	f003 0303 	and.w	r3, r3, #3
 800ed34:	b2da      	uxtb	r2, r3
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800ed3a:	697b      	ldr	r3, [r7, #20]
 800ed3c:	091b      	lsrs	r3, r3, #4
 800ed3e:	b2db      	uxtb	r3, r3
 800ed40:	f003 030f 	and.w	r3, r3, #15
 800ed44:	b2da      	uxtb	r2, r3
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	b2db      	uxtb	r3, r3
 800ed4e:	f003 030f 	and.w	r3, r3, #15
 800ed52:	b2da      	uxtb	r2, r3
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800ed58:	69bb      	ldr	r3, [r7, #24]
 800ed5a:	0e1b      	lsrs	r3, r3, #24
 800ed5c:	b2da      	uxtb	r2, r3
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	f004 f8c6 	bl	8012efc <SDMMC_CmdBlockLength>
 800ed70:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ed72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d00d      	beq.n	800ed94 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	4a08      	ldr	r2, [pc, #32]	; (800eda0 <HAL_SD_GetCardStatus+0x178>)
 800ed7e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ed84:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	2201      	movs	r2, #1
 800ed8a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800ed8e:	2301      	movs	r3, #1
 800ed90:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800ed94:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800ed98:	4618      	mov	r0, r3
 800ed9a:	3750      	adds	r7, #80	; 0x50
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	bd80      	pop	{r7, pc}
 800eda0:	1fe00fff 	.word	0x1fe00fff

0800eda4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800eda4:	b480      	push	{r7}
 800eda6:	b083      	sub	sp, #12
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	6078      	str	r0, [r7, #4]
 800edac:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800edba:	683b      	ldr	r3, [r7, #0]
 800edbc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800edd2:	683b      	ldr	r3, [r7, #0]
 800edd4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800edda:	683b      	ldr	r3, [r7, #0]
 800eddc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800edee:	2300      	movs	r3, #0
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	370c      	adds	r7, #12
 800edf4:	46bd      	mov	sp, r7
 800edf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfa:	4770      	bx	lr

0800edfc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800edfc:	b590      	push	{r4, r7, lr}
 800edfe:	b08d      	sub	sp, #52	; 0x34
 800ee00:	af02      	add	r7, sp, #8
 800ee02:	6078      	str	r0, [r7, #4]
 800ee04:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800ee06:	2300      	movs	r3, #0
 800ee08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	2203      	movs	r2, #3
 800ee10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee18:	2b03      	cmp	r3, #3
 800ee1a:	d02e      	beq.n	800ee7a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800ee1c:	683b      	ldr	r3, [r7, #0]
 800ee1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ee22:	d106      	bne.n	800ee32 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee28:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	635a      	str	r2, [r3, #52]	; 0x34
 800ee30:	e029      	b.n	800ee86 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ee38:	d10a      	bne.n	800ee50 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ee3a:	6878      	ldr	r0, [r7, #4]
 800ee3c:	f000 fb64 	bl	800f508 <SD_WideBus_Enable>
 800ee40:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee46:	6a3b      	ldr	r3, [r7, #32]
 800ee48:	431a      	orrs	r2, r3
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	635a      	str	r2, [r3, #52]	; 0x34
 800ee4e:	e01a      	b.n	800ee86 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d10a      	bne.n	800ee6c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ee56:	6878      	ldr	r0, [r7, #4]
 800ee58:	f000 fba1 	bl	800f59e <SD_WideBus_Disable>
 800ee5c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee62:	6a3b      	ldr	r3, [r7, #32]
 800ee64:	431a      	orrs	r2, r3
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	635a      	str	r2, [r3, #52]	; 0x34
 800ee6a:	e00c      	b.n	800ee86 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee70:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	635a      	str	r2, [r3, #52]	; 0x34
 800ee78:	e005      	b.n	800ee86 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee7e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d007      	beq.n	800ee9e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	4a5f      	ldr	r2, [pc, #380]	; (800f010 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ee94:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800ee96:	2301      	movs	r3, #1
 800ee98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ee9c:	e096      	b.n	800efcc <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800ee9e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800eea2:	f04f 0100 	mov.w	r1, #0
 800eea6:	f7fd fea3 	bl	800cbf0 <HAL_RCCEx_GetPeriphCLKFreq>
 800eeaa:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800eeac:	69fb      	ldr	r3, [r7, #28]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	f000 8083 	beq.w	800efba <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	685b      	ldr	r3, [r3, #4]
 800eeb8:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	689b      	ldr	r3, [r3, #8]
 800eebe:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	691b      	ldr	r3, [r3, #16]
 800eec8:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	695a      	ldr	r2, [r3, #20]
 800eece:	69fb      	ldr	r3, [r7, #28]
 800eed0:	4950      	ldr	r1, [pc, #320]	; (800f014 <HAL_SD_ConfigWideBusOperation+0x218>)
 800eed2:	fba1 1303 	umull	r1, r3, r1, r3
 800eed6:	0e1b      	lsrs	r3, r3, #24
 800eed8:	429a      	cmp	r2, r3
 800eeda:	d303      	bcc.n	800eee4 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	695b      	ldr	r3, [r3, #20]
 800eee0:	61bb      	str	r3, [r7, #24]
 800eee2:	e05a      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eeec:	d103      	bne.n	800eef6 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	695b      	ldr	r3, [r3, #20]
 800eef2:	61bb      	str	r3, [r7, #24]
 800eef4:	e051      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eefa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800eefe:	d126      	bne.n	800ef4e <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	695b      	ldr	r3, [r3, #20]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d10e      	bne.n	800ef26 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800ef08:	69fb      	ldr	r3, [r7, #28]
 800ef0a:	4a43      	ldr	r2, [pc, #268]	; (800f018 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ef0c:	4293      	cmp	r3, r2
 800ef0e:	d906      	bls.n	800ef1e <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ef10:	69fb      	ldr	r3, [r7, #28]
 800ef12:	4a40      	ldr	r2, [pc, #256]	; (800f014 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ef14:	fba2 2303 	umull	r2, r3, r2, r3
 800ef18:	0e5b      	lsrs	r3, r3, #25
 800ef1a:	61bb      	str	r3, [r7, #24]
 800ef1c:	e03d      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	695b      	ldr	r3, [r3, #20]
 800ef22:	61bb      	str	r3, [r7, #24]
 800ef24:	e039      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	695b      	ldr	r3, [r3, #20]
 800ef2a:	005b      	lsls	r3, r3, #1
 800ef2c:	69fa      	ldr	r2, [r7, #28]
 800ef2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef32:	4a39      	ldr	r2, [pc, #228]	; (800f018 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ef34:	4293      	cmp	r3, r2
 800ef36:	d906      	bls.n	800ef46 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ef38:	69fb      	ldr	r3, [r7, #28]
 800ef3a:	4a36      	ldr	r2, [pc, #216]	; (800f014 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ef3c:	fba2 2303 	umull	r2, r3, r2, r3
 800ef40:	0e5b      	lsrs	r3, r3, #25
 800ef42:	61bb      	str	r3, [r7, #24]
 800ef44:	e029      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	695b      	ldr	r3, [r3, #20]
 800ef4a:	61bb      	str	r3, [r7, #24]
 800ef4c:	e025      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	695b      	ldr	r3, [r3, #20]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d10e      	bne.n	800ef74 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800ef56:	69fb      	ldr	r3, [r7, #28]
 800ef58:	4a30      	ldr	r2, [pc, #192]	; (800f01c <HAL_SD_ConfigWideBusOperation+0x220>)
 800ef5a:	4293      	cmp	r3, r2
 800ef5c:	d906      	bls.n	800ef6c <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ef5e:	69fb      	ldr	r3, [r7, #28]
 800ef60:	4a2c      	ldr	r2, [pc, #176]	; (800f014 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ef62:	fba2 2303 	umull	r2, r3, r2, r3
 800ef66:	0e1b      	lsrs	r3, r3, #24
 800ef68:	61bb      	str	r3, [r7, #24]
 800ef6a:	e016      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	695b      	ldr	r3, [r3, #20]
 800ef70:	61bb      	str	r3, [r7, #24]
 800ef72:	e012      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	695b      	ldr	r3, [r3, #20]
 800ef78:	005b      	lsls	r3, r3, #1
 800ef7a:	69fa      	ldr	r2, [r7, #28]
 800ef7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef80:	4a26      	ldr	r2, [pc, #152]	; (800f01c <HAL_SD_ConfigWideBusOperation+0x220>)
 800ef82:	4293      	cmp	r3, r2
 800ef84:	d906      	bls.n	800ef94 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ef86:	69fb      	ldr	r3, [r7, #28]
 800ef88:	4a22      	ldr	r2, [pc, #136]	; (800f014 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ef8a:	fba2 2303 	umull	r2, r3, r2, r3
 800ef8e:	0e1b      	lsrs	r3, r3, #24
 800ef90:	61bb      	str	r3, [r7, #24]
 800ef92:	e002      	b.n	800ef9a <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	695b      	ldr	r3, [r3, #20]
 800ef98:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681c      	ldr	r4, [r3, #0]
 800ef9e:	466a      	mov	r2, sp
 800efa0:	f107 0314 	add.w	r3, r7, #20
 800efa4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800efa8:	e882 0003 	stmia.w	r2, {r0, r1}
 800efac:	f107 0308 	add.w	r3, r7, #8
 800efb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800efb2:	4620      	mov	r0, r4
 800efb4:	f003 fec4 	bl	8012d40 <SDMMC_Init>
 800efb8:	e008      	b.n	800efcc <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800efbe:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800efc6:	2301      	movs	r3, #1
 800efc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efd4:	4618      	mov	r0, r3
 800efd6:	f003 ff91 	bl	8012efc <SDMMC_CmdBlockLength>
 800efda:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800efdc:	6a3b      	ldr	r3, [r7, #32]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d00c      	beq.n	800effc <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	4a0a      	ldr	r2, [pc, #40]	; (800f010 <HAL_SD_ConfigWideBusOperation+0x214>)
 800efe8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800efee:	6a3b      	ldr	r3, [r7, #32]
 800eff0:	431a      	orrs	r2, r3
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800eff6:	2301      	movs	r3, #1
 800eff8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	2201      	movs	r2, #1
 800f000:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800f004:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800f008:	4618      	mov	r0, r3
 800f00a:	372c      	adds	r7, #44	; 0x2c
 800f00c:	46bd      	mov	sp, r7
 800f00e:	bd90      	pop	{r4, r7, pc}
 800f010:	1fe00fff 	.word	0x1fe00fff
 800f014:	55e63b89 	.word	0x55e63b89
 800f018:	02faf080 	.word	0x02faf080
 800f01c:	017d7840 	.word	0x017d7840

0800f020 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b086      	sub	sp, #24
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800f028:	2300      	movs	r3, #0
 800f02a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800f02c:	f107 030c 	add.w	r3, r7, #12
 800f030:	4619      	mov	r1, r3
 800f032:	6878      	ldr	r0, [r7, #4]
 800f034:	f000 fa40 	bl	800f4b8 <SD_SendStatus>
 800f038:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f03a:	697b      	ldr	r3, [r7, #20]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d005      	beq.n	800f04c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f044:	697b      	ldr	r3, [r7, #20]
 800f046:	431a      	orrs	r2, r3
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	0a5b      	lsrs	r3, r3, #9
 800f050:	f003 030f 	and.w	r3, r3, #15
 800f054:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800f056:	693b      	ldr	r3, [r7, #16]
}
 800f058:	4618      	mov	r0, r3
 800f05a:	3718      	adds	r7, #24
 800f05c:	46bd      	mov	sp, r7
 800f05e:	bd80      	pop	{r7, pc}

0800f060 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b090      	sub	sp, #64	; 0x40
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800f068:	2300      	movs	r3, #0
 800f06a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800f06c:	f7f5 f928 	bl	80042c0 <HAL_GetTick>
 800f070:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	4618      	mov	r0, r3
 800f078:	f003 febb 	bl	8012df2 <SDMMC_GetPowerState>
 800f07c:	4603      	mov	r3, r0
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d102      	bne.n	800f088 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f082:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800f086:	e0b5      	b.n	800f1f4 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f08c:	2b03      	cmp	r3, #3
 800f08e:	d02e      	beq.n	800f0ee <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	4618      	mov	r0, r3
 800f096:	f004 f906 	bl	80132a6 <SDMMC_CmdSendCID>
 800f09a:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800f09c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d001      	beq.n	800f0a6 <SD_InitCard+0x46>
    {
      return errorstate;
 800f0a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0a4:	e0a6      	b.n	800f1f4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	2100      	movs	r1, #0
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	f003 fee6 	bl	8012e7e <SDMMC_GetResponse>
 800f0b2:	4602      	mov	r2, r0
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	2104      	movs	r1, #4
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f003 fedd 	bl	8012e7e <SDMMC_GetResponse>
 800f0c4:	4602      	mov	r2, r0
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	2108      	movs	r1, #8
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	f003 fed4 	bl	8012e7e <SDMMC_GetResponse>
 800f0d6:	4602      	mov	r2, r0
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	210c      	movs	r1, #12
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	f003 fecb 	bl	8012e7e <SDMMC_GetResponse>
 800f0e8:	4602      	mov	r2, r0
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0f2:	2b03      	cmp	r3, #3
 800f0f4:	d01d      	beq.n	800f132 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800f0f6:	e019      	b.n	800f12c <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	f107 020a 	add.w	r2, r7, #10
 800f100:	4611      	mov	r1, r2
 800f102:	4618      	mov	r0, r3
 800f104:	f004 f90e 	bl	8013324 <SDMMC_CmdSetRelAdd>
 800f108:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800f10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d001      	beq.n	800f114 <SD_InitCard+0xb4>
      {
        return errorstate;
 800f110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f112:	e06f      	b.n	800f1f4 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800f114:	f7f5 f8d4 	bl	80042c0 <HAL_GetTick>
 800f118:	4602      	mov	r2, r0
 800f11a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f11c:	1ad3      	subs	r3, r2, r3
 800f11e:	f241 3287 	movw	r2, #4999	; 0x1387
 800f122:	4293      	cmp	r3, r2
 800f124:	d902      	bls.n	800f12c <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800f126:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f12a:	e063      	b.n	800f1f4 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800f12c:	897b      	ldrh	r3, [r7, #10]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d0e2      	beq.n	800f0f8 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f136:	2b03      	cmp	r3, #3
 800f138:	d036      	beq.n	800f1a8 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800f13a:	897b      	ldrh	r3, [r7, #10]
 800f13c:	461a      	mov	r2, r3
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	681a      	ldr	r2, [r3, #0]
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f14a:	041b      	lsls	r3, r3, #16
 800f14c:	4619      	mov	r1, r3
 800f14e:	4610      	mov	r0, r2
 800f150:	f004 f8c8 	bl	80132e4 <SDMMC_CmdSendCSD>
 800f154:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800f156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d001      	beq.n	800f160 <SD_InitCard+0x100>
    {
      return errorstate;
 800f15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f15e:	e049      	b.n	800f1f4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	2100      	movs	r1, #0
 800f166:	4618      	mov	r0, r3
 800f168:	f003 fe89 	bl	8012e7e <SDMMC_GetResponse>
 800f16c:	4602      	mov	r2, r0
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	2104      	movs	r1, #4
 800f178:	4618      	mov	r0, r3
 800f17a:	f003 fe80 	bl	8012e7e <SDMMC_GetResponse>
 800f17e:	4602      	mov	r2, r0
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	2108      	movs	r1, #8
 800f18a:	4618      	mov	r0, r3
 800f18c:	f003 fe77 	bl	8012e7e <SDMMC_GetResponse>
 800f190:	4602      	mov	r2, r0
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	210c      	movs	r1, #12
 800f19c:	4618      	mov	r0, r3
 800f19e:	f003 fe6e 	bl	8012e7e <SDMMC_GetResponse>
 800f1a2:	4602      	mov	r2, r0
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	2104      	movs	r1, #4
 800f1ae:	4618      	mov	r0, r3
 800f1b0:	f003 fe65 	bl	8012e7e <SDMMC_GetResponse>
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	0d1a      	lsrs	r2, r3, #20
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800f1bc:	f107 030c 	add.w	r3, r7, #12
 800f1c0:	4619      	mov	r1, r3
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f7ff fb8c 	bl	800e8e0 <HAL_SD_GetCardCSD>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d002      	beq.n	800f1d4 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f1ce:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f1d2:	e00f      	b.n	800f1f4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	681a      	ldr	r2, [r3, #0]
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1dc:	041b      	lsls	r3, r3, #16
 800f1de:	4619      	mov	r1, r3
 800f1e0:	4610      	mov	r0, r2
 800f1e2:	f003 ff77 	bl	80130d4 <SDMMC_CmdSelDesel>
 800f1e6:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800f1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d001      	beq.n	800f1f2 <SD_InitCard+0x192>
  {
    return errorstate;
 800f1ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1f0:	e000      	b.n	800f1f4 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800f1f2:	2300      	movs	r3, #0
}
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	3740      	adds	r7, #64	; 0x40
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	bd80      	pop	{r7, pc}

0800f1fc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b086      	sub	sp, #24
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f204:	2300      	movs	r3, #0
 800f206:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800f208:	2300      	movs	r3, #0
 800f20a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800f20c:	2300      	movs	r3, #0
 800f20e:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	4618      	mov	r0, r3
 800f216:	f003 ff80 	bl	801311a <SDMMC_CmdGoIdleState>
 800f21a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d001      	beq.n	800f226 <SD_PowerON+0x2a>
  {
    return errorstate;
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	e072      	b.n	800f30c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	4618      	mov	r0, r3
 800f22c:	f003 ff93 	bl	8013156 <SDMMC_CmdOperCond>
 800f230:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f238:	d10d      	bne.n	800f256 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	2200      	movs	r2, #0
 800f23e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	4618      	mov	r0, r3
 800f246:	f003 ff68 	bl	801311a <SDMMC_CmdGoIdleState>
 800f24a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d004      	beq.n	800f25c <SD_PowerON+0x60>
    {
      return errorstate;
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	e05a      	b.n	800f30c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2201      	movs	r2, #1
 800f25a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f260:	2b01      	cmp	r3, #1
 800f262:	d137      	bne.n	800f2d4 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	2100      	movs	r1, #0
 800f26a:	4618      	mov	r0, r3
 800f26c:	f003 ff93 	bl	8013196 <SDMMC_CmdAppCommand>
 800f270:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d02d      	beq.n	800f2d4 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f278:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f27c:	e046      	b.n	800f30c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	2100      	movs	r1, #0
 800f284:	4618      	mov	r0, r3
 800f286:	f003 ff86 	bl	8013196 <SDMMC_CmdAppCommand>
 800f28a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d001      	beq.n	800f296 <SD_PowerON+0x9a>
    {
      return errorstate;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	e03a      	b.n	800f30c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	491e      	ldr	r1, [pc, #120]	; (800f314 <SD_PowerON+0x118>)
 800f29c:	4618      	mov	r0, r3
 800f29e:	f003 ff9d 	bl	80131dc <SDMMC_CmdAppOperCommand>
 800f2a2:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d002      	beq.n	800f2b0 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f2aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f2ae:	e02d      	b.n	800f30c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	2100      	movs	r1, #0
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	f003 fde1 	bl	8012e7e <SDMMC_GetResponse>
 800f2bc:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	0fdb      	lsrs	r3, r3, #31
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	d101      	bne.n	800f2ca <SD_PowerON+0xce>
 800f2c6:	2301      	movs	r3, #1
 800f2c8:	e000      	b.n	800f2cc <SD_PowerON+0xd0>
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	613b      	str	r3, [r7, #16]

    count++;
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	3301      	adds	r3, #1
 800f2d2:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f2da:	4293      	cmp	r3, r2
 800f2dc:	d802      	bhi.n	800f2e4 <SD_PowerON+0xe8>
 800f2de:	693b      	ldr	r3, [r7, #16]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d0cc      	beq.n	800f27e <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800f2e4:	68bb      	ldr	r3, [r7, #8]
 800f2e6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f2ea:	4293      	cmp	r3, r2
 800f2ec:	d902      	bls.n	800f2f4 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800f2ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f2f2:	e00b      	b.n	800f30c <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800f2fa:	697b      	ldr	r3, [r7, #20]
 800f2fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f300:	2b00      	cmp	r3, #0
 800f302:	d002      	beq.n	800f30a <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	2201      	movs	r2, #1
 800f308:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800f30a:	2300      	movs	r3, #0
}
 800f30c:	4618      	mov	r0, r3
 800f30e:	3718      	adds	r7, #24
 800f310:	46bd      	mov	sp, r7
 800f312:	bd80      	pop	{r7, pc}
 800f314:	c1100000 	.word	0xc1100000

0800f318 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b08c      	sub	sp, #48	; 0x30
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
 800f320:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f322:	f7f4 ffcd 	bl	80042c0 <HAL_GetTick>
 800f326:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800f328:	683b      	ldr	r3, [r7, #0]
 800f32a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	2100      	movs	r1, #0
 800f332:	4618      	mov	r0, r3
 800f334:	f003 fda3 	bl	8012e7e <SDMMC_GetResponse>
 800f338:	4603      	mov	r3, r0
 800f33a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f33e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f342:	d102      	bne.n	800f34a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f344:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f348:	e0b0      	b.n	800f4ac <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	2140      	movs	r1, #64	; 0x40
 800f350:	4618      	mov	r0, r3
 800f352:	f003 fdd3 	bl	8012efc <SDMMC_CmdBlockLength>
 800f356:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f358:	6a3b      	ldr	r3, [r7, #32]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d005      	beq.n	800f36a <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f366:	6a3b      	ldr	r3, [r7, #32]
 800f368:	e0a0      	b.n	800f4ac <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681a      	ldr	r2, [r3, #0]
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f372:	041b      	lsls	r3, r3, #16
 800f374:	4619      	mov	r1, r3
 800f376:	4610      	mov	r0, r2
 800f378:	f003 ff0d 	bl	8013196 <SDMMC_CmdAppCommand>
 800f37c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f37e:	6a3b      	ldr	r3, [r7, #32]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d005      	beq.n	800f390 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f38c:	6a3b      	ldr	r3, [r7, #32]
 800f38e:	e08d      	b.n	800f4ac <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f390:	f04f 33ff 	mov.w	r3, #4294967295
 800f394:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800f396:	2340      	movs	r3, #64	; 0x40
 800f398:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800f39a:	2360      	movs	r3, #96	; 0x60
 800f39c:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f39e:	2302      	movs	r3, #2
 800f3a0:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f3a6:	2301      	movs	r3, #1
 800f3a8:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	f107 0208 	add.w	r2, r7, #8
 800f3b2:	4611      	mov	r1, r2
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	f003 fd75 	bl	8012ea4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f003 fff5 	bl	80133ae <SDMMC_CmdStatusRegister>
 800f3c4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f3c6:	6a3b      	ldr	r3, [r7, #32]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d02b      	beq.n	800f424 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f3d4:	6a3b      	ldr	r3, [r7, #32]
 800f3d6:	e069      	b.n	800f4ac <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f3de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d013      	beq.n	800f40e <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f3ea:	e00d      	b.n	800f408 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	f003 fccf 	bl	8012d94 <SDMMC_ReadFIFO>
 800f3f6:	4602      	mov	r2, r0
 800f3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3fa:	601a      	str	r2, [r3, #0]
        pData++;
 800f3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3fe:	3304      	adds	r3, #4
 800f400:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800f402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f404:	3301      	adds	r3, #1
 800f406:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f40a:	2b07      	cmp	r3, #7
 800f40c:	d9ee      	bls.n	800f3ec <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f40e:	f7f4 ff57 	bl	80042c0 <HAL_GetTick>
 800f412:	4602      	mov	r2, r0
 800f414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f416:	1ad3      	subs	r3, r2, r3
 800f418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f41c:	d102      	bne.n	800f424 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f41e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f422:	e043      	b.n	800f4ac <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f42a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d0d2      	beq.n	800f3d8 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f438:	f003 0308 	and.w	r3, r3, #8
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d001      	beq.n	800f444 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f440:	2308      	movs	r3, #8
 800f442:	e033      	b.n	800f4ac <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f44a:	f003 0302 	and.w	r3, r3, #2
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d001      	beq.n	800f456 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f452:	2302      	movs	r3, #2
 800f454:	e02a      	b.n	800f4ac <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f45c:	f003 0320 	and.w	r3, r3, #32
 800f460:	2b00      	cmp	r3, #0
 800f462:	d017      	beq.n	800f494 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800f464:	2320      	movs	r3, #32
 800f466:	e021      	b.n	800f4ac <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	4618      	mov	r0, r3
 800f46e:	f003 fc91 	bl	8012d94 <SDMMC_ReadFIFO>
 800f472:	4602      	mov	r2, r0
 800f474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f476:	601a      	str	r2, [r3, #0]
    pData++;
 800f478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f47a:	3304      	adds	r3, #4
 800f47c:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f47e:	f7f4 ff1f 	bl	80042c0 <HAL_GetTick>
 800f482:	4602      	mov	r2, r0
 800f484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f486:	1ad3      	subs	r3, r2, r3
 800f488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f48c:	d102      	bne.n	800f494 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f48e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f492:	e00b      	b.n	800f4ac <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f49a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d1e2      	bne.n	800f468 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	4a03      	ldr	r2, [pc, #12]	; (800f4b4 <SD_SendSDStatus+0x19c>)
 800f4a8:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800f4aa:	2300      	movs	r3, #0
}
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	3730      	adds	r7, #48	; 0x30
 800f4b0:	46bd      	mov	sp, r7
 800f4b2:	bd80      	pop	{r7, pc}
 800f4b4:	18000f3a 	.word	0x18000f3a

0800f4b8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b084      	sub	sp, #16
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
 800f4c0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d102      	bne.n	800f4ce <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800f4c8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f4cc:	e018      	b.n	800f500 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681a      	ldr	r2, [r3, #0]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4d6:	041b      	lsls	r3, r3, #16
 800f4d8:	4619      	mov	r1, r3
 800f4da:	4610      	mov	r0, r2
 800f4dc:	f003 ff44 	bl	8013368 <SDMMC_CmdSendStatus>
 800f4e0:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d001      	beq.n	800f4ec <SD_SendStatus+0x34>
  {
    return errorstate;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	e009      	b.n	800f500 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	2100      	movs	r1, #0
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f003 fcc3 	bl	8012e7e <SDMMC_GetResponse>
 800f4f8:	4602      	mov	r2, r0
 800f4fa:	683b      	ldr	r3, [r7, #0]
 800f4fc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800f4fe:	2300      	movs	r3, #0
}
 800f500:	4618      	mov	r0, r3
 800f502:	3710      	adds	r7, #16
 800f504:	46bd      	mov	sp, r7
 800f506:	bd80      	pop	{r7, pc}

0800f508 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800f508:	b580      	push	{r7, lr}
 800f50a:	b086      	sub	sp, #24
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f510:	2300      	movs	r3, #0
 800f512:	60fb      	str	r3, [r7, #12]
 800f514:	2300      	movs	r3, #0
 800f516:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	2100      	movs	r1, #0
 800f51e:	4618      	mov	r0, r3
 800f520:	f003 fcad 	bl	8012e7e <SDMMC_GetResponse>
 800f524:	4603      	mov	r3, r0
 800f526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f52a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f52e:	d102      	bne.n	800f536 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f530:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f534:	e02f      	b.n	800f596 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f536:	f107 030c 	add.w	r3, r7, #12
 800f53a:	4619      	mov	r1, r3
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 f879 	bl	800f634 <SD_FindSCR>
 800f542:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f544:	697b      	ldr	r3, [r7, #20]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d001      	beq.n	800f54e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800f54a:	697b      	ldr	r3, [r7, #20]
 800f54c:	e023      	b.n	800f596 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f54e:	693b      	ldr	r3, [r7, #16]
 800f550:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f554:	2b00      	cmp	r3, #0
 800f556:	d01c      	beq.n	800f592 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681a      	ldr	r2, [r3, #0]
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f560:	041b      	lsls	r3, r3, #16
 800f562:	4619      	mov	r1, r3
 800f564:	4610      	mov	r0, r2
 800f566:	f003 fe16 	bl	8013196 <SDMMC_CmdAppCommand>
 800f56a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f56c:	697b      	ldr	r3, [r7, #20]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d001      	beq.n	800f576 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800f572:	697b      	ldr	r3, [r7, #20]
 800f574:	e00f      	b.n	800f596 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	2102      	movs	r1, #2
 800f57c:	4618      	mov	r0, r3
 800f57e:	f003 fe4d 	bl	801321c <SDMMC_CmdBusWidth>
 800f582:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f584:	697b      	ldr	r3, [r7, #20]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d001      	beq.n	800f58e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800f58a:	697b      	ldr	r3, [r7, #20]
 800f58c:	e003      	b.n	800f596 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f58e:	2300      	movs	r3, #0
 800f590:	e001      	b.n	800f596 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f592:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f596:	4618      	mov	r0, r3
 800f598:	3718      	adds	r7, #24
 800f59a:	46bd      	mov	sp, r7
 800f59c:	bd80      	pop	{r7, pc}

0800f59e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800f59e:	b580      	push	{r7, lr}
 800f5a0:	b086      	sub	sp, #24
 800f5a2:	af00      	add	r7, sp, #0
 800f5a4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	60fb      	str	r3, [r7, #12]
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	2100      	movs	r1, #0
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	f003 fc62 	bl	8012e7e <SDMMC_GetResponse>
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f5c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f5c4:	d102      	bne.n	800f5cc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f5c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f5ca:	e02f      	b.n	800f62c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f5cc:	f107 030c 	add.w	r3, r7, #12
 800f5d0:	4619      	mov	r1, r3
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f000 f82e 	bl	800f634 <SD_FindSCR>
 800f5d8:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d001      	beq.n	800f5e4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	e023      	b.n	800f62c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d01c      	beq.n	800f628 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681a      	ldr	r2, [r3, #0]
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f5f6:	041b      	lsls	r3, r3, #16
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	4610      	mov	r0, r2
 800f5fc:	f003 fdcb 	bl	8013196 <SDMMC_CmdAppCommand>
 800f600:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f602:	697b      	ldr	r3, [r7, #20]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d001      	beq.n	800f60c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f608:	697b      	ldr	r3, [r7, #20]
 800f60a:	e00f      	b.n	800f62c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	2100      	movs	r1, #0
 800f612:	4618      	mov	r0, r3
 800f614:	f003 fe02 	bl	801321c <SDMMC_CmdBusWidth>
 800f618:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d001      	beq.n	800f624 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f620:	697b      	ldr	r3, [r7, #20]
 800f622:	e003      	b.n	800f62c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f624:	2300      	movs	r3, #0
 800f626:	e001      	b.n	800f62c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f628:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3718      	adds	r7, #24
 800f630:	46bd      	mov	sp, r7
 800f632:	bd80      	pop	{r7, pc}

0800f634 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f634:	b580      	push	{r7, lr}
 800f636:	b08e      	sub	sp, #56	; 0x38
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
 800f63c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f63e:	f7f4 fe3f 	bl	80042c0 <HAL_GetTick>
 800f642:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800f644:	2300      	movs	r3, #0
 800f646:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800f648:	2300      	movs	r3, #0
 800f64a:	60bb      	str	r3, [r7, #8]
 800f64c:	2300      	movs	r3, #0
 800f64e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	2108      	movs	r1, #8
 800f65a:	4618      	mov	r0, r3
 800f65c:	f003 fc4e 	bl	8012efc <SDMMC_CmdBlockLength>
 800f660:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f664:	2b00      	cmp	r3, #0
 800f666:	d001      	beq.n	800f66c <SD_FindSCR+0x38>
  {
    return errorstate;
 800f668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f66a:	e0ad      	b.n	800f7c8 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681a      	ldr	r2, [r3, #0]
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f674:	041b      	lsls	r3, r3, #16
 800f676:	4619      	mov	r1, r3
 800f678:	4610      	mov	r0, r2
 800f67a:	f003 fd8c 	bl	8013196 <SDMMC_CmdAppCommand>
 800f67e:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f682:	2b00      	cmp	r3, #0
 800f684:	d001      	beq.n	800f68a <SD_FindSCR+0x56>
  {
    return errorstate;
 800f686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f688:	e09e      	b.n	800f7c8 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f68a:	f04f 33ff 	mov.w	r3, #4294967295
 800f68e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f690:	2308      	movs	r3, #8
 800f692:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800f694:	2330      	movs	r3, #48	; 0x30
 800f696:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f698:	2302      	movs	r3, #2
 800f69a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f69c:	2300      	movs	r3, #0
 800f69e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	f107 0210 	add.w	r2, r7, #16
 800f6ac:	4611      	mov	r1, r2
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f003 fbf8 	bl	8012ea4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	f003 fdd2 	bl	8013262 <SDMMC_CmdSendSCR>
 800f6be:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f6c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d027      	beq.n	800f716 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800f6c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6c8:	e07e      	b.n	800f7c8 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d113      	bne.n	800f700 <SD_FindSCR+0xcc>
 800f6d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d110      	bne.n	800f700 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	f003 fb56 	bl	8012d94 <SDMMC_ReadFIFO>
 800f6e8:	4603      	mov	r3, r0
 800f6ea:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f003 fb4f 	bl	8012d94 <SDMMC_ReadFIFO>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	60fb      	str	r3, [r7, #12]
      index++;
 800f6fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6fc:	3301      	adds	r3, #1
 800f6fe:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f700:	f7f4 fdde 	bl	80042c0 <HAL_GetTick>
 800f704:	4602      	mov	r2, r0
 800f706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f708:	1ad3      	subs	r3, r2, r3
 800f70a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f70e:	d102      	bne.n	800f716 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f710:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f714:	e058      	b.n	800f7c8 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f71c:	f240 532a 	movw	r3, #1322	; 0x52a
 800f720:	4013      	ands	r3, r2
 800f722:	2b00      	cmp	r3, #0
 800f724:	d0d1      	beq.n	800f6ca <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f72c:	f003 0308 	and.w	r3, r3, #8
 800f730:	2b00      	cmp	r3, #0
 800f732:	d005      	beq.n	800f740 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	2208      	movs	r2, #8
 800f73a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f73c:	2308      	movs	r3, #8
 800f73e:	e043      	b.n	800f7c8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f746:	f003 0302 	and.w	r3, r3, #2
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d005      	beq.n	800f75a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	2202      	movs	r2, #2
 800f754:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f756:	2302      	movs	r3, #2
 800f758:	e036      	b.n	800f7c8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f760:	f003 0320 	and.w	r3, r3, #32
 800f764:	2b00      	cmp	r3, #0
 800f766:	d005      	beq.n	800f774 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	2220      	movs	r2, #32
 800f76e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800f770:	2320      	movs	r3, #32
 800f772:	e029      	b.n	800f7c8 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	4a15      	ldr	r2, [pc, #84]	; (800f7d0 <SD_FindSCR+0x19c>)
 800f77a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	061a      	lsls	r2, r3, #24
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	021b      	lsls	r3, r3, #8
 800f784:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f788:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	0a1b      	lsrs	r3, r3, #8
 800f78e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f792:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	0e1b      	lsrs	r3, r3, #24
 800f798:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f79a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f79c:	601a      	str	r2, [r3, #0]
    scr++;
 800f79e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7a0:	3304      	adds	r3, #4
 800f7a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f7a4:	68bb      	ldr	r3, [r7, #8]
 800f7a6:	061a      	lsls	r2, r3, #24
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	021b      	lsls	r3, r3, #8
 800f7ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f7b0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	0a1b      	lsrs	r3, r3, #8
 800f7b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f7ba:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f7bc:	68bb      	ldr	r3, [r7, #8]
 800f7be:	0e1b      	lsrs	r3, r3, #24
 800f7c0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f7c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7c4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800f7c6:	2300      	movs	r3, #0
}
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	3738      	adds	r7, #56	; 0x38
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}
 800f7d0:	18000f3a 	.word	0x18000f3a

0800f7d4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b086      	sub	sp, #24
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7e0:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f7e6:	2b1f      	cmp	r3, #31
 800f7e8:	d936      	bls.n	800f858 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	617b      	str	r3, [r7, #20]
 800f7ee:	e027      	b.n	800f840 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	f003 facd 	bl	8012d94 <SDMMC_ReadFIFO>
 800f7fa:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	b2da      	uxtb	r2, r3
 800f800:	693b      	ldr	r3, [r7, #16]
 800f802:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f804:	693b      	ldr	r3, [r7, #16]
 800f806:	3301      	adds	r3, #1
 800f808:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	0a1b      	lsrs	r3, r3, #8
 800f80e:	b2da      	uxtb	r2, r3
 800f810:	693b      	ldr	r3, [r7, #16]
 800f812:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f814:	693b      	ldr	r3, [r7, #16]
 800f816:	3301      	adds	r3, #1
 800f818:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	0c1b      	lsrs	r3, r3, #16
 800f81e:	b2da      	uxtb	r2, r3
 800f820:	693b      	ldr	r3, [r7, #16]
 800f822:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f824:	693b      	ldr	r3, [r7, #16]
 800f826:	3301      	adds	r3, #1
 800f828:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	0e1b      	lsrs	r3, r3, #24
 800f82e:	b2da      	uxtb	r2, r3
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f834:	693b      	ldr	r3, [r7, #16]
 800f836:	3301      	adds	r3, #1
 800f838:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	3301      	adds	r3, #1
 800f83e:	617b      	str	r3, [r7, #20]
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	2b07      	cmp	r3, #7
 800f844:	d9d4      	bls.n	800f7f0 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	693a      	ldr	r2, [r7, #16]
 800f84a:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f850:	f1a3 0220 	sub.w	r2, r3, #32
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800f858:	bf00      	nop
 800f85a:	3718      	adds	r7, #24
 800f85c:	46bd      	mov	sp, r7
 800f85e:	bd80      	pop	{r7, pc}

0800f860 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800f860:	b580      	push	{r7, lr}
 800f862:	b086      	sub	sp, #24
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	69db      	ldr	r3, [r3, #28]
 800f86c:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	6a1b      	ldr	r3, [r3, #32]
 800f872:	2b1f      	cmp	r3, #31
 800f874:	d93a      	bls.n	800f8ec <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800f876:	2300      	movs	r3, #0
 800f878:	617b      	str	r3, [r7, #20]
 800f87a:	e02b      	b.n	800f8d4 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800f87c:	693b      	ldr	r3, [r7, #16]
 800f87e:	781b      	ldrb	r3, [r3, #0]
 800f880:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f882:	693b      	ldr	r3, [r7, #16]
 800f884:	3301      	adds	r3, #1
 800f886:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800f888:	693b      	ldr	r3, [r7, #16]
 800f88a:	781b      	ldrb	r3, [r3, #0]
 800f88c:	021a      	lsls	r2, r3, #8
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	4313      	orrs	r3, r2
 800f892:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f894:	693b      	ldr	r3, [r7, #16]
 800f896:	3301      	adds	r3, #1
 800f898:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800f89a:	693b      	ldr	r3, [r7, #16]
 800f89c:	781b      	ldrb	r3, [r3, #0]
 800f89e:	041a      	lsls	r2, r3, #16
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	4313      	orrs	r3, r2
 800f8a4:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	3301      	adds	r3, #1
 800f8aa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800f8ac:	693b      	ldr	r3, [r7, #16]
 800f8ae:	781b      	ldrb	r3, [r3, #0]
 800f8b0:	061a      	lsls	r2, r3, #24
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	4313      	orrs	r3, r2
 800f8b6:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f8b8:	693b      	ldr	r3, [r7, #16]
 800f8ba:	3301      	adds	r3, #1
 800f8bc:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	f107 020c 	add.w	r2, r7, #12
 800f8c6:	4611      	mov	r1, r2
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f003 fa70 	bl	8012dae <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	3301      	adds	r3, #1
 800f8d2:	617b      	str	r3, [r7, #20]
 800f8d4:	697b      	ldr	r3, [r7, #20]
 800f8d6:	2b07      	cmp	r3, #7
 800f8d8:	d9d0      	bls.n	800f87c <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	693a      	ldr	r2, [r7, #16]
 800f8de:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	6a1b      	ldr	r3, [r3, #32]
 800f8e4:	f1a3 0220 	sub.w	r2, r3, #32
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	621a      	str	r2, [r3, #32]
  }
}
 800f8ec:	bf00      	nop
 800f8ee:	3718      	adds	r7, #24
 800f8f0:	46bd      	mov	sp, r7
 800f8f2:	bd80      	pop	{r7, pc}

0800f8f4 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800f8f4:	b480      	push	{r7}
 800f8f6:	b083      	sub	sp, #12
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800f8fc:	bf00      	nop
 800f8fe:	370c      	adds	r7, #12
 800f900:	46bd      	mov	sp, r7
 800f902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f906:	4770      	bx	lr

0800f908 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800f908:	b480      	push	{r7}
 800f90a:	b083      	sub	sp, #12
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800f910:	bf00      	nop
 800f912:	370c      	adds	r7, #12
 800f914:	46bd      	mov	sp, r7
 800f916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f91a:	4770      	bx	lr

0800f91c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800f91c:	b480      	push	{r7}
 800f91e:	b083      	sub	sp, #12
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800f924:	bf00      	nop
 800f926:	370c      	adds	r7, #12
 800f928:	46bd      	mov	sp, r7
 800f92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f92e:	4770      	bx	lr

0800f930 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800f930:	b480      	push	{r7}
 800f932:	b083      	sub	sp, #12
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800f938:	bf00      	nop
 800f93a:	370c      	adds	r7, #12
 800f93c:	46bd      	mov	sp, r7
 800f93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f942:	4770      	bx	lr

0800f944 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f944:	b580      	push	{r7, lr}
 800f946:	b084      	sub	sp, #16
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d101      	bne.n	800f956 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f952:	2301      	movs	r3, #1
 800f954:	e10f      	b.n	800fb76 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	2200      	movs	r2, #0
 800f95a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	4a87      	ldr	r2, [pc, #540]	; (800fb80 <HAL_SPI_Init+0x23c>)
 800f962:	4293      	cmp	r3, r2
 800f964:	d00f      	beq.n	800f986 <HAL_SPI_Init+0x42>
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	4a86      	ldr	r2, [pc, #536]	; (800fb84 <HAL_SPI_Init+0x240>)
 800f96c:	4293      	cmp	r3, r2
 800f96e:	d00a      	beq.n	800f986 <HAL_SPI_Init+0x42>
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	4a84      	ldr	r2, [pc, #528]	; (800fb88 <HAL_SPI_Init+0x244>)
 800f976:	4293      	cmp	r3, r2
 800f978:	d005      	beq.n	800f986 <HAL_SPI_Init+0x42>
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	68db      	ldr	r3, [r3, #12]
 800f97e:	2b0f      	cmp	r3, #15
 800f980:	d901      	bls.n	800f986 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800f982:	2301      	movs	r3, #1
 800f984:	e0f7      	b.n	800fb76 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800f986:	6878      	ldr	r0, [r7, #4]
 800f988:	f000 fd5a 	bl	8010440 <SPI_GetPacketSize>
 800f98c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	4a7b      	ldr	r2, [pc, #492]	; (800fb80 <HAL_SPI_Init+0x23c>)
 800f994:	4293      	cmp	r3, r2
 800f996:	d00c      	beq.n	800f9b2 <HAL_SPI_Init+0x6e>
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	4a79      	ldr	r2, [pc, #484]	; (800fb84 <HAL_SPI_Init+0x240>)
 800f99e:	4293      	cmp	r3, r2
 800f9a0:	d007      	beq.n	800f9b2 <HAL_SPI_Init+0x6e>
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	4a78      	ldr	r2, [pc, #480]	; (800fb88 <HAL_SPI_Init+0x244>)
 800f9a8:	4293      	cmp	r3, r2
 800f9aa:	d002      	beq.n	800f9b2 <HAL_SPI_Init+0x6e>
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	2b08      	cmp	r3, #8
 800f9b0:	d811      	bhi.n	800f9d6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f9b6:	4a72      	ldr	r2, [pc, #456]	; (800fb80 <HAL_SPI_Init+0x23c>)
 800f9b8:	4293      	cmp	r3, r2
 800f9ba:	d009      	beq.n	800f9d0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	4a70      	ldr	r2, [pc, #448]	; (800fb84 <HAL_SPI_Init+0x240>)
 800f9c2:	4293      	cmp	r3, r2
 800f9c4:	d004      	beq.n	800f9d0 <HAL_SPI_Init+0x8c>
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	4a6f      	ldr	r2, [pc, #444]	; (800fb88 <HAL_SPI_Init+0x244>)
 800f9cc:	4293      	cmp	r3, r2
 800f9ce:	d104      	bne.n	800f9da <HAL_SPI_Init+0x96>
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	2b10      	cmp	r3, #16
 800f9d4:	d901      	bls.n	800f9da <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	e0cd      	b.n	800fb76 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f9e0:	b2db      	uxtb	r3, r3
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d106      	bne.n	800f9f4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f9ee:	6878      	ldr	r0, [r7, #4]
 800f9f0:	f7f3 fdee 	bl	80035d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	2202      	movs	r2, #2
 800f9f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	681a      	ldr	r2, [r3, #0]
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	f022 0201 	bic.w	r2, r2, #1
 800fa0a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	689b      	ldr	r3, [r3, #8]
 800fa12:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800fa16:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	699b      	ldr	r3, [r3, #24]
 800fa1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800fa20:	d119      	bne.n	800fa56 <HAL_SPI_Init+0x112>
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	685b      	ldr	r3, [r3, #4]
 800fa26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800fa2a:	d103      	bne.n	800fa34 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d008      	beq.n	800fa46 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d10c      	bne.n	800fa56 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fa40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fa44:	d107      	bne.n	800fa56 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	681a      	ldr	r2, [r3, #0]
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800fa54:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	685b      	ldr	r3, [r3, #4]
 800fa5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d00f      	beq.n	800fa82 <HAL_SPI_Init+0x13e>
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	68db      	ldr	r3, [r3, #12]
 800fa66:	2b06      	cmp	r3, #6
 800fa68:	d90b      	bls.n	800fa82 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	430a      	orrs	r2, r1
 800fa7e:	601a      	str	r2, [r3, #0]
 800fa80:	e007      	b.n	800fa92 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	681a      	ldr	r2, [r3, #0]
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800fa90:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	69da      	ldr	r2, [r3, #28]
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa9a:	431a      	orrs	r2, r3
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	431a      	orrs	r2, r3
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800faa4:	ea42 0103 	orr.w	r1, r2, r3
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	68da      	ldr	r2, [r3, #12]
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	430a      	orrs	r2, r1
 800fab2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fabc:	431a      	orrs	r2, r3
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fac2:	431a      	orrs	r2, r3
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	699b      	ldr	r3, [r3, #24]
 800fac8:	431a      	orrs	r2, r3
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	691b      	ldr	r3, [r3, #16]
 800face:	431a      	orrs	r2, r3
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	695b      	ldr	r3, [r3, #20]
 800fad4:	431a      	orrs	r2, r3
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	6a1b      	ldr	r3, [r3, #32]
 800fada:	431a      	orrs	r2, r3
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	685b      	ldr	r3, [r3, #4]
 800fae0:	431a      	orrs	r2, r3
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fae6:	431a      	orrs	r2, r3
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	689b      	ldr	r3, [r3, #8]
 800faec:	431a      	orrs	r2, r3
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800faf2:	ea42 0103 	orr.w	r1, r2, r3
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	430a      	orrs	r2, r1
 800fb00:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	685b      	ldr	r3, [r3, #4]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d113      	bne.n	800fb32 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	689b      	ldr	r3, [r3, #8]
 800fb10:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fb1c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	689b      	ldr	r3, [r3, #8]
 800fb24:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fb30:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	f022 0201 	bic.w	r2, r2, #1
 800fb40:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	685b      	ldr	r3, [r3, #4]
 800fb46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d00a      	beq.n	800fb64 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	68db      	ldr	r3, [r3, #12]
 800fb54:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	430a      	orrs	r2, r1
 800fb62:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	2200      	movs	r2, #0
 800fb68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2201      	movs	r2, #1
 800fb70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800fb74:	2300      	movs	r3, #0
}
 800fb76:	4618      	mov	r0, r3
 800fb78:	3710      	adds	r7, #16
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}
 800fb7e:	bf00      	nop
 800fb80:	40013000 	.word	0x40013000
 800fb84:	40003800 	.word	0x40003800
 800fb88:	40003c00 	.word	0x40003c00

0800fb8c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b08a      	sub	sp, #40	; 0x28
 800fb90:	af02      	add	r7, sp, #8
 800fb92:	60f8      	str	r0, [r7, #12]
 800fb94:	60b9      	str	r1, [r7, #8]
 800fb96:	603b      	str	r3, [r7, #0]
 800fb98:	4613      	mov	r3, r2
 800fb9a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	3320      	adds	r3, #32
 800fba2:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fba4:	2300      	movs	r3, #0
 800fba6:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fbae:	2b01      	cmp	r3, #1
 800fbb0:	d101      	bne.n	800fbb6 <HAL_SPI_Transmit+0x2a>
 800fbb2:	2302      	movs	r3, #2
 800fbb4:	e1e1      	b.n	800ff7a <HAL_SPI_Transmit+0x3ee>
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	2201      	movs	r2, #1
 800fbba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fbbe:	f7f4 fb7f 	bl	80042c0 <HAL_GetTick>
 800fbc2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800fbca:	b2db      	uxtb	r3, r3
 800fbcc:	2b01      	cmp	r3, #1
 800fbce:	d007      	beq.n	800fbe0 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800fbd0:	2302      	movs	r3, #2
 800fbd2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fbdc:	7efb      	ldrb	r3, [r7, #27]
 800fbde:	e1cc      	b.n	800ff7a <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d002      	beq.n	800fbec <HAL_SPI_Transmit+0x60>
 800fbe6:	88fb      	ldrh	r3, [r7, #6]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d107      	bne.n	800fbfc <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800fbec:	2301      	movs	r3, #1
 800fbee:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fbf8:	7efb      	ldrb	r3, [r7, #27]
 800fbfa:	e1be      	b.n	800ff7a <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	2203      	movs	r2, #3
 800fc00:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	2200      	movs	r2, #0
 800fc08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	68ba      	ldr	r2, [r7, #8]
 800fc10:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	88fa      	ldrh	r2, [r7, #6]
 800fc16:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	88fa      	ldrh	r2, [r7, #6]
 800fc1e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	2200      	movs	r2, #0
 800fc26:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	2200      	movs	r2, #0
 800fc34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	2200      	movs	r2, #0
 800fc42:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	689b      	ldr	r3, [r3, #8]
 800fc48:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800fc4c:	d108      	bne.n	800fc60 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	681a      	ldr	r2, [r3, #0]
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fc5c:	601a      	str	r2, [r3, #0]
 800fc5e:	e009      	b.n	800fc74 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	68db      	ldr	r3, [r3, #12]
 800fc66:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800fc72:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	685a      	ldr	r2, [r3, #4]
 800fc7a:	4b96      	ldr	r3, [pc, #600]	; (800fed4 <HAL_SPI_Transmit+0x348>)
 800fc7c:	4013      	ands	r3, r2
 800fc7e:	88f9      	ldrh	r1, [r7, #6]
 800fc80:	68fa      	ldr	r2, [r7, #12]
 800fc82:	6812      	ldr	r2, [r2, #0]
 800fc84:	430b      	orrs	r3, r1
 800fc86:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	681a      	ldr	r2, [r3, #0]
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	f042 0201 	orr.w	r2, r2, #1
 800fc96:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	685b      	ldr	r3, [r3, #4]
 800fc9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800fca0:	d107      	bne.n	800fcb2 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	681a      	ldr	r2, [r3, #0]
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fcb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	68db      	ldr	r3, [r3, #12]
 800fcb6:	2b0f      	cmp	r3, #15
 800fcb8:	d947      	bls.n	800fd4a <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fcba:	e03f      	b.n	800fd3c <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	695b      	ldr	r3, [r3, #20]
 800fcc2:	f003 0302 	and.w	r3, r3, #2
 800fcc6:	2b02      	cmp	r3, #2
 800fcc8:	d114      	bne.n	800fcf4 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	6812      	ldr	r2, [r2, #0]
 800fcd4:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcda:	1d1a      	adds	r2, r3, #4
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fce6:	b29b      	uxth	r3, r3
 800fce8:	3b01      	subs	r3, #1
 800fcea:	b29a      	uxth	r2, r3
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fcf2:	e023      	b.n	800fd3c <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fcf4:	f7f4 fae4 	bl	80042c0 <HAL_GetTick>
 800fcf8:	4602      	mov	r2, r0
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	1ad3      	subs	r3, r2, r3
 800fcfe:	683a      	ldr	r2, [r7, #0]
 800fd00:	429a      	cmp	r2, r3
 800fd02:	d803      	bhi.n	800fd0c <HAL_SPI_Transmit+0x180>
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd0a:	d102      	bne.n	800fd12 <HAL_SPI_Transmit+0x186>
 800fd0c:	683b      	ldr	r3, [r7, #0]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d114      	bne.n	800fd3c <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fd12:	68f8      	ldr	r0, [r7, #12]
 800fd14:	f000 fac6 	bl	80102a4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fd26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	2201      	movs	r2, #1
 800fd34:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fd38:	2303      	movs	r3, #3
 800fd3a:	e11e      	b.n	800ff7a <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd42:	b29b      	uxth	r3, r3
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d1b9      	bne.n	800fcbc <HAL_SPI_Transmit+0x130>
 800fd48:	e0f1      	b.n	800ff2e <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	68db      	ldr	r3, [r3, #12]
 800fd4e:	2b07      	cmp	r3, #7
 800fd50:	f240 80e6 	bls.w	800ff20 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fd54:	e05d      	b.n	800fe12 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	695b      	ldr	r3, [r3, #20]
 800fd5c:	f003 0302 	and.w	r3, r3, #2
 800fd60:	2b02      	cmp	r3, #2
 800fd62:	d132      	bne.n	800fdca <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd6a:	b29b      	uxth	r3, r3
 800fd6c:	2b01      	cmp	r3, #1
 800fd6e:	d918      	bls.n	800fda2 <HAL_SPI_Transmit+0x216>
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d014      	beq.n	800fda2 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	6812      	ldr	r2, [r2, #0]
 800fd82:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd88:	1d1a      	adds	r2, r3, #4
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd94:	b29b      	uxth	r3, r3
 800fd96:	3b02      	subs	r3, #2
 800fd98:	b29a      	uxth	r2, r3
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fda0:	e037      	b.n	800fe12 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fda6:	881a      	ldrh	r2, [r3, #0]
 800fda8:	69fb      	ldr	r3, [r7, #28]
 800fdaa:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fdb0:	1c9a      	adds	r2, r3, #2
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fdbc:	b29b      	uxth	r3, r3
 800fdbe:	3b01      	subs	r3, #1
 800fdc0:	b29a      	uxth	r2, r3
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fdc8:	e023      	b.n	800fe12 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fdca:	f7f4 fa79 	bl	80042c0 <HAL_GetTick>
 800fdce:	4602      	mov	r2, r0
 800fdd0:	697b      	ldr	r3, [r7, #20]
 800fdd2:	1ad3      	subs	r3, r2, r3
 800fdd4:	683a      	ldr	r2, [r7, #0]
 800fdd6:	429a      	cmp	r2, r3
 800fdd8:	d803      	bhi.n	800fde2 <HAL_SPI_Transmit+0x256>
 800fdda:	683b      	ldr	r3, [r7, #0]
 800fddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fde0:	d102      	bne.n	800fde8 <HAL_SPI_Transmit+0x25c>
 800fde2:	683b      	ldr	r3, [r7, #0]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d114      	bne.n	800fe12 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fde8:	68f8      	ldr	r0, [r7, #12]
 800fdea:	f000 fa5b 	bl	80102a4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fdfc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	2201      	movs	r2, #1
 800fe0a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fe0e:	2303      	movs	r3, #3
 800fe10:	e0b3      	b.n	800ff7a <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fe18:	b29b      	uxth	r3, r3
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d19b      	bne.n	800fd56 <HAL_SPI_Transmit+0x1ca>
 800fe1e:	e086      	b.n	800ff2e <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	695b      	ldr	r3, [r3, #20]
 800fe26:	f003 0302 	and.w	r3, r3, #2
 800fe2a:	2b02      	cmp	r3, #2
 800fe2c:	d154      	bne.n	800fed8 <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fe34:	b29b      	uxth	r3, r3
 800fe36:	2b03      	cmp	r3, #3
 800fe38:	d918      	bls.n	800fe6c <HAL_SPI_Transmit+0x2e0>
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fe3e:	2b40      	cmp	r3, #64	; 0x40
 800fe40:	d914      	bls.n	800fe6c <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	6812      	ldr	r2, [r2, #0]
 800fe4c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fe52:	1d1a      	adds	r2, r3, #4
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fe5e:	b29b      	uxth	r3, r3
 800fe60:	3b04      	subs	r3, #4
 800fe62:	b29a      	uxth	r2, r3
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fe6a:	e059      	b.n	800ff20 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fe72:	b29b      	uxth	r3, r3
 800fe74:	2b01      	cmp	r3, #1
 800fe76:	d917      	bls.n	800fea8 <HAL_SPI_Transmit+0x31c>
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d013      	beq.n	800fea8 <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fe84:	881a      	ldrh	r2, [r3, #0]
 800fe86:	69fb      	ldr	r3, [r7, #28]
 800fe88:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fe8e:	1c9a      	adds	r2, r3, #2
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fe9a:	b29b      	uxth	r3, r3
 800fe9c:	3b02      	subs	r3, #2
 800fe9e:	b29a      	uxth	r2, r3
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fea6:	e03b      	b.n	800ff20 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	3320      	adds	r3, #32
 800feb2:	7812      	ldrb	r2, [r2, #0]
 800feb4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800feba:	1c5a      	adds	r2, r3, #1
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fec6:	b29b      	uxth	r3, r3
 800fec8:	3b01      	subs	r3, #1
 800feca:	b29a      	uxth	r2, r3
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fed2:	e025      	b.n	800ff20 <HAL_SPI_Transmit+0x394>
 800fed4:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fed8:	f7f4 f9f2 	bl	80042c0 <HAL_GetTick>
 800fedc:	4602      	mov	r2, r0
 800fede:	697b      	ldr	r3, [r7, #20]
 800fee0:	1ad3      	subs	r3, r2, r3
 800fee2:	683a      	ldr	r2, [r7, #0]
 800fee4:	429a      	cmp	r2, r3
 800fee6:	d803      	bhi.n	800fef0 <HAL_SPI_Transmit+0x364>
 800fee8:	683b      	ldr	r3, [r7, #0]
 800feea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800feee:	d102      	bne.n	800fef6 <HAL_SPI_Transmit+0x36a>
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d114      	bne.n	800ff20 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fef6:	68f8      	ldr	r0, [r7, #12]
 800fef8:	f000 f9d4 	bl	80102a4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	2200      	movs	r2, #0
 800ff00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ff0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	2201      	movs	r2, #1
 800ff18:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ff1c:	2303      	movs	r3, #3
 800ff1e:	e02c      	b.n	800ff7a <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ff26:	b29b      	uxth	r3, r3
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	f47f af79 	bne.w	800fe20 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	9300      	str	r3, [sp, #0]
 800ff32:	683b      	ldr	r3, [r7, #0]
 800ff34:	2200      	movs	r2, #0
 800ff36:	2108      	movs	r1, #8
 800ff38:	68f8      	ldr	r0, [r7, #12]
 800ff3a:	f000 fa53 	bl	80103e4 <SPI_WaitOnFlagUntilTimeout>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d007      	beq.n	800ff54 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ff4a:	f043 0220 	orr.w	r2, r3, #32
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ff54:	68f8      	ldr	r0, [r7, #12]
 800ff56:	f000 f9a5 	bl	80102a4 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	2201      	movs	r2, #1
 800ff66:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d001      	beq.n	800ff78 <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800ff74:	2301      	movs	r3, #1
 800ff76:	e000      	b.n	800ff7a <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800ff78:	7efb      	ldrb	r3, [r7, #27]
}
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	3720      	adds	r7, #32
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}
 800ff82:	bf00      	nop

0800ff84 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ff84:	b580      	push	{r7, lr}
 800ff86:	b088      	sub	sp, #32
 800ff88:	af00      	add	r7, sp, #0
 800ff8a:	60f8      	str	r0, [r7, #12]
 800ff8c:	60b9      	str	r1, [r7, #8]
 800ff8e:	603b      	str	r3, [r7, #0]
 800ff90:	4613      	mov	r3, r2
 800ff92:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ff94:	2300      	movs	r3, #0
 800ff96:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	3330      	adds	r3, #48	; 0x30
 800ff9e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ffa6:	2b01      	cmp	r3, #1
 800ffa8:	d101      	bne.n	800ffae <HAL_SPI_Receive+0x2a>
 800ffaa:	2302      	movs	r3, #2
 800ffac:	e173      	b.n	8010296 <HAL_SPI_Receive+0x312>
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	2201      	movs	r2, #1
 800ffb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ffb6:	f7f4 f983 	bl	80042c0 <HAL_GetTick>
 800ffba:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ffc2:	b2db      	uxtb	r3, r3
 800ffc4:	2b01      	cmp	r3, #1
 800ffc6:	d007      	beq.n	800ffd8 <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800ffc8:	2302      	movs	r3, #2
 800ffca:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	2200      	movs	r2, #0
 800ffd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ffd4:	7ffb      	ldrb	r3, [r7, #31]
 800ffd6:	e15e      	b.n	8010296 <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ffd8:	68bb      	ldr	r3, [r7, #8]
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d002      	beq.n	800ffe4 <HAL_SPI_Receive+0x60>
 800ffde:	88fb      	ldrh	r3, [r7, #6]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d107      	bne.n	800fff4 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800ffe4:	2301      	movs	r3, #1
 800ffe6:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	2200      	movs	r2, #0
 800ffec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fff0:	7ffb      	ldrb	r3, [r7, #31]
 800fff2:	e150      	b.n	8010296 <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	2204      	movs	r2, #4
 800fff8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	2200      	movs	r2, #0
 8010000:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	68ba      	ldr	r2, [r7, #8]
 8010008:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	88fa      	ldrh	r2, [r7, #6]
 801000e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	88fa      	ldrh	r2, [r7, #6]
 8010016:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	2200      	movs	r2, #0
 801001e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	2200      	movs	r2, #0
 8010024:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	2200      	movs	r2, #0
 801002c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	2200      	movs	r2, #0
 8010034:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	2200      	movs	r2, #0
 801003a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	689b      	ldr	r3, [r3, #8]
 8010040:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8010044:	d108      	bne.n	8010058 <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	681a      	ldr	r2, [r3, #0]
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010054:	601a      	str	r2, [r3, #0]
 8010056:	e009      	b.n	801006c <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	68db      	ldr	r3, [r3, #12]
 801005e:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 801006a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	685a      	ldr	r2, [r3, #4]
 8010072:	4b8b      	ldr	r3, [pc, #556]	; (80102a0 <HAL_SPI_Receive+0x31c>)
 8010074:	4013      	ands	r3, r2
 8010076:	88f9      	ldrh	r1, [r7, #6]
 8010078:	68fa      	ldr	r2, [r7, #12]
 801007a:	6812      	ldr	r2, [r2, #0]
 801007c:	430b      	orrs	r3, r1
 801007e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	681a      	ldr	r2, [r3, #0]
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	f042 0201 	orr.w	r2, r2, #1
 801008e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	685b      	ldr	r3, [r3, #4]
 8010094:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010098:	d107      	bne.n	80100aa <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	681a      	ldr	r2, [r3, #0]
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80100a8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	68db      	ldr	r3, [r3, #12]
 80100ae:	2b0f      	cmp	r3, #15
 80100b0:	d948      	bls.n	8010144 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80100b2:	e040      	b.n	8010136 <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	695a      	ldr	r2, [r3, #20]
 80100ba:	f248 0308 	movw	r3, #32776	; 0x8008
 80100be:	4013      	ands	r3, r2
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d014      	beq.n	80100ee <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	681a      	ldr	r2, [r3, #0]
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80100cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80100ce:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80100d4:	1d1a      	adds	r2, r3, #4
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80100e0:	b29b      	uxth	r3, r3
 80100e2:	3b01      	subs	r3, #1
 80100e4:	b29a      	uxth	r2, r3
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80100ec:	e023      	b.n	8010136 <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80100ee:	f7f4 f8e7 	bl	80042c0 <HAL_GetTick>
 80100f2:	4602      	mov	r2, r0
 80100f4:	697b      	ldr	r3, [r7, #20]
 80100f6:	1ad3      	subs	r3, r2, r3
 80100f8:	683a      	ldr	r2, [r7, #0]
 80100fa:	429a      	cmp	r2, r3
 80100fc:	d803      	bhi.n	8010106 <HAL_SPI_Receive+0x182>
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010104:	d102      	bne.n	801010c <HAL_SPI_Receive+0x188>
 8010106:	683b      	ldr	r3, [r7, #0]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d114      	bne.n	8010136 <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801010c:	68f8      	ldr	r0, [r7, #12]
 801010e:	f000 f8c9 	bl	80102a4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	2200      	movs	r2, #0
 8010116:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010120:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	2201      	movs	r2, #1
 801012e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8010132:	2303      	movs	r3, #3
 8010134:	e0af      	b.n	8010296 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801013c:	b29b      	uxth	r3, r3
 801013e:	2b00      	cmp	r3, #0
 8010140:	d1b8      	bne.n	80100b4 <HAL_SPI_Receive+0x130>
 8010142:	e095      	b.n	8010270 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	68db      	ldr	r3, [r3, #12]
 8010148:	2b07      	cmp	r3, #7
 801014a:	f240 808b 	bls.w	8010264 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 801014e:	e03f      	b.n	80101d0 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	695b      	ldr	r3, [r3, #20]
 8010156:	f003 0301 	and.w	r3, r3, #1
 801015a:	2b01      	cmp	r3, #1
 801015c:	d114      	bne.n	8010188 <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010162:	69ba      	ldr	r2, [r7, #24]
 8010164:	8812      	ldrh	r2, [r2, #0]
 8010166:	b292      	uxth	r2, r2
 8010168:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801016e:	1c9a      	adds	r2, r3, #2
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801017a:	b29b      	uxth	r3, r3
 801017c:	3b01      	subs	r3, #1
 801017e:	b29a      	uxth	r2, r3
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8010186:	e023      	b.n	80101d0 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010188:	f7f4 f89a 	bl	80042c0 <HAL_GetTick>
 801018c:	4602      	mov	r2, r0
 801018e:	697b      	ldr	r3, [r7, #20]
 8010190:	1ad3      	subs	r3, r2, r3
 8010192:	683a      	ldr	r2, [r7, #0]
 8010194:	429a      	cmp	r2, r3
 8010196:	d803      	bhi.n	80101a0 <HAL_SPI_Receive+0x21c>
 8010198:	683b      	ldr	r3, [r7, #0]
 801019a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801019e:	d102      	bne.n	80101a6 <HAL_SPI_Receive+0x222>
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d114      	bne.n	80101d0 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80101a6:	68f8      	ldr	r0, [r7, #12]
 80101a8:	f000 f87c 	bl	80102a4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	2200      	movs	r2, #0
 80101b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80101ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	2201      	movs	r2, #1
 80101c8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80101cc:	2303      	movs	r3, #3
 80101ce:	e062      	b.n	8010296 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80101d6:	b29b      	uxth	r3, r3
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d1b9      	bne.n	8010150 <HAL_SPI_Receive+0x1cc>
 80101dc:	e048      	b.n	8010270 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	695b      	ldr	r3, [r3, #20]
 80101e4:	f003 0301 	and.w	r3, r3, #1
 80101e8:	2b01      	cmp	r3, #1
 80101ea:	d117      	bne.n	801021c <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80101f8:	7812      	ldrb	r2, [r2, #0]
 80101fa:	b2d2      	uxtb	r2, r2
 80101fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010202:	1c5a      	adds	r2, r3, #1
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801020e:	b29b      	uxth	r3, r3
 8010210:	3b01      	subs	r3, #1
 8010212:	b29a      	uxth	r2, r3
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801021a:	e023      	b.n	8010264 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801021c:	f7f4 f850 	bl	80042c0 <HAL_GetTick>
 8010220:	4602      	mov	r2, r0
 8010222:	697b      	ldr	r3, [r7, #20]
 8010224:	1ad3      	subs	r3, r2, r3
 8010226:	683a      	ldr	r2, [r7, #0]
 8010228:	429a      	cmp	r2, r3
 801022a:	d803      	bhi.n	8010234 <HAL_SPI_Receive+0x2b0>
 801022c:	683b      	ldr	r3, [r7, #0]
 801022e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010232:	d102      	bne.n	801023a <HAL_SPI_Receive+0x2b6>
 8010234:	683b      	ldr	r3, [r7, #0]
 8010236:	2b00      	cmp	r3, #0
 8010238:	d114      	bne.n	8010264 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801023a:	68f8      	ldr	r0, [r7, #12]
 801023c:	f000 f832 	bl	80102a4 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	2200      	movs	r2, #0
 8010244:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801024e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	2201      	movs	r2, #1
 801025c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8010260:	2303      	movs	r3, #3
 8010262:	e018      	b.n	8010296 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801026a:	b29b      	uxth	r3, r3
 801026c:	2b00      	cmp	r3, #0
 801026e:	d1b6      	bne.n	80101de <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010270:	68f8      	ldr	r0, [r7, #12]
 8010272:	f000 f817 	bl	80102a4 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	2200      	movs	r2, #0
 801027a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	2201      	movs	r2, #1
 8010282:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801028c:	2b00      	cmp	r3, #0
 801028e:	d001      	beq.n	8010294 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 8010290:	2301      	movs	r3, #1
 8010292:	e000      	b.n	8010296 <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 8010294:	7ffb      	ldrb	r3, [r7, #31]
}
 8010296:	4618      	mov	r0, r3
 8010298:	3720      	adds	r7, #32
 801029a:	46bd      	mov	sp, r7
 801029c:	bd80      	pop	{r7, pc}
 801029e:	bf00      	nop
 80102a0:	ffff0000 	.word	0xffff0000

080102a4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80102a4:	b480      	push	{r7}
 80102a6:	b085      	sub	sp, #20
 80102a8:	af00      	add	r7, sp, #0
 80102aa:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	695b      	ldr	r3, [r3, #20]
 80102b2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	699a      	ldr	r2, [r3, #24]
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	f042 0208 	orr.w	r2, r2, #8
 80102c2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	699a      	ldr	r2, [r3, #24]
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	f042 0210 	orr.w	r2, r2, #16
 80102d2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	681a      	ldr	r2, [r3, #0]
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	f022 0201 	bic.w	r2, r2, #1
 80102e2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	6919      	ldr	r1, [r3, #16]
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681a      	ldr	r2, [r3, #0]
 80102ee:	4b3c      	ldr	r3, [pc, #240]	; (80103e0 <SPI_CloseTransfer+0x13c>)
 80102f0:	400b      	ands	r3, r1
 80102f2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	689a      	ldr	r2, [r3, #8]
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8010302:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801030a:	b2db      	uxtb	r3, r3
 801030c:	2b04      	cmp	r3, #4
 801030e:	d014      	beq.n	801033a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	f003 0320 	and.w	r3, r3, #32
 8010316:	2b00      	cmp	r3, #0
 8010318:	d00f      	beq.n	801033a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010320:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	699a      	ldr	r2, [r3, #24]
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	f042 0220 	orr.w	r2, r2, #32
 8010338:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8010340:	b2db      	uxtb	r3, r3
 8010342:	2b03      	cmp	r3, #3
 8010344:	d014      	beq.n	8010370 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8010346:	68fb      	ldr	r3, [r7, #12]
 8010348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801034c:	2b00      	cmp	r3, #0
 801034e:	d00f      	beq.n	8010370 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010356:	f043 0204 	orr.w	r2, r3, #4
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	699a      	ldr	r2, [r3, #24]
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801036e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010376:	2b00      	cmp	r3, #0
 8010378:	d00f      	beq.n	801039a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010380:	f043 0201 	orr.w	r2, r3, #1
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	699a      	ldr	r2, [r3, #24]
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010398:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d00f      	beq.n	80103c4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80103aa:	f043 0208 	orr.w	r2, r3, #8
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	699a      	ldr	r2, [r3, #24]
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80103c2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2200      	movs	r2, #0
 80103c8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2200      	movs	r2, #0
 80103d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80103d4:	bf00      	nop
 80103d6:	3714      	adds	r7, #20
 80103d8:	46bd      	mov	sp, r7
 80103da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103de:	4770      	bx	lr
 80103e0:	fffffc90 	.word	0xfffffc90

080103e4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b084      	sub	sp, #16
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	60f8      	str	r0, [r7, #12]
 80103ec:	60b9      	str	r1, [r7, #8]
 80103ee:	603b      	str	r3, [r7, #0]
 80103f0:	4613      	mov	r3, r2
 80103f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80103f4:	e010      	b.n	8010418 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80103f6:	f7f3 ff63 	bl	80042c0 <HAL_GetTick>
 80103fa:	4602      	mov	r2, r0
 80103fc:	69bb      	ldr	r3, [r7, #24]
 80103fe:	1ad3      	subs	r3, r2, r3
 8010400:	683a      	ldr	r2, [r7, #0]
 8010402:	429a      	cmp	r2, r3
 8010404:	d803      	bhi.n	801040e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8010406:	683b      	ldr	r3, [r7, #0]
 8010408:	f1b3 3fff 	cmp.w	r3, #4294967295
 801040c:	d102      	bne.n	8010414 <SPI_WaitOnFlagUntilTimeout+0x30>
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d101      	bne.n	8010418 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010414:	2303      	movs	r3, #3
 8010416:	e00f      	b.n	8010438 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	695a      	ldr	r2, [r3, #20]
 801041e:	68bb      	ldr	r3, [r7, #8]
 8010420:	4013      	ands	r3, r2
 8010422:	68ba      	ldr	r2, [r7, #8]
 8010424:	429a      	cmp	r2, r3
 8010426:	bf0c      	ite	eq
 8010428:	2301      	moveq	r3, #1
 801042a:	2300      	movne	r3, #0
 801042c:	b2db      	uxtb	r3, r3
 801042e:	461a      	mov	r2, r3
 8010430:	79fb      	ldrb	r3, [r7, #7]
 8010432:	429a      	cmp	r2, r3
 8010434:	d0df      	beq.n	80103f6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8010436:	2300      	movs	r3, #0
}
 8010438:	4618      	mov	r0, r3
 801043a:	3710      	adds	r7, #16
 801043c:	46bd      	mov	sp, r7
 801043e:	bd80      	pop	{r7, pc}

08010440 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8010440:	b480      	push	{r7}
 8010442:	b085      	sub	sp, #20
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801044c:	095b      	lsrs	r3, r3, #5
 801044e:	3301      	adds	r3, #1
 8010450:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	68db      	ldr	r3, [r3, #12]
 8010456:	3301      	adds	r3, #1
 8010458:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801045a:	68bb      	ldr	r3, [r7, #8]
 801045c:	3307      	adds	r3, #7
 801045e:	08db      	lsrs	r3, r3, #3
 8010460:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010462:	68bb      	ldr	r3, [r7, #8]
 8010464:	68fa      	ldr	r2, [r7, #12]
 8010466:	fb02 f303 	mul.w	r3, r2, r3
}
 801046a:	4618      	mov	r0, r3
 801046c:	3714      	adds	r7, #20
 801046e:	46bd      	mov	sp, r7
 8010470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010474:	4770      	bx	lr

08010476 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010476:	b580      	push	{r7, lr}
 8010478:	b082      	sub	sp, #8
 801047a:	af00      	add	r7, sp, #0
 801047c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d101      	bne.n	8010488 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010484:	2301      	movs	r3, #1
 8010486:	e049      	b.n	801051c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801048e:	b2db      	uxtb	r3, r3
 8010490:	2b00      	cmp	r3, #0
 8010492:	d106      	bne.n	80104a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	2200      	movs	r2, #0
 8010498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801049c:	6878      	ldr	r0, [r7, #4]
 801049e:	f7f3 fae9 	bl	8003a74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	2202      	movs	r2, #2
 80104a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681a      	ldr	r2, [r3, #0]
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	3304      	adds	r3, #4
 80104b2:	4619      	mov	r1, r3
 80104b4:	4610      	mov	r0, r2
 80104b6:	f000 fe0d 	bl	80110d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	2201      	movs	r2, #1
 80104be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	2201      	movs	r2, #1
 80104c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	2201      	movs	r2, #1
 80104ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	2201      	movs	r2, #1
 80104d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	2201      	movs	r2, #1
 80104de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	2201      	movs	r2, #1
 80104e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	2201      	movs	r2, #1
 80104ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	2201      	movs	r2, #1
 80104f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	2201      	movs	r2, #1
 80104fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	2201      	movs	r2, #1
 8010506:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	2201      	movs	r2, #1
 801050e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	2201      	movs	r2, #1
 8010516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801051a:	2300      	movs	r3, #0
}
 801051c:	4618      	mov	r0, r3
 801051e:	3708      	adds	r7, #8
 8010520:	46bd      	mov	sp, r7
 8010522:	bd80      	pop	{r7, pc}

08010524 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8010524:	b580      	push	{r7, lr}
 8010526:	b082      	sub	sp, #8
 8010528:	af00      	add	r7, sp, #0
 801052a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2b00      	cmp	r3, #0
 8010530:	d101      	bne.n	8010536 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8010532:	2301      	movs	r3, #1
 8010534:	e049      	b.n	80105ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801053c:	b2db      	uxtb	r3, r3
 801053e:	2b00      	cmp	r3, #0
 8010540:	d106      	bne.n	8010550 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	2200      	movs	r2, #0
 8010546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801054a:	6878      	ldr	r0, [r7, #4]
 801054c:	f7f3 f8fc 	bl	8003748 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	2202      	movs	r2, #2
 8010554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	681a      	ldr	r2, [r3, #0]
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	3304      	adds	r3, #4
 8010560:	4619      	mov	r1, r3
 8010562:	4610      	mov	r0, r2
 8010564:	f000 fdb6 	bl	80110d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	2201      	movs	r2, #1
 801056c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	2201      	movs	r2, #1
 8010574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2201      	movs	r2, #1
 801057c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	2201      	movs	r2, #1
 8010584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	2201      	movs	r2, #1
 801058c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	2201      	movs	r2, #1
 8010594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	2201      	movs	r2, #1
 801059c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	2201      	movs	r2, #1
 80105a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	2201      	movs	r2, #1
 80105ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	2201      	movs	r2, #1
 80105b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	2201      	movs	r2, #1
 80105bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	2201      	movs	r2, #1
 80105c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80105c8:	2300      	movs	r3, #0
}
 80105ca:	4618      	mov	r0, r3
 80105cc:	3708      	adds	r7, #8
 80105ce:	46bd      	mov	sp, r7
 80105d0:	bd80      	pop	{r7, pc}
	...

080105d4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b086      	sub	sp, #24
 80105d8:	af00      	add	r7, sp, #0
 80105da:	60f8      	str	r0, [r7, #12]
 80105dc:	60b9      	str	r1, [r7, #8]
 80105de:	607a      	str	r2, [r7, #4]
 80105e0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80105e2:	2300      	movs	r3, #0
 80105e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d109      	bne.n	8010600 <HAL_TIM_PWM_Start_DMA+0x2c>
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80105f2:	b2db      	uxtb	r3, r3
 80105f4:	2b02      	cmp	r3, #2
 80105f6:	bf0c      	ite	eq
 80105f8:	2301      	moveq	r3, #1
 80105fa:	2300      	movne	r3, #0
 80105fc:	b2db      	uxtb	r3, r3
 80105fe:	e03c      	b.n	801067a <HAL_TIM_PWM_Start_DMA+0xa6>
 8010600:	68bb      	ldr	r3, [r7, #8]
 8010602:	2b04      	cmp	r3, #4
 8010604:	d109      	bne.n	801061a <HAL_TIM_PWM_Start_DMA+0x46>
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 801060c:	b2db      	uxtb	r3, r3
 801060e:	2b02      	cmp	r3, #2
 8010610:	bf0c      	ite	eq
 8010612:	2301      	moveq	r3, #1
 8010614:	2300      	movne	r3, #0
 8010616:	b2db      	uxtb	r3, r3
 8010618:	e02f      	b.n	801067a <HAL_TIM_PWM_Start_DMA+0xa6>
 801061a:	68bb      	ldr	r3, [r7, #8]
 801061c:	2b08      	cmp	r3, #8
 801061e:	d109      	bne.n	8010634 <HAL_TIM_PWM_Start_DMA+0x60>
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010626:	b2db      	uxtb	r3, r3
 8010628:	2b02      	cmp	r3, #2
 801062a:	bf0c      	ite	eq
 801062c:	2301      	moveq	r3, #1
 801062e:	2300      	movne	r3, #0
 8010630:	b2db      	uxtb	r3, r3
 8010632:	e022      	b.n	801067a <HAL_TIM_PWM_Start_DMA+0xa6>
 8010634:	68bb      	ldr	r3, [r7, #8]
 8010636:	2b0c      	cmp	r3, #12
 8010638:	d109      	bne.n	801064e <HAL_TIM_PWM_Start_DMA+0x7a>
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010640:	b2db      	uxtb	r3, r3
 8010642:	2b02      	cmp	r3, #2
 8010644:	bf0c      	ite	eq
 8010646:	2301      	moveq	r3, #1
 8010648:	2300      	movne	r3, #0
 801064a:	b2db      	uxtb	r3, r3
 801064c:	e015      	b.n	801067a <HAL_TIM_PWM_Start_DMA+0xa6>
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	2b10      	cmp	r3, #16
 8010652:	d109      	bne.n	8010668 <HAL_TIM_PWM_Start_DMA+0x94>
 8010654:	68fb      	ldr	r3, [r7, #12]
 8010656:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801065a:	b2db      	uxtb	r3, r3
 801065c:	2b02      	cmp	r3, #2
 801065e:	bf0c      	ite	eq
 8010660:	2301      	moveq	r3, #1
 8010662:	2300      	movne	r3, #0
 8010664:	b2db      	uxtb	r3, r3
 8010666:	e008      	b.n	801067a <HAL_TIM_PWM_Start_DMA+0xa6>
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801066e:	b2db      	uxtb	r3, r3
 8010670:	2b02      	cmp	r3, #2
 8010672:	bf0c      	ite	eq
 8010674:	2301      	moveq	r3, #1
 8010676:	2300      	movne	r3, #0
 8010678:	b2db      	uxtb	r3, r3
 801067a:	2b00      	cmp	r3, #0
 801067c:	d001      	beq.n	8010682 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 801067e:	2302      	movs	r3, #2
 8010680:	e1ba      	b.n	80109f8 <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8010682:	68bb      	ldr	r3, [r7, #8]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d109      	bne.n	801069c <HAL_TIM_PWM_Start_DMA+0xc8>
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801068e:	b2db      	uxtb	r3, r3
 8010690:	2b01      	cmp	r3, #1
 8010692:	bf0c      	ite	eq
 8010694:	2301      	moveq	r3, #1
 8010696:	2300      	movne	r3, #0
 8010698:	b2db      	uxtb	r3, r3
 801069a:	e03c      	b.n	8010716 <HAL_TIM_PWM_Start_DMA+0x142>
 801069c:	68bb      	ldr	r3, [r7, #8]
 801069e:	2b04      	cmp	r3, #4
 80106a0:	d109      	bne.n	80106b6 <HAL_TIM_PWM_Start_DMA+0xe2>
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80106a8:	b2db      	uxtb	r3, r3
 80106aa:	2b01      	cmp	r3, #1
 80106ac:	bf0c      	ite	eq
 80106ae:	2301      	moveq	r3, #1
 80106b0:	2300      	movne	r3, #0
 80106b2:	b2db      	uxtb	r3, r3
 80106b4:	e02f      	b.n	8010716 <HAL_TIM_PWM_Start_DMA+0x142>
 80106b6:	68bb      	ldr	r3, [r7, #8]
 80106b8:	2b08      	cmp	r3, #8
 80106ba:	d109      	bne.n	80106d0 <HAL_TIM_PWM_Start_DMA+0xfc>
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80106c2:	b2db      	uxtb	r3, r3
 80106c4:	2b01      	cmp	r3, #1
 80106c6:	bf0c      	ite	eq
 80106c8:	2301      	moveq	r3, #1
 80106ca:	2300      	movne	r3, #0
 80106cc:	b2db      	uxtb	r3, r3
 80106ce:	e022      	b.n	8010716 <HAL_TIM_PWM_Start_DMA+0x142>
 80106d0:	68bb      	ldr	r3, [r7, #8]
 80106d2:	2b0c      	cmp	r3, #12
 80106d4:	d109      	bne.n	80106ea <HAL_TIM_PWM_Start_DMA+0x116>
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80106dc:	b2db      	uxtb	r3, r3
 80106de:	2b01      	cmp	r3, #1
 80106e0:	bf0c      	ite	eq
 80106e2:	2301      	moveq	r3, #1
 80106e4:	2300      	movne	r3, #0
 80106e6:	b2db      	uxtb	r3, r3
 80106e8:	e015      	b.n	8010716 <HAL_TIM_PWM_Start_DMA+0x142>
 80106ea:	68bb      	ldr	r3, [r7, #8]
 80106ec:	2b10      	cmp	r3, #16
 80106ee:	d109      	bne.n	8010704 <HAL_TIM_PWM_Start_DMA+0x130>
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80106f6:	b2db      	uxtb	r3, r3
 80106f8:	2b01      	cmp	r3, #1
 80106fa:	bf0c      	ite	eq
 80106fc:	2301      	moveq	r3, #1
 80106fe:	2300      	movne	r3, #0
 8010700:	b2db      	uxtb	r3, r3
 8010702:	e008      	b.n	8010716 <HAL_TIM_PWM_Start_DMA+0x142>
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801070a:	b2db      	uxtb	r3, r3
 801070c:	2b01      	cmp	r3, #1
 801070e:	bf0c      	ite	eq
 8010710:	2301      	moveq	r3, #1
 8010712:	2300      	movne	r3, #0
 8010714:	b2db      	uxtb	r3, r3
 8010716:	2b00      	cmp	r3, #0
 8010718:	d034      	beq.n	8010784 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	2b00      	cmp	r3, #0
 801071e:	d002      	beq.n	8010726 <HAL_TIM_PWM_Start_DMA+0x152>
 8010720:	887b      	ldrh	r3, [r7, #2]
 8010722:	2b00      	cmp	r3, #0
 8010724:	d101      	bne.n	801072a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8010726:	2301      	movs	r3, #1
 8010728:	e166      	b.n	80109f8 <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d104      	bne.n	801073a <HAL_TIM_PWM_Start_DMA+0x166>
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	2202      	movs	r2, #2
 8010734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010738:	e026      	b.n	8010788 <HAL_TIM_PWM_Start_DMA+0x1b4>
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	2b04      	cmp	r3, #4
 801073e:	d104      	bne.n	801074a <HAL_TIM_PWM_Start_DMA+0x176>
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	2202      	movs	r2, #2
 8010744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010748:	e01e      	b.n	8010788 <HAL_TIM_PWM_Start_DMA+0x1b4>
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	2b08      	cmp	r3, #8
 801074e:	d104      	bne.n	801075a <HAL_TIM_PWM_Start_DMA+0x186>
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	2202      	movs	r2, #2
 8010754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010758:	e016      	b.n	8010788 <HAL_TIM_PWM_Start_DMA+0x1b4>
 801075a:	68bb      	ldr	r3, [r7, #8]
 801075c:	2b0c      	cmp	r3, #12
 801075e:	d104      	bne.n	801076a <HAL_TIM_PWM_Start_DMA+0x196>
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	2202      	movs	r2, #2
 8010764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010768:	e00e      	b.n	8010788 <HAL_TIM_PWM_Start_DMA+0x1b4>
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	2b10      	cmp	r3, #16
 801076e:	d104      	bne.n	801077a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	2202      	movs	r2, #2
 8010774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010778:	e006      	b.n	8010788 <HAL_TIM_PWM_Start_DMA+0x1b4>
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	2202      	movs	r2, #2
 801077e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010782:	e001      	b.n	8010788 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8010784:	2301      	movs	r3, #1
 8010786:	e137      	b.n	80109f8 <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 8010788:	68bb      	ldr	r3, [r7, #8]
 801078a:	2b0c      	cmp	r3, #12
 801078c:	f200 80ae 	bhi.w	80108ec <HAL_TIM_PWM_Start_DMA+0x318>
 8010790:	a201      	add	r2, pc, #4	; (adr r2, 8010798 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8010792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010796:	bf00      	nop
 8010798:	080107cd 	.word	0x080107cd
 801079c:	080108ed 	.word	0x080108ed
 80107a0:	080108ed 	.word	0x080108ed
 80107a4:	080108ed 	.word	0x080108ed
 80107a8:	08010815 	.word	0x08010815
 80107ac:	080108ed 	.word	0x080108ed
 80107b0:	080108ed 	.word	0x080108ed
 80107b4:	080108ed 	.word	0x080108ed
 80107b8:	0801085d 	.word	0x0801085d
 80107bc:	080108ed 	.word	0x080108ed
 80107c0:	080108ed 	.word	0x080108ed
 80107c4:	080108ed 	.word	0x080108ed
 80107c8:	080108a5 	.word	0x080108a5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107d0:	4a8b      	ldr	r2, [pc, #556]	; (8010a00 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80107d2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107d8:	4a8a      	ldr	r2, [pc, #552]	; (8010a04 <HAL_TIM_PWM_Start_DMA+0x430>)
 80107da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107e0:	4a89      	ldr	r2, [pc, #548]	; (8010a08 <HAL_TIM_PWM_Start_DMA+0x434>)
 80107e2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80107e8:	6879      	ldr	r1, [r7, #4]
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	3334      	adds	r3, #52	; 0x34
 80107f0:	461a      	mov	r2, r3
 80107f2:	887b      	ldrh	r3, [r7, #2]
 80107f4:	f7f5 fd82 	bl	80062fc <HAL_DMA_Start_IT>
 80107f8:	4603      	mov	r3, r0
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d001      	beq.n	8010802 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80107fe:	2301      	movs	r3, #1
 8010800:	e0fa      	b.n	80109f8 <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	68da      	ldr	r2, [r3, #12]
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010810:	60da      	str	r2, [r3, #12]
      break;
 8010812:	e06e      	b.n	80108f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010818:	4a79      	ldr	r2, [pc, #484]	; (8010a00 <HAL_TIM_PWM_Start_DMA+0x42c>)
 801081a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010820:	4a78      	ldr	r2, [pc, #480]	; (8010a04 <HAL_TIM_PWM_Start_DMA+0x430>)
 8010822:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010828:	4a77      	ldr	r2, [pc, #476]	; (8010a08 <HAL_TIM_PWM_Start_DMA+0x434>)
 801082a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8010830:	6879      	ldr	r1, [r7, #4]
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	3338      	adds	r3, #56	; 0x38
 8010838:	461a      	mov	r2, r3
 801083a:	887b      	ldrh	r3, [r7, #2]
 801083c:	f7f5 fd5e 	bl	80062fc <HAL_DMA_Start_IT>
 8010840:	4603      	mov	r3, r0
 8010842:	2b00      	cmp	r3, #0
 8010844:	d001      	beq.n	801084a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010846:	2301      	movs	r3, #1
 8010848:	e0d6      	b.n	80109f8 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	68da      	ldr	r2, [r3, #12]
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010858:	60da      	str	r2, [r3, #12]
      break;
 801085a:	e04a      	b.n	80108f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010860:	4a67      	ldr	r2, [pc, #412]	; (8010a00 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8010862:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010868:	4a66      	ldr	r2, [pc, #408]	; (8010a04 <HAL_TIM_PWM_Start_DMA+0x430>)
 801086a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010870:	4a65      	ldr	r2, [pc, #404]	; (8010a08 <HAL_TIM_PWM_Start_DMA+0x434>)
 8010872:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8010878:	6879      	ldr	r1, [r7, #4]
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	333c      	adds	r3, #60	; 0x3c
 8010880:	461a      	mov	r2, r3
 8010882:	887b      	ldrh	r3, [r7, #2]
 8010884:	f7f5 fd3a 	bl	80062fc <HAL_DMA_Start_IT>
 8010888:	4603      	mov	r3, r0
 801088a:	2b00      	cmp	r3, #0
 801088c:	d001      	beq.n	8010892 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801088e:	2301      	movs	r3, #1
 8010890:	e0b2      	b.n	80109f8 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	68da      	ldr	r2, [r3, #12]
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80108a0:	60da      	str	r2, [r3, #12]
      break;
 80108a2:	e026      	b.n	80108f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108a8:	4a55      	ldr	r2, [pc, #340]	; (8010a00 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80108aa:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108b0:	4a54      	ldr	r2, [pc, #336]	; (8010a04 <HAL_TIM_PWM_Start_DMA+0x430>)
 80108b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108b8:	4a53      	ldr	r2, [pc, #332]	; (8010a08 <HAL_TIM_PWM_Start_DMA+0x434>)
 80108ba:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80108c0:	6879      	ldr	r1, [r7, #4]
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	3340      	adds	r3, #64	; 0x40
 80108c8:	461a      	mov	r2, r3
 80108ca:	887b      	ldrh	r3, [r7, #2]
 80108cc:	f7f5 fd16 	bl	80062fc <HAL_DMA_Start_IT>
 80108d0:	4603      	mov	r3, r0
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d001      	beq.n	80108da <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80108d6:	2301      	movs	r3, #1
 80108d8:	e08e      	b.n	80109f8 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	68da      	ldr	r2, [r3, #12]
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80108e8:	60da      	str	r2, [r3, #12]
      break;
 80108ea:	e002      	b.n	80108f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 80108ec:	2301      	movs	r3, #1
 80108ee:	75fb      	strb	r3, [r7, #23]
      break;
 80108f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80108f2:	7dfb      	ldrb	r3, [r7, #23]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d17e      	bne.n	80109f6 <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	2201      	movs	r2, #1
 80108fe:	68b9      	ldr	r1, [r7, #8]
 8010900:	4618      	mov	r0, r3
 8010902:	f000 ff63 	bl	80117cc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	4a40      	ldr	r2, [pc, #256]	; (8010a0c <HAL_TIM_PWM_Start_DMA+0x438>)
 801090c:	4293      	cmp	r3, r2
 801090e:	d013      	beq.n	8010938 <HAL_TIM_PWM_Start_DMA+0x364>
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	4a3e      	ldr	r2, [pc, #248]	; (8010a10 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8010916:	4293      	cmp	r3, r2
 8010918:	d00e      	beq.n	8010938 <HAL_TIM_PWM_Start_DMA+0x364>
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	4a3d      	ldr	r2, [pc, #244]	; (8010a14 <HAL_TIM_PWM_Start_DMA+0x440>)
 8010920:	4293      	cmp	r3, r2
 8010922:	d009      	beq.n	8010938 <HAL_TIM_PWM_Start_DMA+0x364>
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	4a3b      	ldr	r2, [pc, #236]	; (8010a18 <HAL_TIM_PWM_Start_DMA+0x444>)
 801092a:	4293      	cmp	r3, r2
 801092c:	d004      	beq.n	8010938 <HAL_TIM_PWM_Start_DMA+0x364>
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	4a3a      	ldr	r2, [pc, #232]	; (8010a1c <HAL_TIM_PWM_Start_DMA+0x448>)
 8010934:	4293      	cmp	r3, r2
 8010936:	d101      	bne.n	801093c <HAL_TIM_PWM_Start_DMA+0x368>
 8010938:	2301      	movs	r3, #1
 801093a:	e000      	b.n	801093e <HAL_TIM_PWM_Start_DMA+0x36a>
 801093c:	2300      	movs	r3, #0
 801093e:	2b00      	cmp	r3, #0
 8010940:	d007      	beq.n	8010952 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8010942:	68fb      	ldr	r3, [r7, #12]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010950:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	4a2d      	ldr	r2, [pc, #180]	; (8010a0c <HAL_TIM_PWM_Start_DMA+0x438>)
 8010958:	4293      	cmp	r3, r2
 801095a:	d02c      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010964:	d027      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	4a2d      	ldr	r2, [pc, #180]	; (8010a20 <HAL_TIM_PWM_Start_DMA+0x44c>)
 801096c:	4293      	cmp	r3, r2
 801096e:	d022      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	4a2b      	ldr	r2, [pc, #172]	; (8010a24 <HAL_TIM_PWM_Start_DMA+0x450>)
 8010976:	4293      	cmp	r3, r2
 8010978:	d01d      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	4a2a      	ldr	r2, [pc, #168]	; (8010a28 <HAL_TIM_PWM_Start_DMA+0x454>)
 8010980:	4293      	cmp	r3, r2
 8010982:	d018      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	4a21      	ldr	r2, [pc, #132]	; (8010a10 <HAL_TIM_PWM_Start_DMA+0x43c>)
 801098a:	4293      	cmp	r3, r2
 801098c:	d013      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	4a26      	ldr	r2, [pc, #152]	; (8010a2c <HAL_TIM_PWM_Start_DMA+0x458>)
 8010994:	4293      	cmp	r3, r2
 8010996:	d00e      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	4a1d      	ldr	r2, [pc, #116]	; (8010a14 <HAL_TIM_PWM_Start_DMA+0x440>)
 801099e:	4293      	cmp	r3, r2
 80109a0:	d009      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	4a22      	ldr	r2, [pc, #136]	; (8010a30 <HAL_TIM_PWM_Start_DMA+0x45c>)
 80109a8:	4293      	cmp	r3, r2
 80109aa:	d004      	beq.n	80109b6 <HAL_TIM_PWM_Start_DMA+0x3e2>
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	4a20      	ldr	r2, [pc, #128]	; (8010a34 <HAL_TIM_PWM_Start_DMA+0x460>)
 80109b2:	4293      	cmp	r3, r2
 80109b4:	d115      	bne.n	80109e2 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	689a      	ldr	r2, [r3, #8]
 80109bc:	4b1e      	ldr	r3, [pc, #120]	; (8010a38 <HAL_TIM_PWM_Start_DMA+0x464>)
 80109be:	4013      	ands	r3, r2
 80109c0:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109c2:	693b      	ldr	r3, [r7, #16]
 80109c4:	2b06      	cmp	r3, #6
 80109c6:	d015      	beq.n	80109f4 <HAL_TIM_PWM_Start_DMA+0x420>
 80109c8:	693b      	ldr	r3, [r7, #16]
 80109ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80109ce:	d011      	beq.n	80109f4 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	681a      	ldr	r2, [r3, #0]
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	f042 0201 	orr.w	r2, r2, #1
 80109de:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109e0:	e008      	b.n	80109f4 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	681a      	ldr	r2, [r3, #0]
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	f042 0201 	orr.w	r2, r2, #1
 80109f0:	601a      	str	r2, [r3, #0]
 80109f2:	e000      	b.n	80109f6 <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109f4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80109f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80109f8:	4618      	mov	r0, r3
 80109fa:	3718      	adds	r7, #24
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}
 8010a00:	08010fc3 	.word	0x08010fc3
 8010a04:	0801106b 	.word	0x0801106b
 8010a08:	08010f31 	.word	0x08010f31
 8010a0c:	40010000 	.word	0x40010000
 8010a10:	40010400 	.word	0x40010400
 8010a14:	40014000 	.word	0x40014000
 8010a18:	40014400 	.word	0x40014400
 8010a1c:	40014800 	.word	0x40014800
 8010a20:	40000400 	.word	0x40000400
 8010a24:	40000800 	.word	0x40000800
 8010a28:	40000c00 	.word	0x40000c00
 8010a2c:	40001800 	.word	0x40001800
 8010a30:	4000e000 	.word	0x4000e000
 8010a34:	4000e400 	.word	0x4000e400
 8010a38:	00010007 	.word	0x00010007

08010a3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b082      	sub	sp, #8
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	691b      	ldr	r3, [r3, #16]
 8010a4a:	f003 0302 	and.w	r3, r3, #2
 8010a4e:	2b02      	cmp	r3, #2
 8010a50:	d122      	bne.n	8010a98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	68db      	ldr	r3, [r3, #12]
 8010a58:	f003 0302 	and.w	r3, r3, #2
 8010a5c:	2b02      	cmp	r3, #2
 8010a5e:	d11b      	bne.n	8010a98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	f06f 0202 	mvn.w	r2, #2
 8010a68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	2201      	movs	r2, #1
 8010a6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	699b      	ldr	r3, [r3, #24]
 8010a76:	f003 0303 	and.w	r3, r3, #3
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d003      	beq.n	8010a86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	f000 fa24 	bl	8010ecc <HAL_TIM_IC_CaptureCallback>
 8010a84:	e005      	b.n	8010a92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010a86:	6878      	ldr	r0, [r7, #4]
 8010a88:	f000 fa16 	bl	8010eb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010a8c:	6878      	ldr	r0, [r7, #4]
 8010a8e:	f000 fa27 	bl	8010ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	2200      	movs	r2, #0
 8010a96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	691b      	ldr	r3, [r3, #16]
 8010a9e:	f003 0304 	and.w	r3, r3, #4
 8010aa2:	2b04      	cmp	r3, #4
 8010aa4:	d122      	bne.n	8010aec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	68db      	ldr	r3, [r3, #12]
 8010aac:	f003 0304 	and.w	r3, r3, #4
 8010ab0:	2b04      	cmp	r3, #4
 8010ab2:	d11b      	bne.n	8010aec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	f06f 0204 	mvn.w	r2, #4
 8010abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	2202      	movs	r2, #2
 8010ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	699b      	ldr	r3, [r3, #24]
 8010aca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d003      	beq.n	8010ada <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f000 f9fa 	bl	8010ecc <HAL_TIM_IC_CaptureCallback>
 8010ad8:	e005      	b.n	8010ae6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010ada:	6878      	ldr	r0, [r7, #4]
 8010adc:	f000 f9ec 	bl	8010eb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010ae0:	6878      	ldr	r0, [r7, #4]
 8010ae2:	f000 f9fd 	bl	8010ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2200      	movs	r2, #0
 8010aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	691b      	ldr	r3, [r3, #16]
 8010af2:	f003 0308 	and.w	r3, r3, #8
 8010af6:	2b08      	cmp	r3, #8
 8010af8:	d122      	bne.n	8010b40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	68db      	ldr	r3, [r3, #12]
 8010b00:	f003 0308 	and.w	r3, r3, #8
 8010b04:	2b08      	cmp	r3, #8
 8010b06:	d11b      	bne.n	8010b40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	f06f 0208 	mvn.w	r2, #8
 8010b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	2204      	movs	r2, #4
 8010b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	69db      	ldr	r3, [r3, #28]
 8010b1e:	f003 0303 	and.w	r3, r3, #3
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d003      	beq.n	8010b2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010b26:	6878      	ldr	r0, [r7, #4]
 8010b28:	f000 f9d0 	bl	8010ecc <HAL_TIM_IC_CaptureCallback>
 8010b2c:	e005      	b.n	8010b3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b2e:	6878      	ldr	r0, [r7, #4]
 8010b30:	f000 f9c2 	bl	8010eb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b34:	6878      	ldr	r0, [r7, #4]
 8010b36:	f000 f9d3 	bl	8010ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	691b      	ldr	r3, [r3, #16]
 8010b46:	f003 0310 	and.w	r3, r3, #16
 8010b4a:	2b10      	cmp	r3, #16
 8010b4c:	d122      	bne.n	8010b94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	68db      	ldr	r3, [r3, #12]
 8010b54:	f003 0310 	and.w	r3, r3, #16
 8010b58:	2b10      	cmp	r3, #16
 8010b5a:	d11b      	bne.n	8010b94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	f06f 0210 	mvn.w	r2, #16
 8010b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	2208      	movs	r2, #8
 8010b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	69db      	ldr	r3, [r3, #28]
 8010b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d003      	beq.n	8010b82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010b7a:	6878      	ldr	r0, [r7, #4]
 8010b7c:	f000 f9a6 	bl	8010ecc <HAL_TIM_IC_CaptureCallback>
 8010b80:	e005      	b.n	8010b8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b82:	6878      	ldr	r0, [r7, #4]
 8010b84:	f000 f998 	bl	8010eb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b88:	6878      	ldr	r0, [r7, #4]
 8010b8a:	f000 f9a9 	bl	8010ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	2200      	movs	r2, #0
 8010b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	691b      	ldr	r3, [r3, #16]
 8010b9a:	f003 0301 	and.w	r3, r3, #1
 8010b9e:	2b01      	cmp	r3, #1
 8010ba0:	d10e      	bne.n	8010bc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	68db      	ldr	r3, [r3, #12]
 8010ba8:	f003 0301 	and.w	r3, r3, #1
 8010bac:	2b01      	cmp	r3, #1
 8010bae:	d107      	bne.n	8010bc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	f06f 0201 	mvn.w	r2, #1
 8010bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 f972 	bl	8010ea4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	691b      	ldr	r3, [r3, #16]
 8010bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010bca:	2b80      	cmp	r3, #128	; 0x80
 8010bcc:	d10e      	bne.n	8010bec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	68db      	ldr	r3, [r3, #12]
 8010bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010bd8:	2b80      	cmp	r3, #128	; 0x80
 8010bda:	d107      	bne.n	8010bec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8010be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010be6:	6878      	ldr	r0, [r7, #4]
 8010be8:	f000 febc 	bl	8011964 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	691b      	ldr	r3, [r3, #16]
 8010bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010bf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010bfa:	d10e      	bne.n	8010c1a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	68db      	ldr	r3, [r3, #12]
 8010c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010c06:	2b80      	cmp	r3, #128	; 0x80
 8010c08:	d107      	bne.n	8010c1a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8010c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010c14:	6878      	ldr	r0, [r7, #4]
 8010c16:	f000 feaf 	bl	8011978 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	691b      	ldr	r3, [r3, #16]
 8010c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c24:	2b40      	cmp	r3, #64	; 0x40
 8010c26:	d10e      	bne.n	8010c46 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	68db      	ldr	r3, [r3, #12]
 8010c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c32:	2b40      	cmp	r3, #64	; 0x40
 8010c34:	d107      	bne.n	8010c46 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8010c3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010c40:	6878      	ldr	r0, [r7, #4]
 8010c42:	f000 f961 	bl	8010f08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	691b      	ldr	r3, [r3, #16]
 8010c4c:	f003 0320 	and.w	r3, r3, #32
 8010c50:	2b20      	cmp	r3, #32
 8010c52:	d10e      	bne.n	8010c72 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	68db      	ldr	r3, [r3, #12]
 8010c5a:	f003 0320 	and.w	r3, r3, #32
 8010c5e:	2b20      	cmp	r3, #32
 8010c60:	d107      	bne.n	8010c72 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	f06f 0220 	mvn.w	r2, #32
 8010c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010c6c:	6878      	ldr	r0, [r7, #4]
 8010c6e:	f000 fe6f 	bl	8011950 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010c72:	bf00      	nop
 8010c74:	3708      	adds	r7, #8
 8010c76:	46bd      	mov	sp, r7
 8010c78:	bd80      	pop	{r7, pc}
	...

08010c7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010c7c:	b580      	push	{r7, lr}
 8010c7e:	b086      	sub	sp, #24
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	60f8      	str	r0, [r7, #12]
 8010c84:	60b9      	str	r1, [r7, #8]
 8010c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010c88:	2300      	movs	r3, #0
 8010c8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010c92:	2b01      	cmp	r3, #1
 8010c94:	d101      	bne.n	8010c9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8010c96:	2302      	movs	r3, #2
 8010c98:	e0ff      	b.n	8010e9a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	2201      	movs	r2, #1
 8010c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	2b14      	cmp	r3, #20
 8010ca6:	f200 80f0 	bhi.w	8010e8a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8010caa:	a201      	add	r2, pc, #4	; (adr r2, 8010cb0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8010cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cb0:	08010d05 	.word	0x08010d05
 8010cb4:	08010e8b 	.word	0x08010e8b
 8010cb8:	08010e8b 	.word	0x08010e8b
 8010cbc:	08010e8b 	.word	0x08010e8b
 8010cc0:	08010d45 	.word	0x08010d45
 8010cc4:	08010e8b 	.word	0x08010e8b
 8010cc8:	08010e8b 	.word	0x08010e8b
 8010ccc:	08010e8b 	.word	0x08010e8b
 8010cd0:	08010d87 	.word	0x08010d87
 8010cd4:	08010e8b 	.word	0x08010e8b
 8010cd8:	08010e8b 	.word	0x08010e8b
 8010cdc:	08010e8b 	.word	0x08010e8b
 8010ce0:	08010dc7 	.word	0x08010dc7
 8010ce4:	08010e8b 	.word	0x08010e8b
 8010ce8:	08010e8b 	.word	0x08010e8b
 8010cec:	08010e8b 	.word	0x08010e8b
 8010cf0:	08010e09 	.word	0x08010e09
 8010cf4:	08010e8b 	.word	0x08010e8b
 8010cf8:	08010e8b 	.word	0x08010e8b
 8010cfc:	08010e8b 	.word	0x08010e8b
 8010d00:	08010e49 	.word	0x08010e49
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	68b9      	ldr	r1, [r7, #8]
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	f000 fa88 	bl	8011220 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	699a      	ldr	r2, [r3, #24]
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	f042 0208 	orr.w	r2, r2, #8
 8010d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	699a      	ldr	r2, [r3, #24]
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	f022 0204 	bic.w	r2, r2, #4
 8010d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	6999      	ldr	r1, [r3, #24]
 8010d36:	68bb      	ldr	r3, [r7, #8]
 8010d38:	691a      	ldr	r2, [r3, #16]
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	430a      	orrs	r2, r1
 8010d40:	619a      	str	r2, [r3, #24]
      break;
 8010d42:	e0a5      	b.n	8010e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	68b9      	ldr	r1, [r7, #8]
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f000 faf8 	bl	8011340 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	681b      	ldr	r3, [r3, #0]
 8010d54:	699a      	ldr	r2, [r3, #24]
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010d5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	699a      	ldr	r2, [r3, #24]
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	6999      	ldr	r1, [r3, #24]
 8010d76:	68bb      	ldr	r3, [r7, #8]
 8010d78:	691b      	ldr	r3, [r3, #16]
 8010d7a:	021a      	lsls	r2, r3, #8
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	430a      	orrs	r2, r1
 8010d82:	619a      	str	r2, [r3, #24]
      break;
 8010d84:	e084      	b.n	8010e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	68b9      	ldr	r1, [r7, #8]
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f000 fb61 	bl	8011454 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	69da      	ldr	r2, [r3, #28]
 8010d98:	68fb      	ldr	r3, [r7, #12]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	f042 0208 	orr.w	r2, r2, #8
 8010da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	69da      	ldr	r2, [r3, #28]
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	f022 0204 	bic.w	r2, r2, #4
 8010db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	69d9      	ldr	r1, [r3, #28]
 8010db8:	68bb      	ldr	r3, [r7, #8]
 8010dba:	691a      	ldr	r2, [r3, #16]
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	430a      	orrs	r2, r1
 8010dc2:	61da      	str	r2, [r3, #28]
      break;
 8010dc4:	e064      	b.n	8010e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	68b9      	ldr	r1, [r7, #8]
 8010dcc:	4618      	mov	r0, r3
 8010dce:	f000 fbc9 	bl	8011564 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	69da      	ldr	r2, [r3, #28]
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010de0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	69da      	ldr	r2, [r3, #28]
 8010de8:	68fb      	ldr	r3, [r7, #12]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010df0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	69d9      	ldr	r1, [r3, #28]
 8010df8:	68bb      	ldr	r3, [r7, #8]
 8010dfa:	691b      	ldr	r3, [r3, #16]
 8010dfc:	021a      	lsls	r2, r3, #8
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	430a      	orrs	r2, r1
 8010e04:	61da      	str	r2, [r3, #28]
      break;
 8010e06:	e043      	b.n	8010e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	68b9      	ldr	r1, [r7, #8]
 8010e0e:	4618      	mov	r0, r3
 8010e10:	f000 fc12 	bl	8011638 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	f042 0208 	orr.w	r2, r2, #8
 8010e22:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	f022 0204 	bic.w	r2, r2, #4
 8010e32:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010e3a:	68bb      	ldr	r3, [r7, #8]
 8010e3c:	691a      	ldr	r2, [r3, #16]
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	430a      	orrs	r2, r1
 8010e44:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010e46:	e023      	b.n	8010e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	68b9      	ldr	r1, [r7, #8]
 8010e4e:	4618      	mov	r0, r3
 8010e50:	f000 fc56 	bl	8011700 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010e62:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010e72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	691b      	ldr	r3, [r3, #16]
 8010e7e:	021a      	lsls	r2, r3, #8
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	430a      	orrs	r2, r1
 8010e86:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010e88:	e002      	b.n	8010e90 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8010e8a:	2301      	movs	r3, #1
 8010e8c:	75fb      	strb	r3, [r7, #23]
      break;
 8010e8e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	2200      	movs	r2, #0
 8010e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	3718      	adds	r7, #24
 8010e9e:	46bd      	mov	sp, r7
 8010ea0:	bd80      	pop	{r7, pc}
 8010ea2:	bf00      	nop

08010ea4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010ea4:	b480      	push	{r7}
 8010ea6:	b083      	sub	sp, #12
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010eac:	bf00      	nop
 8010eae:	370c      	adds	r7, #12
 8010eb0:	46bd      	mov	sp, r7
 8010eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb6:	4770      	bx	lr

08010eb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010eb8:	b480      	push	{r7}
 8010eba:	b083      	sub	sp, #12
 8010ebc:	af00      	add	r7, sp, #0
 8010ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010ec0:	bf00      	nop
 8010ec2:	370c      	adds	r7, #12
 8010ec4:	46bd      	mov	sp, r7
 8010ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eca:	4770      	bx	lr

08010ecc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010ecc:	b480      	push	{r7}
 8010ece:	b083      	sub	sp, #12
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010ed4:	bf00      	nop
 8010ed6:	370c      	adds	r7, #12
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ede:	4770      	bx	lr

08010ee0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b083      	sub	sp, #12
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010ee8:	bf00      	nop
 8010eea:	370c      	adds	r7, #12
 8010eec:	46bd      	mov	sp, r7
 8010eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef2:	4770      	bx	lr

08010ef4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8010ef4:	b480      	push	{r7}
 8010ef6:	b083      	sub	sp, #12
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8010efc:	bf00      	nop
 8010efe:	370c      	adds	r7, #12
 8010f00:	46bd      	mov	sp, r7
 8010f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f06:	4770      	bx	lr

08010f08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	b083      	sub	sp, #12
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010f10:	bf00      	nop
 8010f12:	370c      	adds	r7, #12
 8010f14:	46bd      	mov	sp, r7
 8010f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1a:	4770      	bx	lr

08010f1c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8010f1c:	b480      	push	{r7}
 8010f1e:	b083      	sub	sp, #12
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8010f24:	bf00      	nop
 8010f26:	370c      	adds	r7, #12
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2e:	4770      	bx	lr

08010f30 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b084      	sub	sp, #16
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f3c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f42:	687a      	ldr	r2, [r7, #4]
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d107      	bne.n	8010f58 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	2201      	movs	r2, #1
 8010f4c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	2201      	movs	r2, #1
 8010f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010f56:	e02a      	b.n	8010fae <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f5c:	687a      	ldr	r2, [r7, #4]
 8010f5e:	429a      	cmp	r2, r3
 8010f60:	d107      	bne.n	8010f72 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	2202      	movs	r2, #2
 8010f66:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	2201      	movs	r2, #1
 8010f6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010f70:	e01d      	b.n	8010fae <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f76:	687a      	ldr	r2, [r7, #4]
 8010f78:	429a      	cmp	r2, r3
 8010f7a:	d107      	bne.n	8010f8c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	2204      	movs	r2, #4
 8010f80:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	2201      	movs	r2, #1
 8010f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010f8a:	e010      	b.n	8010fae <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f90:	687a      	ldr	r2, [r7, #4]
 8010f92:	429a      	cmp	r2, r3
 8010f94:	d107      	bne.n	8010fa6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	2208      	movs	r2, #8
 8010f9a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	2201      	movs	r2, #1
 8010fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010fa4:	e003      	b.n	8010fae <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	2201      	movs	r2, #1
 8010faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8010fae:	68f8      	ldr	r0, [r7, #12]
 8010fb0:	f7ff ffb4 	bl	8010f1c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	771a      	strb	r2, [r3, #28]
}
 8010fba:	bf00      	nop
 8010fbc:	3710      	adds	r7, #16
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}

08010fc2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8010fc2:	b580      	push	{r7, lr}
 8010fc4:	b084      	sub	sp, #16
 8010fc6:	af00      	add	r7, sp, #0
 8010fc8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fce:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fd4:	687a      	ldr	r2, [r7, #4]
 8010fd6:	429a      	cmp	r2, r3
 8010fd8:	d10b      	bne.n	8010ff2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	2201      	movs	r2, #1
 8010fde:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	69db      	ldr	r3, [r3, #28]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d136      	bne.n	8011056 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	2201      	movs	r2, #1
 8010fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010ff0:	e031      	b.n	8011056 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ff6:	687a      	ldr	r2, [r7, #4]
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d10b      	bne.n	8011014 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	2202      	movs	r2, #2
 8011000:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	69db      	ldr	r3, [r3, #28]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d125      	bne.n	8011056 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	2201      	movs	r2, #1
 801100e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8011012:	e020      	b.n	8011056 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011018:	687a      	ldr	r2, [r7, #4]
 801101a:	429a      	cmp	r2, r3
 801101c:	d10b      	bne.n	8011036 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	2204      	movs	r2, #4
 8011022:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	69db      	ldr	r3, [r3, #28]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d114      	bne.n	8011056 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	2201      	movs	r2, #1
 8011030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8011034:	e00f      	b.n	8011056 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801103a:	687a      	ldr	r2, [r7, #4]
 801103c:	429a      	cmp	r2, r3
 801103e:	d10a      	bne.n	8011056 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	2208      	movs	r2, #8
 8011044:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	69db      	ldr	r3, [r3, #28]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d103      	bne.n	8011056 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	2201      	movs	r2, #1
 8011052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011056:	68f8      	ldr	r0, [r7, #12]
 8011058:	f7ff ff42 	bl	8010ee0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	2200      	movs	r2, #0
 8011060:	771a      	strb	r2, [r3, #28]
}
 8011062:	bf00      	nop
 8011064:	3710      	adds	r7, #16
 8011066:	46bd      	mov	sp, r7
 8011068:	bd80      	pop	{r7, pc}

0801106a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 801106a:	b580      	push	{r7, lr}
 801106c:	b084      	sub	sp, #16
 801106e:	af00      	add	r7, sp, #0
 8011070:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011076:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801107c:	687a      	ldr	r2, [r7, #4]
 801107e:	429a      	cmp	r2, r3
 8011080:	d103      	bne.n	801108a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	2201      	movs	r2, #1
 8011086:	771a      	strb	r2, [r3, #28]
 8011088:	e019      	b.n	80110be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801108e:	687a      	ldr	r2, [r7, #4]
 8011090:	429a      	cmp	r2, r3
 8011092:	d103      	bne.n	801109c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	2202      	movs	r2, #2
 8011098:	771a      	strb	r2, [r3, #28]
 801109a:	e010      	b.n	80110be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110a0:	687a      	ldr	r2, [r7, #4]
 80110a2:	429a      	cmp	r2, r3
 80110a4:	d103      	bne.n	80110ae <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	2204      	movs	r2, #4
 80110aa:	771a      	strb	r2, [r3, #28]
 80110ac:	e007      	b.n	80110be <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110b2:	687a      	ldr	r2, [r7, #4]
 80110b4:	429a      	cmp	r2, r3
 80110b6:	d102      	bne.n	80110be <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	2208      	movs	r2, #8
 80110bc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80110be:	68f8      	ldr	r0, [r7, #12]
 80110c0:	f7ff ff18 	bl	8010ef4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	2200      	movs	r2, #0
 80110c8:	771a      	strb	r2, [r3, #28]
}
 80110ca:	bf00      	nop
 80110cc:	3710      	adds	r7, #16
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
	...

080110d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80110d4:	b480      	push	{r7}
 80110d6:	b085      	sub	sp, #20
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
 80110dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	4a44      	ldr	r2, [pc, #272]	; (80111f8 <TIM_Base_SetConfig+0x124>)
 80110e8:	4293      	cmp	r3, r2
 80110ea:	d013      	beq.n	8011114 <TIM_Base_SetConfig+0x40>
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80110f2:	d00f      	beq.n	8011114 <TIM_Base_SetConfig+0x40>
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	4a41      	ldr	r2, [pc, #260]	; (80111fc <TIM_Base_SetConfig+0x128>)
 80110f8:	4293      	cmp	r3, r2
 80110fa:	d00b      	beq.n	8011114 <TIM_Base_SetConfig+0x40>
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	4a40      	ldr	r2, [pc, #256]	; (8011200 <TIM_Base_SetConfig+0x12c>)
 8011100:	4293      	cmp	r3, r2
 8011102:	d007      	beq.n	8011114 <TIM_Base_SetConfig+0x40>
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	4a3f      	ldr	r2, [pc, #252]	; (8011204 <TIM_Base_SetConfig+0x130>)
 8011108:	4293      	cmp	r3, r2
 801110a:	d003      	beq.n	8011114 <TIM_Base_SetConfig+0x40>
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	4a3e      	ldr	r2, [pc, #248]	; (8011208 <TIM_Base_SetConfig+0x134>)
 8011110:	4293      	cmp	r3, r2
 8011112:	d108      	bne.n	8011126 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801111a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801111c:	683b      	ldr	r3, [r7, #0]
 801111e:	685b      	ldr	r3, [r3, #4]
 8011120:	68fa      	ldr	r2, [r7, #12]
 8011122:	4313      	orrs	r3, r2
 8011124:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	4a33      	ldr	r2, [pc, #204]	; (80111f8 <TIM_Base_SetConfig+0x124>)
 801112a:	4293      	cmp	r3, r2
 801112c:	d027      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011134:	d023      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	4a30      	ldr	r2, [pc, #192]	; (80111fc <TIM_Base_SetConfig+0x128>)
 801113a:	4293      	cmp	r3, r2
 801113c:	d01f      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	4a2f      	ldr	r2, [pc, #188]	; (8011200 <TIM_Base_SetConfig+0x12c>)
 8011142:	4293      	cmp	r3, r2
 8011144:	d01b      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	4a2e      	ldr	r2, [pc, #184]	; (8011204 <TIM_Base_SetConfig+0x130>)
 801114a:	4293      	cmp	r3, r2
 801114c:	d017      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	4a2d      	ldr	r2, [pc, #180]	; (8011208 <TIM_Base_SetConfig+0x134>)
 8011152:	4293      	cmp	r3, r2
 8011154:	d013      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	4a2c      	ldr	r2, [pc, #176]	; (801120c <TIM_Base_SetConfig+0x138>)
 801115a:	4293      	cmp	r3, r2
 801115c:	d00f      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	4a2b      	ldr	r2, [pc, #172]	; (8011210 <TIM_Base_SetConfig+0x13c>)
 8011162:	4293      	cmp	r3, r2
 8011164:	d00b      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	4a2a      	ldr	r2, [pc, #168]	; (8011214 <TIM_Base_SetConfig+0x140>)
 801116a:	4293      	cmp	r3, r2
 801116c:	d007      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	4a29      	ldr	r2, [pc, #164]	; (8011218 <TIM_Base_SetConfig+0x144>)
 8011172:	4293      	cmp	r3, r2
 8011174:	d003      	beq.n	801117e <TIM_Base_SetConfig+0xaa>
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	4a28      	ldr	r2, [pc, #160]	; (801121c <TIM_Base_SetConfig+0x148>)
 801117a:	4293      	cmp	r3, r2
 801117c:	d108      	bne.n	8011190 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011186:	683b      	ldr	r3, [r7, #0]
 8011188:	68db      	ldr	r3, [r3, #12]
 801118a:	68fa      	ldr	r2, [r7, #12]
 801118c:	4313      	orrs	r3, r2
 801118e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	695b      	ldr	r3, [r3, #20]
 801119a:	4313      	orrs	r3, r2
 801119c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	68fa      	ldr	r2, [r7, #12]
 80111a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80111a4:	683b      	ldr	r3, [r7, #0]
 80111a6:	689a      	ldr	r2, [r3, #8]
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80111ac:	683b      	ldr	r3, [r7, #0]
 80111ae:	681a      	ldr	r2, [r3, #0]
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	4a10      	ldr	r2, [pc, #64]	; (80111f8 <TIM_Base_SetConfig+0x124>)
 80111b8:	4293      	cmp	r3, r2
 80111ba:	d00f      	beq.n	80111dc <TIM_Base_SetConfig+0x108>
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	4a12      	ldr	r2, [pc, #72]	; (8011208 <TIM_Base_SetConfig+0x134>)
 80111c0:	4293      	cmp	r3, r2
 80111c2:	d00b      	beq.n	80111dc <TIM_Base_SetConfig+0x108>
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	4a11      	ldr	r2, [pc, #68]	; (801120c <TIM_Base_SetConfig+0x138>)
 80111c8:	4293      	cmp	r3, r2
 80111ca:	d007      	beq.n	80111dc <TIM_Base_SetConfig+0x108>
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	4a10      	ldr	r2, [pc, #64]	; (8011210 <TIM_Base_SetConfig+0x13c>)
 80111d0:	4293      	cmp	r3, r2
 80111d2:	d003      	beq.n	80111dc <TIM_Base_SetConfig+0x108>
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	4a0f      	ldr	r2, [pc, #60]	; (8011214 <TIM_Base_SetConfig+0x140>)
 80111d8:	4293      	cmp	r3, r2
 80111da:	d103      	bne.n	80111e4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80111dc:	683b      	ldr	r3, [r7, #0]
 80111de:	691a      	ldr	r2, [r3, #16]
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	2201      	movs	r2, #1
 80111e8:	615a      	str	r2, [r3, #20]
}
 80111ea:	bf00      	nop
 80111ec:	3714      	adds	r7, #20
 80111ee:	46bd      	mov	sp, r7
 80111f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f4:	4770      	bx	lr
 80111f6:	bf00      	nop
 80111f8:	40010000 	.word	0x40010000
 80111fc:	40000400 	.word	0x40000400
 8011200:	40000800 	.word	0x40000800
 8011204:	40000c00 	.word	0x40000c00
 8011208:	40010400 	.word	0x40010400
 801120c:	40014000 	.word	0x40014000
 8011210:	40014400 	.word	0x40014400
 8011214:	40014800 	.word	0x40014800
 8011218:	4000e000 	.word	0x4000e000
 801121c:	4000e400 	.word	0x4000e400

08011220 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011220:	b480      	push	{r7}
 8011222:	b087      	sub	sp, #28
 8011224:	af00      	add	r7, sp, #0
 8011226:	6078      	str	r0, [r7, #4]
 8011228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	6a1b      	ldr	r3, [r3, #32]
 801122e:	f023 0201 	bic.w	r2, r3, #1
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	6a1b      	ldr	r3, [r3, #32]
 801123a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	685b      	ldr	r3, [r3, #4]
 8011240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	699b      	ldr	r3, [r3, #24]
 8011246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8011248:	68fa      	ldr	r2, [r7, #12]
 801124a:	4b37      	ldr	r3, [pc, #220]	; (8011328 <TIM_OC1_SetConfig+0x108>)
 801124c:	4013      	ands	r3, r2
 801124e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	f023 0303 	bic.w	r3, r3, #3
 8011256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011258:	683b      	ldr	r3, [r7, #0]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	68fa      	ldr	r2, [r7, #12]
 801125e:	4313      	orrs	r3, r2
 8011260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8011262:	697b      	ldr	r3, [r7, #20]
 8011264:	f023 0302 	bic.w	r3, r3, #2
 8011268:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801126a:	683b      	ldr	r3, [r7, #0]
 801126c:	689b      	ldr	r3, [r3, #8]
 801126e:	697a      	ldr	r2, [r7, #20]
 8011270:	4313      	orrs	r3, r2
 8011272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	4a2d      	ldr	r2, [pc, #180]	; (801132c <TIM_OC1_SetConfig+0x10c>)
 8011278:	4293      	cmp	r3, r2
 801127a:	d00f      	beq.n	801129c <TIM_OC1_SetConfig+0x7c>
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	4a2c      	ldr	r2, [pc, #176]	; (8011330 <TIM_OC1_SetConfig+0x110>)
 8011280:	4293      	cmp	r3, r2
 8011282:	d00b      	beq.n	801129c <TIM_OC1_SetConfig+0x7c>
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	4a2b      	ldr	r2, [pc, #172]	; (8011334 <TIM_OC1_SetConfig+0x114>)
 8011288:	4293      	cmp	r3, r2
 801128a:	d007      	beq.n	801129c <TIM_OC1_SetConfig+0x7c>
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	4a2a      	ldr	r2, [pc, #168]	; (8011338 <TIM_OC1_SetConfig+0x118>)
 8011290:	4293      	cmp	r3, r2
 8011292:	d003      	beq.n	801129c <TIM_OC1_SetConfig+0x7c>
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	4a29      	ldr	r2, [pc, #164]	; (801133c <TIM_OC1_SetConfig+0x11c>)
 8011298:	4293      	cmp	r3, r2
 801129a:	d10c      	bne.n	80112b6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801129c:	697b      	ldr	r3, [r7, #20]
 801129e:	f023 0308 	bic.w	r3, r3, #8
 80112a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	68db      	ldr	r3, [r3, #12]
 80112a8:	697a      	ldr	r2, [r7, #20]
 80112aa:	4313      	orrs	r3, r2
 80112ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80112ae:	697b      	ldr	r3, [r7, #20]
 80112b0:	f023 0304 	bic.w	r3, r3, #4
 80112b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	4a1c      	ldr	r2, [pc, #112]	; (801132c <TIM_OC1_SetConfig+0x10c>)
 80112ba:	4293      	cmp	r3, r2
 80112bc:	d00f      	beq.n	80112de <TIM_OC1_SetConfig+0xbe>
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	4a1b      	ldr	r2, [pc, #108]	; (8011330 <TIM_OC1_SetConfig+0x110>)
 80112c2:	4293      	cmp	r3, r2
 80112c4:	d00b      	beq.n	80112de <TIM_OC1_SetConfig+0xbe>
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	4a1a      	ldr	r2, [pc, #104]	; (8011334 <TIM_OC1_SetConfig+0x114>)
 80112ca:	4293      	cmp	r3, r2
 80112cc:	d007      	beq.n	80112de <TIM_OC1_SetConfig+0xbe>
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	4a19      	ldr	r2, [pc, #100]	; (8011338 <TIM_OC1_SetConfig+0x118>)
 80112d2:	4293      	cmp	r3, r2
 80112d4:	d003      	beq.n	80112de <TIM_OC1_SetConfig+0xbe>
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	4a18      	ldr	r2, [pc, #96]	; (801133c <TIM_OC1_SetConfig+0x11c>)
 80112da:	4293      	cmp	r3, r2
 80112dc:	d111      	bne.n	8011302 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80112e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80112e6:	693b      	ldr	r3, [r7, #16]
 80112e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80112ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	695b      	ldr	r3, [r3, #20]
 80112f2:	693a      	ldr	r2, [r7, #16]
 80112f4:	4313      	orrs	r3, r2
 80112f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	699b      	ldr	r3, [r3, #24]
 80112fc:	693a      	ldr	r2, [r7, #16]
 80112fe:	4313      	orrs	r3, r2
 8011300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	693a      	ldr	r2, [r7, #16]
 8011306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	68fa      	ldr	r2, [r7, #12]
 801130c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801130e:	683b      	ldr	r3, [r7, #0]
 8011310:	685a      	ldr	r2, [r3, #4]
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	697a      	ldr	r2, [r7, #20]
 801131a:	621a      	str	r2, [r3, #32]
}
 801131c:	bf00      	nop
 801131e:	371c      	adds	r7, #28
 8011320:	46bd      	mov	sp, r7
 8011322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011326:	4770      	bx	lr
 8011328:	fffeff8f 	.word	0xfffeff8f
 801132c:	40010000 	.word	0x40010000
 8011330:	40010400 	.word	0x40010400
 8011334:	40014000 	.word	0x40014000
 8011338:	40014400 	.word	0x40014400
 801133c:	40014800 	.word	0x40014800

08011340 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011340:	b480      	push	{r7}
 8011342:	b087      	sub	sp, #28
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
 8011348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	6a1b      	ldr	r3, [r3, #32]
 801134e:	f023 0210 	bic.w	r2, r3, #16
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	6a1b      	ldr	r3, [r3, #32]
 801135a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	685b      	ldr	r3, [r3, #4]
 8011360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	699b      	ldr	r3, [r3, #24]
 8011366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8011368:	68fa      	ldr	r2, [r7, #12]
 801136a:	4b34      	ldr	r3, [pc, #208]	; (801143c <TIM_OC2_SetConfig+0xfc>)
 801136c:	4013      	ands	r3, r2
 801136e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011376:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011378:	683b      	ldr	r3, [r7, #0]
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	021b      	lsls	r3, r3, #8
 801137e:	68fa      	ldr	r2, [r7, #12]
 8011380:	4313      	orrs	r3, r2
 8011382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8011384:	697b      	ldr	r3, [r7, #20]
 8011386:	f023 0320 	bic.w	r3, r3, #32
 801138a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	689b      	ldr	r3, [r3, #8]
 8011390:	011b      	lsls	r3, r3, #4
 8011392:	697a      	ldr	r2, [r7, #20]
 8011394:	4313      	orrs	r3, r2
 8011396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	4a29      	ldr	r2, [pc, #164]	; (8011440 <TIM_OC2_SetConfig+0x100>)
 801139c:	4293      	cmp	r3, r2
 801139e:	d003      	beq.n	80113a8 <TIM_OC2_SetConfig+0x68>
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	4a28      	ldr	r2, [pc, #160]	; (8011444 <TIM_OC2_SetConfig+0x104>)
 80113a4:	4293      	cmp	r3, r2
 80113a6:	d10d      	bne.n	80113c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80113a8:	697b      	ldr	r3, [r7, #20]
 80113aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80113ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80113b0:	683b      	ldr	r3, [r7, #0]
 80113b2:	68db      	ldr	r3, [r3, #12]
 80113b4:	011b      	lsls	r3, r3, #4
 80113b6:	697a      	ldr	r2, [r7, #20]
 80113b8:	4313      	orrs	r3, r2
 80113ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80113c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	4a1e      	ldr	r2, [pc, #120]	; (8011440 <TIM_OC2_SetConfig+0x100>)
 80113c8:	4293      	cmp	r3, r2
 80113ca:	d00f      	beq.n	80113ec <TIM_OC2_SetConfig+0xac>
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	4a1d      	ldr	r2, [pc, #116]	; (8011444 <TIM_OC2_SetConfig+0x104>)
 80113d0:	4293      	cmp	r3, r2
 80113d2:	d00b      	beq.n	80113ec <TIM_OC2_SetConfig+0xac>
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	4a1c      	ldr	r2, [pc, #112]	; (8011448 <TIM_OC2_SetConfig+0x108>)
 80113d8:	4293      	cmp	r3, r2
 80113da:	d007      	beq.n	80113ec <TIM_OC2_SetConfig+0xac>
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	4a1b      	ldr	r2, [pc, #108]	; (801144c <TIM_OC2_SetConfig+0x10c>)
 80113e0:	4293      	cmp	r3, r2
 80113e2:	d003      	beq.n	80113ec <TIM_OC2_SetConfig+0xac>
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	4a1a      	ldr	r2, [pc, #104]	; (8011450 <TIM_OC2_SetConfig+0x110>)
 80113e8:	4293      	cmp	r3, r2
 80113ea:	d113      	bne.n	8011414 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80113ec:	693b      	ldr	r3, [r7, #16]
 80113ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80113f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80113f4:	693b      	ldr	r3, [r7, #16]
 80113f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80113fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80113fc:	683b      	ldr	r3, [r7, #0]
 80113fe:	695b      	ldr	r3, [r3, #20]
 8011400:	009b      	lsls	r3, r3, #2
 8011402:	693a      	ldr	r2, [r7, #16]
 8011404:	4313      	orrs	r3, r2
 8011406:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	699b      	ldr	r3, [r3, #24]
 801140c:	009b      	lsls	r3, r3, #2
 801140e:	693a      	ldr	r2, [r7, #16]
 8011410:	4313      	orrs	r3, r2
 8011412:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	693a      	ldr	r2, [r7, #16]
 8011418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	68fa      	ldr	r2, [r7, #12]
 801141e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8011420:	683b      	ldr	r3, [r7, #0]
 8011422:	685a      	ldr	r2, [r3, #4]
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	697a      	ldr	r2, [r7, #20]
 801142c:	621a      	str	r2, [r3, #32]
}
 801142e:	bf00      	nop
 8011430:	371c      	adds	r7, #28
 8011432:	46bd      	mov	sp, r7
 8011434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011438:	4770      	bx	lr
 801143a:	bf00      	nop
 801143c:	feff8fff 	.word	0xfeff8fff
 8011440:	40010000 	.word	0x40010000
 8011444:	40010400 	.word	0x40010400
 8011448:	40014000 	.word	0x40014000
 801144c:	40014400 	.word	0x40014400
 8011450:	40014800 	.word	0x40014800

08011454 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011454:	b480      	push	{r7}
 8011456:	b087      	sub	sp, #28
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
 801145c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	6a1b      	ldr	r3, [r3, #32]
 8011462:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	6a1b      	ldr	r3, [r3, #32]
 801146e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	685b      	ldr	r3, [r3, #4]
 8011474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	69db      	ldr	r3, [r3, #28]
 801147a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801147c:	68fa      	ldr	r2, [r7, #12]
 801147e:	4b33      	ldr	r3, [pc, #204]	; (801154c <TIM_OC3_SetConfig+0xf8>)
 8011480:	4013      	ands	r3, r2
 8011482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	f023 0303 	bic.w	r3, r3, #3
 801148a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	68fa      	ldr	r2, [r7, #12]
 8011492:	4313      	orrs	r3, r2
 8011494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8011496:	697b      	ldr	r3, [r7, #20]
 8011498:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801149c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801149e:	683b      	ldr	r3, [r7, #0]
 80114a0:	689b      	ldr	r3, [r3, #8]
 80114a2:	021b      	lsls	r3, r3, #8
 80114a4:	697a      	ldr	r2, [r7, #20]
 80114a6:	4313      	orrs	r3, r2
 80114a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	4a28      	ldr	r2, [pc, #160]	; (8011550 <TIM_OC3_SetConfig+0xfc>)
 80114ae:	4293      	cmp	r3, r2
 80114b0:	d003      	beq.n	80114ba <TIM_OC3_SetConfig+0x66>
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	4a27      	ldr	r2, [pc, #156]	; (8011554 <TIM_OC3_SetConfig+0x100>)
 80114b6:	4293      	cmp	r3, r2
 80114b8:	d10d      	bne.n	80114d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80114ba:	697b      	ldr	r3, [r7, #20]
 80114bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80114c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80114c2:	683b      	ldr	r3, [r7, #0]
 80114c4:	68db      	ldr	r3, [r3, #12]
 80114c6:	021b      	lsls	r3, r3, #8
 80114c8:	697a      	ldr	r2, [r7, #20]
 80114ca:	4313      	orrs	r3, r2
 80114cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80114ce:	697b      	ldr	r3, [r7, #20]
 80114d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80114d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	4a1d      	ldr	r2, [pc, #116]	; (8011550 <TIM_OC3_SetConfig+0xfc>)
 80114da:	4293      	cmp	r3, r2
 80114dc:	d00f      	beq.n	80114fe <TIM_OC3_SetConfig+0xaa>
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	4a1c      	ldr	r2, [pc, #112]	; (8011554 <TIM_OC3_SetConfig+0x100>)
 80114e2:	4293      	cmp	r3, r2
 80114e4:	d00b      	beq.n	80114fe <TIM_OC3_SetConfig+0xaa>
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	4a1b      	ldr	r2, [pc, #108]	; (8011558 <TIM_OC3_SetConfig+0x104>)
 80114ea:	4293      	cmp	r3, r2
 80114ec:	d007      	beq.n	80114fe <TIM_OC3_SetConfig+0xaa>
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	4a1a      	ldr	r2, [pc, #104]	; (801155c <TIM_OC3_SetConfig+0x108>)
 80114f2:	4293      	cmp	r3, r2
 80114f4:	d003      	beq.n	80114fe <TIM_OC3_SetConfig+0xaa>
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	4a19      	ldr	r2, [pc, #100]	; (8011560 <TIM_OC3_SetConfig+0x10c>)
 80114fa:	4293      	cmp	r3, r2
 80114fc:	d113      	bne.n	8011526 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80114fe:	693b      	ldr	r3, [r7, #16]
 8011500:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011504:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8011506:	693b      	ldr	r3, [r7, #16]
 8011508:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801150c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801150e:	683b      	ldr	r3, [r7, #0]
 8011510:	695b      	ldr	r3, [r3, #20]
 8011512:	011b      	lsls	r3, r3, #4
 8011514:	693a      	ldr	r2, [r7, #16]
 8011516:	4313      	orrs	r3, r2
 8011518:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801151a:	683b      	ldr	r3, [r7, #0]
 801151c:	699b      	ldr	r3, [r3, #24]
 801151e:	011b      	lsls	r3, r3, #4
 8011520:	693a      	ldr	r2, [r7, #16]
 8011522:	4313      	orrs	r3, r2
 8011524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	693a      	ldr	r2, [r7, #16]
 801152a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	68fa      	ldr	r2, [r7, #12]
 8011530:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8011532:	683b      	ldr	r3, [r7, #0]
 8011534:	685a      	ldr	r2, [r3, #4]
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	697a      	ldr	r2, [r7, #20]
 801153e:	621a      	str	r2, [r3, #32]
}
 8011540:	bf00      	nop
 8011542:	371c      	adds	r7, #28
 8011544:	46bd      	mov	sp, r7
 8011546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801154a:	4770      	bx	lr
 801154c:	fffeff8f 	.word	0xfffeff8f
 8011550:	40010000 	.word	0x40010000
 8011554:	40010400 	.word	0x40010400
 8011558:	40014000 	.word	0x40014000
 801155c:	40014400 	.word	0x40014400
 8011560:	40014800 	.word	0x40014800

08011564 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011564:	b480      	push	{r7}
 8011566:	b087      	sub	sp, #28
 8011568:	af00      	add	r7, sp, #0
 801156a:	6078      	str	r0, [r7, #4]
 801156c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	6a1b      	ldr	r3, [r3, #32]
 8011572:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	6a1b      	ldr	r3, [r3, #32]
 801157e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	685b      	ldr	r3, [r3, #4]
 8011584:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	69db      	ldr	r3, [r3, #28]
 801158a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801158c:	68fa      	ldr	r2, [r7, #12]
 801158e:	4b24      	ldr	r3, [pc, #144]	; (8011620 <TIM_OC4_SetConfig+0xbc>)
 8011590:	4013      	ands	r3, r2
 8011592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801159a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801159c:	683b      	ldr	r3, [r7, #0]
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	021b      	lsls	r3, r3, #8
 80115a2:	68fa      	ldr	r2, [r7, #12]
 80115a4:	4313      	orrs	r3, r2
 80115a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80115a8:	693b      	ldr	r3, [r7, #16]
 80115aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80115ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80115b0:	683b      	ldr	r3, [r7, #0]
 80115b2:	689b      	ldr	r3, [r3, #8]
 80115b4:	031b      	lsls	r3, r3, #12
 80115b6:	693a      	ldr	r2, [r7, #16]
 80115b8:	4313      	orrs	r3, r2
 80115ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	4a19      	ldr	r2, [pc, #100]	; (8011624 <TIM_OC4_SetConfig+0xc0>)
 80115c0:	4293      	cmp	r3, r2
 80115c2:	d00f      	beq.n	80115e4 <TIM_OC4_SetConfig+0x80>
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	4a18      	ldr	r2, [pc, #96]	; (8011628 <TIM_OC4_SetConfig+0xc4>)
 80115c8:	4293      	cmp	r3, r2
 80115ca:	d00b      	beq.n	80115e4 <TIM_OC4_SetConfig+0x80>
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	4a17      	ldr	r2, [pc, #92]	; (801162c <TIM_OC4_SetConfig+0xc8>)
 80115d0:	4293      	cmp	r3, r2
 80115d2:	d007      	beq.n	80115e4 <TIM_OC4_SetConfig+0x80>
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	4a16      	ldr	r2, [pc, #88]	; (8011630 <TIM_OC4_SetConfig+0xcc>)
 80115d8:	4293      	cmp	r3, r2
 80115da:	d003      	beq.n	80115e4 <TIM_OC4_SetConfig+0x80>
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	4a15      	ldr	r2, [pc, #84]	; (8011634 <TIM_OC4_SetConfig+0xd0>)
 80115e0:	4293      	cmp	r3, r2
 80115e2:	d109      	bne.n	80115f8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80115e4:	697b      	ldr	r3, [r7, #20]
 80115e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80115ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80115ec:	683b      	ldr	r3, [r7, #0]
 80115ee:	695b      	ldr	r3, [r3, #20]
 80115f0:	019b      	lsls	r3, r3, #6
 80115f2:	697a      	ldr	r2, [r7, #20]
 80115f4:	4313      	orrs	r3, r2
 80115f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	697a      	ldr	r2, [r7, #20]
 80115fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	68fa      	ldr	r2, [r7, #12]
 8011602:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	685a      	ldr	r2, [r3, #4]
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	693a      	ldr	r2, [r7, #16]
 8011610:	621a      	str	r2, [r3, #32]
}
 8011612:	bf00      	nop
 8011614:	371c      	adds	r7, #28
 8011616:	46bd      	mov	sp, r7
 8011618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161c:	4770      	bx	lr
 801161e:	bf00      	nop
 8011620:	feff8fff 	.word	0xfeff8fff
 8011624:	40010000 	.word	0x40010000
 8011628:	40010400 	.word	0x40010400
 801162c:	40014000 	.word	0x40014000
 8011630:	40014400 	.word	0x40014400
 8011634:	40014800 	.word	0x40014800

08011638 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011638:	b480      	push	{r7}
 801163a:	b087      	sub	sp, #28
 801163c:	af00      	add	r7, sp, #0
 801163e:	6078      	str	r0, [r7, #4]
 8011640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	6a1b      	ldr	r3, [r3, #32]
 8011646:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	6a1b      	ldr	r3, [r3, #32]
 8011652:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	685b      	ldr	r3, [r3, #4]
 8011658:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801165e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8011660:	68fa      	ldr	r2, [r7, #12]
 8011662:	4b21      	ldr	r3, [pc, #132]	; (80116e8 <TIM_OC5_SetConfig+0xb0>)
 8011664:	4013      	ands	r3, r2
 8011666:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	68fa      	ldr	r2, [r7, #12]
 801166e:	4313      	orrs	r3, r2
 8011670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8011672:	693b      	ldr	r3, [r7, #16]
 8011674:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8011678:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801167a:	683b      	ldr	r3, [r7, #0]
 801167c:	689b      	ldr	r3, [r3, #8]
 801167e:	041b      	lsls	r3, r3, #16
 8011680:	693a      	ldr	r2, [r7, #16]
 8011682:	4313      	orrs	r3, r2
 8011684:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	4a18      	ldr	r2, [pc, #96]	; (80116ec <TIM_OC5_SetConfig+0xb4>)
 801168a:	4293      	cmp	r3, r2
 801168c:	d00f      	beq.n	80116ae <TIM_OC5_SetConfig+0x76>
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	4a17      	ldr	r2, [pc, #92]	; (80116f0 <TIM_OC5_SetConfig+0xb8>)
 8011692:	4293      	cmp	r3, r2
 8011694:	d00b      	beq.n	80116ae <TIM_OC5_SetConfig+0x76>
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	4a16      	ldr	r2, [pc, #88]	; (80116f4 <TIM_OC5_SetConfig+0xbc>)
 801169a:	4293      	cmp	r3, r2
 801169c:	d007      	beq.n	80116ae <TIM_OC5_SetConfig+0x76>
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	4a15      	ldr	r2, [pc, #84]	; (80116f8 <TIM_OC5_SetConfig+0xc0>)
 80116a2:	4293      	cmp	r3, r2
 80116a4:	d003      	beq.n	80116ae <TIM_OC5_SetConfig+0x76>
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	4a14      	ldr	r2, [pc, #80]	; (80116fc <TIM_OC5_SetConfig+0xc4>)
 80116aa:	4293      	cmp	r3, r2
 80116ac:	d109      	bne.n	80116c2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80116ae:	697b      	ldr	r3, [r7, #20]
 80116b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80116b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	695b      	ldr	r3, [r3, #20]
 80116ba:	021b      	lsls	r3, r3, #8
 80116bc:	697a      	ldr	r2, [r7, #20]
 80116be:	4313      	orrs	r3, r2
 80116c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	697a      	ldr	r2, [r7, #20]
 80116c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	68fa      	ldr	r2, [r7, #12]
 80116cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80116ce:	683b      	ldr	r3, [r7, #0]
 80116d0:	685a      	ldr	r2, [r3, #4]
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	693a      	ldr	r2, [r7, #16]
 80116da:	621a      	str	r2, [r3, #32]
}
 80116dc:	bf00      	nop
 80116de:	371c      	adds	r7, #28
 80116e0:	46bd      	mov	sp, r7
 80116e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e6:	4770      	bx	lr
 80116e8:	fffeff8f 	.word	0xfffeff8f
 80116ec:	40010000 	.word	0x40010000
 80116f0:	40010400 	.word	0x40010400
 80116f4:	40014000 	.word	0x40014000
 80116f8:	40014400 	.word	0x40014400
 80116fc:	40014800 	.word	0x40014800

08011700 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011700:	b480      	push	{r7}
 8011702:	b087      	sub	sp, #28
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
 8011708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	6a1b      	ldr	r3, [r3, #32]
 801170e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	6a1b      	ldr	r3, [r3, #32]
 801171a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	685b      	ldr	r3, [r3, #4]
 8011720:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8011728:	68fa      	ldr	r2, [r7, #12]
 801172a:	4b22      	ldr	r3, [pc, #136]	; (80117b4 <TIM_OC6_SetConfig+0xb4>)
 801172c:	4013      	ands	r3, r2
 801172e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011730:	683b      	ldr	r3, [r7, #0]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	021b      	lsls	r3, r3, #8
 8011736:	68fa      	ldr	r2, [r7, #12]
 8011738:	4313      	orrs	r3, r2
 801173a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801173c:	693b      	ldr	r3, [r7, #16]
 801173e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8011742:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8011744:	683b      	ldr	r3, [r7, #0]
 8011746:	689b      	ldr	r3, [r3, #8]
 8011748:	051b      	lsls	r3, r3, #20
 801174a:	693a      	ldr	r2, [r7, #16]
 801174c:	4313      	orrs	r3, r2
 801174e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	4a19      	ldr	r2, [pc, #100]	; (80117b8 <TIM_OC6_SetConfig+0xb8>)
 8011754:	4293      	cmp	r3, r2
 8011756:	d00f      	beq.n	8011778 <TIM_OC6_SetConfig+0x78>
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	4a18      	ldr	r2, [pc, #96]	; (80117bc <TIM_OC6_SetConfig+0xbc>)
 801175c:	4293      	cmp	r3, r2
 801175e:	d00b      	beq.n	8011778 <TIM_OC6_SetConfig+0x78>
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	4a17      	ldr	r2, [pc, #92]	; (80117c0 <TIM_OC6_SetConfig+0xc0>)
 8011764:	4293      	cmp	r3, r2
 8011766:	d007      	beq.n	8011778 <TIM_OC6_SetConfig+0x78>
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	4a16      	ldr	r2, [pc, #88]	; (80117c4 <TIM_OC6_SetConfig+0xc4>)
 801176c:	4293      	cmp	r3, r2
 801176e:	d003      	beq.n	8011778 <TIM_OC6_SetConfig+0x78>
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	4a15      	ldr	r2, [pc, #84]	; (80117c8 <TIM_OC6_SetConfig+0xc8>)
 8011774:	4293      	cmp	r3, r2
 8011776:	d109      	bne.n	801178c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8011778:	697b      	ldr	r3, [r7, #20]
 801177a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801177e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8011780:	683b      	ldr	r3, [r7, #0]
 8011782:	695b      	ldr	r3, [r3, #20]
 8011784:	029b      	lsls	r3, r3, #10
 8011786:	697a      	ldr	r2, [r7, #20]
 8011788:	4313      	orrs	r3, r2
 801178a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	697a      	ldr	r2, [r7, #20]
 8011790:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	68fa      	ldr	r2, [r7, #12]
 8011796:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011798:	683b      	ldr	r3, [r7, #0]
 801179a:	685a      	ldr	r2, [r3, #4]
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	693a      	ldr	r2, [r7, #16]
 80117a4:	621a      	str	r2, [r3, #32]
}
 80117a6:	bf00      	nop
 80117a8:	371c      	adds	r7, #28
 80117aa:	46bd      	mov	sp, r7
 80117ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b0:	4770      	bx	lr
 80117b2:	bf00      	nop
 80117b4:	feff8fff 	.word	0xfeff8fff
 80117b8:	40010000 	.word	0x40010000
 80117bc:	40010400 	.word	0x40010400
 80117c0:	40014000 	.word	0x40014000
 80117c4:	40014400 	.word	0x40014400
 80117c8:	40014800 	.word	0x40014800

080117cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80117cc:	b480      	push	{r7}
 80117ce:	b087      	sub	sp, #28
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	60f8      	str	r0, [r7, #12]
 80117d4:	60b9      	str	r1, [r7, #8]
 80117d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80117d8:	68bb      	ldr	r3, [r7, #8]
 80117da:	f003 031f 	and.w	r3, r3, #31
 80117de:	2201      	movs	r2, #1
 80117e0:	fa02 f303 	lsl.w	r3, r2, r3
 80117e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	6a1a      	ldr	r2, [r3, #32]
 80117ea:	697b      	ldr	r3, [r7, #20]
 80117ec:	43db      	mvns	r3, r3
 80117ee:	401a      	ands	r2, r3
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	6a1a      	ldr	r2, [r3, #32]
 80117f8:	68bb      	ldr	r3, [r7, #8]
 80117fa:	f003 031f 	and.w	r3, r3, #31
 80117fe:	6879      	ldr	r1, [r7, #4]
 8011800:	fa01 f303 	lsl.w	r3, r1, r3
 8011804:	431a      	orrs	r2, r3
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	621a      	str	r2, [r3, #32]
}
 801180a:	bf00      	nop
 801180c:	371c      	adds	r7, #28
 801180e:	46bd      	mov	sp, r7
 8011810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011814:	4770      	bx	lr
	...

08011818 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011818:	b480      	push	{r7}
 801181a:	b085      	sub	sp, #20
 801181c:	af00      	add	r7, sp, #0
 801181e:	6078      	str	r0, [r7, #4]
 8011820:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011828:	2b01      	cmp	r3, #1
 801182a:	d101      	bne.n	8011830 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801182c:	2302      	movs	r3, #2
 801182e:	e077      	b.n	8011920 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	2201      	movs	r2, #1
 8011834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	2202      	movs	r2, #2
 801183c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	681b      	ldr	r3, [r3, #0]
 8011844:	685b      	ldr	r3, [r3, #4]
 8011846:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	689b      	ldr	r3, [r3, #8]
 801184e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	4a35      	ldr	r2, [pc, #212]	; (801192c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011856:	4293      	cmp	r3, r2
 8011858:	d004      	beq.n	8011864 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	4a34      	ldr	r2, [pc, #208]	; (8011930 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011860:	4293      	cmp	r3, r2
 8011862:	d108      	bne.n	8011876 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 801186a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801186c:	683b      	ldr	r3, [r7, #0]
 801186e:	685b      	ldr	r3, [r3, #4]
 8011870:	68fa      	ldr	r2, [r7, #12]
 8011872:	4313      	orrs	r3, r2
 8011874:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801187c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801187e:	683b      	ldr	r3, [r7, #0]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	68fa      	ldr	r2, [r7, #12]
 8011884:	4313      	orrs	r3, r2
 8011886:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	68fa      	ldr	r2, [r7, #12]
 801188e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	4a25      	ldr	r2, [pc, #148]	; (801192c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011896:	4293      	cmp	r3, r2
 8011898:	d02c      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80118a2:	d027      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	681b      	ldr	r3, [r3, #0]
 80118a8:	4a22      	ldr	r2, [pc, #136]	; (8011934 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80118aa:	4293      	cmp	r3, r2
 80118ac:	d022      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	4a21      	ldr	r2, [pc, #132]	; (8011938 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80118b4:	4293      	cmp	r3, r2
 80118b6:	d01d      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	681b      	ldr	r3, [r3, #0]
 80118bc:	4a1f      	ldr	r2, [pc, #124]	; (801193c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80118be:	4293      	cmp	r3, r2
 80118c0:	d018      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	4a1a      	ldr	r2, [pc, #104]	; (8011930 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80118c8:	4293      	cmp	r3, r2
 80118ca:	d013      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	4a1b      	ldr	r2, [pc, #108]	; (8011940 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80118d2:	4293      	cmp	r3, r2
 80118d4:	d00e      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	4a1a      	ldr	r2, [pc, #104]	; (8011944 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80118dc:	4293      	cmp	r3, r2
 80118de:	d009      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	4a18      	ldr	r2, [pc, #96]	; (8011948 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80118e6:	4293      	cmp	r3, r2
 80118e8:	d004      	beq.n	80118f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	4a17      	ldr	r2, [pc, #92]	; (801194c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80118f0:	4293      	cmp	r3, r2
 80118f2:	d10c      	bne.n	801190e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80118f4:	68bb      	ldr	r3, [r7, #8]
 80118f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80118fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	689b      	ldr	r3, [r3, #8]
 8011900:	68ba      	ldr	r2, [r7, #8]
 8011902:	4313      	orrs	r3, r2
 8011904:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	68ba      	ldr	r2, [r7, #8]
 801190c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	2201      	movs	r2, #1
 8011912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	2200      	movs	r2, #0
 801191a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801191e:	2300      	movs	r3, #0
}
 8011920:	4618      	mov	r0, r3
 8011922:	3714      	adds	r7, #20
 8011924:	46bd      	mov	sp, r7
 8011926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192a:	4770      	bx	lr
 801192c:	40010000 	.word	0x40010000
 8011930:	40010400 	.word	0x40010400
 8011934:	40000400 	.word	0x40000400
 8011938:	40000800 	.word	0x40000800
 801193c:	40000c00 	.word	0x40000c00
 8011940:	40001800 	.word	0x40001800
 8011944:	40014000 	.word	0x40014000
 8011948:	4000e000 	.word	0x4000e000
 801194c:	4000e400 	.word	0x4000e400

08011950 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011950:	b480      	push	{r7}
 8011952:	b083      	sub	sp, #12
 8011954:	af00      	add	r7, sp, #0
 8011956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011958:	bf00      	nop
 801195a:	370c      	adds	r7, #12
 801195c:	46bd      	mov	sp, r7
 801195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011962:	4770      	bx	lr

08011964 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011964:	b480      	push	{r7}
 8011966:	b083      	sub	sp, #12
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801196c:	bf00      	nop
 801196e:	370c      	adds	r7, #12
 8011970:	46bd      	mov	sp, r7
 8011972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011976:	4770      	bx	lr

08011978 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011978:	b480      	push	{r7}
 801197a:	b083      	sub	sp, #12
 801197c:	af00      	add	r7, sp, #0
 801197e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011980:	bf00      	nop
 8011982:	370c      	adds	r7, #12
 8011984:	46bd      	mov	sp, r7
 8011986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801198a:	4770      	bx	lr

0801198c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801198c:	b580      	push	{r7, lr}
 801198e:	b082      	sub	sp, #8
 8011990:	af00      	add	r7, sp, #0
 8011992:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d101      	bne.n	801199e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801199a:	2301      	movs	r3, #1
 801199c:	e042      	b.n	8011a24 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d106      	bne.n	80119b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	2200      	movs	r2, #0
 80119ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80119b0:	6878      	ldr	r0, [r7, #4]
 80119b2:	f7f2 f945 	bl	8003c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	2224      	movs	r2, #36	; 0x24
 80119ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	681a      	ldr	r2, [r3, #0]
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	f022 0201 	bic.w	r2, r2, #1
 80119cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80119ce:	6878      	ldr	r0, [r7, #4]
 80119d0:	f000 f82c 	bl	8011a2c <UART_SetConfig>
 80119d4:	4603      	mov	r3, r0
 80119d6:	2b01      	cmp	r3, #1
 80119d8:	d101      	bne.n	80119de <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80119da:	2301      	movs	r3, #1
 80119dc:	e022      	b.n	8011a24 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d002      	beq.n	80119ec <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80119e6:	6878      	ldr	r0, [r7, #4]
 80119e8:	f000 fe8c 	bl	8012704 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	685a      	ldr	r2, [r3, #4]
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80119fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	689a      	ldr	r2, [r3, #8]
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8011a0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	681a      	ldr	r2, [r3, #0]
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	f042 0201 	orr.w	r2, r2, #1
 8011a1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011a1c:	6878      	ldr	r0, [r7, #4]
 8011a1e:	f000 ff13 	bl	8012848 <UART_CheckIdleState>
 8011a22:	4603      	mov	r3, r0
}
 8011a24:	4618      	mov	r0, r3
 8011a26:	3708      	adds	r7, #8
 8011a28:	46bd      	mov	sp, r7
 8011a2a:	bd80      	pop	{r7, pc}

08011a2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011a30:	b092      	sub	sp, #72	; 0x48
 8011a32:	af00      	add	r7, sp, #0
 8011a34:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011a36:	2300      	movs	r3, #0
 8011a38:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011a3c:	697b      	ldr	r3, [r7, #20]
 8011a3e:	689a      	ldr	r2, [r3, #8]
 8011a40:	697b      	ldr	r3, [r7, #20]
 8011a42:	691b      	ldr	r3, [r3, #16]
 8011a44:	431a      	orrs	r2, r3
 8011a46:	697b      	ldr	r3, [r7, #20]
 8011a48:	695b      	ldr	r3, [r3, #20]
 8011a4a:	431a      	orrs	r2, r3
 8011a4c:	697b      	ldr	r3, [r7, #20]
 8011a4e:	69db      	ldr	r3, [r3, #28]
 8011a50:	4313      	orrs	r3, r2
 8011a52:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011a54:	697b      	ldr	r3, [r7, #20]
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	681a      	ldr	r2, [r3, #0]
 8011a5a:	4bbe      	ldr	r3, [pc, #760]	; (8011d54 <UART_SetConfig+0x328>)
 8011a5c:	4013      	ands	r3, r2
 8011a5e:	697a      	ldr	r2, [r7, #20]
 8011a60:	6812      	ldr	r2, [r2, #0]
 8011a62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011a64:	430b      	orrs	r3, r1
 8011a66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011a68:	697b      	ldr	r3, [r7, #20]
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	685b      	ldr	r3, [r3, #4]
 8011a6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011a72:	697b      	ldr	r3, [r7, #20]
 8011a74:	68da      	ldr	r2, [r3, #12]
 8011a76:	697b      	ldr	r3, [r7, #20]
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	430a      	orrs	r2, r1
 8011a7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011a7e:	697b      	ldr	r3, [r7, #20]
 8011a80:	699b      	ldr	r3, [r3, #24]
 8011a82:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011a84:	697b      	ldr	r3, [r7, #20]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	4ab3      	ldr	r2, [pc, #716]	; (8011d58 <UART_SetConfig+0x32c>)
 8011a8a:	4293      	cmp	r3, r2
 8011a8c:	d004      	beq.n	8011a98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011a8e:	697b      	ldr	r3, [r7, #20]
 8011a90:	6a1b      	ldr	r3, [r3, #32]
 8011a92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011a94:	4313      	orrs	r3, r2
 8011a96:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011a98:	697b      	ldr	r3, [r7, #20]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	689a      	ldr	r2, [r3, #8]
 8011a9e:	4baf      	ldr	r3, [pc, #700]	; (8011d5c <UART_SetConfig+0x330>)
 8011aa0:	4013      	ands	r3, r2
 8011aa2:	697a      	ldr	r2, [r7, #20]
 8011aa4:	6812      	ldr	r2, [r2, #0]
 8011aa6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011aa8:	430b      	orrs	r3, r1
 8011aaa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011aac:	697b      	ldr	r3, [r7, #20]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ab2:	f023 010f 	bic.w	r1, r3, #15
 8011ab6:	697b      	ldr	r3, [r7, #20]
 8011ab8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011aba:	697b      	ldr	r3, [r7, #20]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	430a      	orrs	r2, r1
 8011ac0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011ac2:	697b      	ldr	r3, [r7, #20]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	4aa6      	ldr	r2, [pc, #664]	; (8011d60 <UART_SetConfig+0x334>)
 8011ac8:	4293      	cmp	r3, r2
 8011aca:	d177      	bne.n	8011bbc <UART_SetConfig+0x190>
 8011acc:	4ba5      	ldr	r3, [pc, #660]	; (8011d64 <UART_SetConfig+0x338>)
 8011ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011ad0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011ad4:	2b28      	cmp	r3, #40	; 0x28
 8011ad6:	d86d      	bhi.n	8011bb4 <UART_SetConfig+0x188>
 8011ad8:	a201      	add	r2, pc, #4	; (adr r2, 8011ae0 <UART_SetConfig+0xb4>)
 8011ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ade:	bf00      	nop
 8011ae0:	08011b85 	.word	0x08011b85
 8011ae4:	08011bb5 	.word	0x08011bb5
 8011ae8:	08011bb5 	.word	0x08011bb5
 8011aec:	08011bb5 	.word	0x08011bb5
 8011af0:	08011bb5 	.word	0x08011bb5
 8011af4:	08011bb5 	.word	0x08011bb5
 8011af8:	08011bb5 	.word	0x08011bb5
 8011afc:	08011bb5 	.word	0x08011bb5
 8011b00:	08011b8d 	.word	0x08011b8d
 8011b04:	08011bb5 	.word	0x08011bb5
 8011b08:	08011bb5 	.word	0x08011bb5
 8011b0c:	08011bb5 	.word	0x08011bb5
 8011b10:	08011bb5 	.word	0x08011bb5
 8011b14:	08011bb5 	.word	0x08011bb5
 8011b18:	08011bb5 	.word	0x08011bb5
 8011b1c:	08011bb5 	.word	0x08011bb5
 8011b20:	08011b95 	.word	0x08011b95
 8011b24:	08011bb5 	.word	0x08011bb5
 8011b28:	08011bb5 	.word	0x08011bb5
 8011b2c:	08011bb5 	.word	0x08011bb5
 8011b30:	08011bb5 	.word	0x08011bb5
 8011b34:	08011bb5 	.word	0x08011bb5
 8011b38:	08011bb5 	.word	0x08011bb5
 8011b3c:	08011bb5 	.word	0x08011bb5
 8011b40:	08011b9d 	.word	0x08011b9d
 8011b44:	08011bb5 	.word	0x08011bb5
 8011b48:	08011bb5 	.word	0x08011bb5
 8011b4c:	08011bb5 	.word	0x08011bb5
 8011b50:	08011bb5 	.word	0x08011bb5
 8011b54:	08011bb5 	.word	0x08011bb5
 8011b58:	08011bb5 	.word	0x08011bb5
 8011b5c:	08011bb5 	.word	0x08011bb5
 8011b60:	08011ba5 	.word	0x08011ba5
 8011b64:	08011bb5 	.word	0x08011bb5
 8011b68:	08011bb5 	.word	0x08011bb5
 8011b6c:	08011bb5 	.word	0x08011bb5
 8011b70:	08011bb5 	.word	0x08011bb5
 8011b74:	08011bb5 	.word	0x08011bb5
 8011b78:	08011bb5 	.word	0x08011bb5
 8011b7c:	08011bb5 	.word	0x08011bb5
 8011b80:	08011bad 	.word	0x08011bad
 8011b84:	2301      	movs	r3, #1
 8011b86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011b8a:	e326      	b.n	80121da <UART_SetConfig+0x7ae>
 8011b8c:	2304      	movs	r3, #4
 8011b8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011b92:	e322      	b.n	80121da <UART_SetConfig+0x7ae>
 8011b94:	2308      	movs	r3, #8
 8011b96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011b9a:	e31e      	b.n	80121da <UART_SetConfig+0x7ae>
 8011b9c:	2310      	movs	r3, #16
 8011b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ba2:	e31a      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ba4:	2320      	movs	r3, #32
 8011ba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011baa:	e316      	b.n	80121da <UART_SetConfig+0x7ae>
 8011bac:	2340      	movs	r3, #64	; 0x40
 8011bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011bb2:	e312      	b.n	80121da <UART_SetConfig+0x7ae>
 8011bb4:	2380      	movs	r3, #128	; 0x80
 8011bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011bba:	e30e      	b.n	80121da <UART_SetConfig+0x7ae>
 8011bbc:	697b      	ldr	r3, [r7, #20]
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	4a69      	ldr	r2, [pc, #420]	; (8011d68 <UART_SetConfig+0x33c>)
 8011bc2:	4293      	cmp	r3, r2
 8011bc4:	d130      	bne.n	8011c28 <UART_SetConfig+0x1fc>
 8011bc6:	4b67      	ldr	r3, [pc, #412]	; (8011d64 <UART_SetConfig+0x338>)
 8011bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011bca:	f003 0307 	and.w	r3, r3, #7
 8011bce:	2b05      	cmp	r3, #5
 8011bd0:	d826      	bhi.n	8011c20 <UART_SetConfig+0x1f4>
 8011bd2:	a201      	add	r2, pc, #4	; (adr r2, 8011bd8 <UART_SetConfig+0x1ac>)
 8011bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bd8:	08011bf1 	.word	0x08011bf1
 8011bdc:	08011bf9 	.word	0x08011bf9
 8011be0:	08011c01 	.word	0x08011c01
 8011be4:	08011c09 	.word	0x08011c09
 8011be8:	08011c11 	.word	0x08011c11
 8011bec:	08011c19 	.word	0x08011c19
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011bf6:	e2f0      	b.n	80121da <UART_SetConfig+0x7ae>
 8011bf8:	2304      	movs	r3, #4
 8011bfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011bfe:	e2ec      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c00:	2308      	movs	r3, #8
 8011c02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c06:	e2e8      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c08:	2310      	movs	r3, #16
 8011c0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c0e:	e2e4      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c10:	2320      	movs	r3, #32
 8011c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c16:	e2e0      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c18:	2340      	movs	r3, #64	; 0x40
 8011c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c1e:	e2dc      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c20:	2380      	movs	r3, #128	; 0x80
 8011c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c26:	e2d8      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c28:	697b      	ldr	r3, [r7, #20]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	4a4f      	ldr	r2, [pc, #316]	; (8011d6c <UART_SetConfig+0x340>)
 8011c2e:	4293      	cmp	r3, r2
 8011c30:	d130      	bne.n	8011c94 <UART_SetConfig+0x268>
 8011c32:	4b4c      	ldr	r3, [pc, #304]	; (8011d64 <UART_SetConfig+0x338>)
 8011c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c36:	f003 0307 	and.w	r3, r3, #7
 8011c3a:	2b05      	cmp	r3, #5
 8011c3c:	d826      	bhi.n	8011c8c <UART_SetConfig+0x260>
 8011c3e:	a201      	add	r2, pc, #4	; (adr r2, 8011c44 <UART_SetConfig+0x218>)
 8011c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c44:	08011c5d 	.word	0x08011c5d
 8011c48:	08011c65 	.word	0x08011c65
 8011c4c:	08011c6d 	.word	0x08011c6d
 8011c50:	08011c75 	.word	0x08011c75
 8011c54:	08011c7d 	.word	0x08011c7d
 8011c58:	08011c85 	.word	0x08011c85
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c62:	e2ba      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c64:	2304      	movs	r3, #4
 8011c66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c6a:	e2b6      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c6c:	2308      	movs	r3, #8
 8011c6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c72:	e2b2      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c74:	2310      	movs	r3, #16
 8011c76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c7a:	e2ae      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c7c:	2320      	movs	r3, #32
 8011c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c82:	e2aa      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c84:	2340      	movs	r3, #64	; 0x40
 8011c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c8a:	e2a6      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c8c:	2380      	movs	r3, #128	; 0x80
 8011c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c92:	e2a2      	b.n	80121da <UART_SetConfig+0x7ae>
 8011c94:	697b      	ldr	r3, [r7, #20]
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	4a35      	ldr	r2, [pc, #212]	; (8011d70 <UART_SetConfig+0x344>)
 8011c9a:	4293      	cmp	r3, r2
 8011c9c:	d130      	bne.n	8011d00 <UART_SetConfig+0x2d4>
 8011c9e:	4b31      	ldr	r3, [pc, #196]	; (8011d64 <UART_SetConfig+0x338>)
 8011ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011ca2:	f003 0307 	and.w	r3, r3, #7
 8011ca6:	2b05      	cmp	r3, #5
 8011ca8:	d826      	bhi.n	8011cf8 <UART_SetConfig+0x2cc>
 8011caa:	a201      	add	r2, pc, #4	; (adr r2, 8011cb0 <UART_SetConfig+0x284>)
 8011cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cb0:	08011cc9 	.word	0x08011cc9
 8011cb4:	08011cd1 	.word	0x08011cd1
 8011cb8:	08011cd9 	.word	0x08011cd9
 8011cbc:	08011ce1 	.word	0x08011ce1
 8011cc0:	08011ce9 	.word	0x08011ce9
 8011cc4:	08011cf1 	.word	0x08011cf1
 8011cc8:	2300      	movs	r3, #0
 8011cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cce:	e284      	b.n	80121da <UART_SetConfig+0x7ae>
 8011cd0:	2304      	movs	r3, #4
 8011cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cd6:	e280      	b.n	80121da <UART_SetConfig+0x7ae>
 8011cd8:	2308      	movs	r3, #8
 8011cda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cde:	e27c      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ce0:	2310      	movs	r3, #16
 8011ce2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ce6:	e278      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ce8:	2320      	movs	r3, #32
 8011cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cee:	e274      	b.n	80121da <UART_SetConfig+0x7ae>
 8011cf0:	2340      	movs	r3, #64	; 0x40
 8011cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cf6:	e270      	b.n	80121da <UART_SetConfig+0x7ae>
 8011cf8:	2380      	movs	r3, #128	; 0x80
 8011cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cfe:	e26c      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d00:	697b      	ldr	r3, [r7, #20]
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	4a1b      	ldr	r2, [pc, #108]	; (8011d74 <UART_SetConfig+0x348>)
 8011d06:	4293      	cmp	r3, r2
 8011d08:	d142      	bne.n	8011d90 <UART_SetConfig+0x364>
 8011d0a:	4b16      	ldr	r3, [pc, #88]	; (8011d64 <UART_SetConfig+0x338>)
 8011d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d0e:	f003 0307 	and.w	r3, r3, #7
 8011d12:	2b05      	cmp	r3, #5
 8011d14:	d838      	bhi.n	8011d88 <UART_SetConfig+0x35c>
 8011d16:	a201      	add	r2, pc, #4	; (adr r2, 8011d1c <UART_SetConfig+0x2f0>)
 8011d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d1c:	08011d35 	.word	0x08011d35
 8011d20:	08011d3d 	.word	0x08011d3d
 8011d24:	08011d45 	.word	0x08011d45
 8011d28:	08011d4d 	.word	0x08011d4d
 8011d2c:	08011d79 	.word	0x08011d79
 8011d30:	08011d81 	.word	0x08011d81
 8011d34:	2300      	movs	r3, #0
 8011d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d3a:	e24e      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d3c:	2304      	movs	r3, #4
 8011d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d42:	e24a      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d44:	2308      	movs	r3, #8
 8011d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d4a:	e246      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d4c:	2310      	movs	r3, #16
 8011d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d52:	e242      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d54:	cfff69f3 	.word	0xcfff69f3
 8011d58:	58000c00 	.word	0x58000c00
 8011d5c:	11fff4ff 	.word	0x11fff4ff
 8011d60:	40011000 	.word	0x40011000
 8011d64:	58024400 	.word	0x58024400
 8011d68:	40004400 	.word	0x40004400
 8011d6c:	40004800 	.word	0x40004800
 8011d70:	40004c00 	.word	0x40004c00
 8011d74:	40005000 	.word	0x40005000
 8011d78:	2320      	movs	r3, #32
 8011d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d7e:	e22c      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d80:	2340      	movs	r3, #64	; 0x40
 8011d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d86:	e228      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d88:	2380      	movs	r3, #128	; 0x80
 8011d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d8e:	e224      	b.n	80121da <UART_SetConfig+0x7ae>
 8011d90:	697b      	ldr	r3, [r7, #20]
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	4ab1      	ldr	r2, [pc, #708]	; (801205c <UART_SetConfig+0x630>)
 8011d96:	4293      	cmp	r3, r2
 8011d98:	d176      	bne.n	8011e88 <UART_SetConfig+0x45c>
 8011d9a:	4bb1      	ldr	r3, [pc, #708]	; (8012060 <UART_SetConfig+0x634>)
 8011d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011da2:	2b28      	cmp	r3, #40	; 0x28
 8011da4:	d86c      	bhi.n	8011e80 <UART_SetConfig+0x454>
 8011da6:	a201      	add	r2, pc, #4	; (adr r2, 8011dac <UART_SetConfig+0x380>)
 8011da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011dac:	08011e51 	.word	0x08011e51
 8011db0:	08011e81 	.word	0x08011e81
 8011db4:	08011e81 	.word	0x08011e81
 8011db8:	08011e81 	.word	0x08011e81
 8011dbc:	08011e81 	.word	0x08011e81
 8011dc0:	08011e81 	.word	0x08011e81
 8011dc4:	08011e81 	.word	0x08011e81
 8011dc8:	08011e81 	.word	0x08011e81
 8011dcc:	08011e59 	.word	0x08011e59
 8011dd0:	08011e81 	.word	0x08011e81
 8011dd4:	08011e81 	.word	0x08011e81
 8011dd8:	08011e81 	.word	0x08011e81
 8011ddc:	08011e81 	.word	0x08011e81
 8011de0:	08011e81 	.word	0x08011e81
 8011de4:	08011e81 	.word	0x08011e81
 8011de8:	08011e81 	.word	0x08011e81
 8011dec:	08011e61 	.word	0x08011e61
 8011df0:	08011e81 	.word	0x08011e81
 8011df4:	08011e81 	.word	0x08011e81
 8011df8:	08011e81 	.word	0x08011e81
 8011dfc:	08011e81 	.word	0x08011e81
 8011e00:	08011e81 	.word	0x08011e81
 8011e04:	08011e81 	.word	0x08011e81
 8011e08:	08011e81 	.word	0x08011e81
 8011e0c:	08011e69 	.word	0x08011e69
 8011e10:	08011e81 	.word	0x08011e81
 8011e14:	08011e81 	.word	0x08011e81
 8011e18:	08011e81 	.word	0x08011e81
 8011e1c:	08011e81 	.word	0x08011e81
 8011e20:	08011e81 	.word	0x08011e81
 8011e24:	08011e81 	.word	0x08011e81
 8011e28:	08011e81 	.word	0x08011e81
 8011e2c:	08011e71 	.word	0x08011e71
 8011e30:	08011e81 	.word	0x08011e81
 8011e34:	08011e81 	.word	0x08011e81
 8011e38:	08011e81 	.word	0x08011e81
 8011e3c:	08011e81 	.word	0x08011e81
 8011e40:	08011e81 	.word	0x08011e81
 8011e44:	08011e81 	.word	0x08011e81
 8011e48:	08011e81 	.word	0x08011e81
 8011e4c:	08011e79 	.word	0x08011e79
 8011e50:	2301      	movs	r3, #1
 8011e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e56:	e1c0      	b.n	80121da <UART_SetConfig+0x7ae>
 8011e58:	2304      	movs	r3, #4
 8011e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e5e:	e1bc      	b.n	80121da <UART_SetConfig+0x7ae>
 8011e60:	2308      	movs	r3, #8
 8011e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e66:	e1b8      	b.n	80121da <UART_SetConfig+0x7ae>
 8011e68:	2310      	movs	r3, #16
 8011e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e6e:	e1b4      	b.n	80121da <UART_SetConfig+0x7ae>
 8011e70:	2320      	movs	r3, #32
 8011e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e76:	e1b0      	b.n	80121da <UART_SetConfig+0x7ae>
 8011e78:	2340      	movs	r3, #64	; 0x40
 8011e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e7e:	e1ac      	b.n	80121da <UART_SetConfig+0x7ae>
 8011e80:	2380      	movs	r3, #128	; 0x80
 8011e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e86:	e1a8      	b.n	80121da <UART_SetConfig+0x7ae>
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	4a75      	ldr	r2, [pc, #468]	; (8012064 <UART_SetConfig+0x638>)
 8011e8e:	4293      	cmp	r3, r2
 8011e90:	d130      	bne.n	8011ef4 <UART_SetConfig+0x4c8>
 8011e92:	4b73      	ldr	r3, [pc, #460]	; (8012060 <UART_SetConfig+0x634>)
 8011e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011e96:	f003 0307 	and.w	r3, r3, #7
 8011e9a:	2b05      	cmp	r3, #5
 8011e9c:	d826      	bhi.n	8011eec <UART_SetConfig+0x4c0>
 8011e9e:	a201      	add	r2, pc, #4	; (adr r2, 8011ea4 <UART_SetConfig+0x478>)
 8011ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ea4:	08011ebd 	.word	0x08011ebd
 8011ea8:	08011ec5 	.word	0x08011ec5
 8011eac:	08011ecd 	.word	0x08011ecd
 8011eb0:	08011ed5 	.word	0x08011ed5
 8011eb4:	08011edd 	.word	0x08011edd
 8011eb8:	08011ee5 	.word	0x08011ee5
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ec2:	e18a      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ec4:	2304      	movs	r3, #4
 8011ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011eca:	e186      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ecc:	2308      	movs	r3, #8
 8011ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ed2:	e182      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ed4:	2310      	movs	r3, #16
 8011ed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011eda:	e17e      	b.n	80121da <UART_SetConfig+0x7ae>
 8011edc:	2320      	movs	r3, #32
 8011ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ee2:	e17a      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ee4:	2340      	movs	r3, #64	; 0x40
 8011ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011eea:	e176      	b.n	80121da <UART_SetConfig+0x7ae>
 8011eec:	2380      	movs	r3, #128	; 0x80
 8011eee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ef2:	e172      	b.n	80121da <UART_SetConfig+0x7ae>
 8011ef4:	697b      	ldr	r3, [r7, #20]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	4a5b      	ldr	r2, [pc, #364]	; (8012068 <UART_SetConfig+0x63c>)
 8011efa:	4293      	cmp	r3, r2
 8011efc:	d130      	bne.n	8011f60 <UART_SetConfig+0x534>
 8011efe:	4b58      	ldr	r3, [pc, #352]	; (8012060 <UART_SetConfig+0x634>)
 8011f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f02:	f003 0307 	and.w	r3, r3, #7
 8011f06:	2b05      	cmp	r3, #5
 8011f08:	d826      	bhi.n	8011f58 <UART_SetConfig+0x52c>
 8011f0a:	a201      	add	r2, pc, #4	; (adr r2, 8011f10 <UART_SetConfig+0x4e4>)
 8011f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f10:	08011f29 	.word	0x08011f29
 8011f14:	08011f31 	.word	0x08011f31
 8011f18:	08011f39 	.word	0x08011f39
 8011f1c:	08011f41 	.word	0x08011f41
 8011f20:	08011f49 	.word	0x08011f49
 8011f24:	08011f51 	.word	0x08011f51
 8011f28:	2300      	movs	r3, #0
 8011f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f2e:	e154      	b.n	80121da <UART_SetConfig+0x7ae>
 8011f30:	2304      	movs	r3, #4
 8011f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f36:	e150      	b.n	80121da <UART_SetConfig+0x7ae>
 8011f38:	2308      	movs	r3, #8
 8011f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f3e:	e14c      	b.n	80121da <UART_SetConfig+0x7ae>
 8011f40:	2310      	movs	r3, #16
 8011f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f46:	e148      	b.n	80121da <UART_SetConfig+0x7ae>
 8011f48:	2320      	movs	r3, #32
 8011f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f4e:	e144      	b.n	80121da <UART_SetConfig+0x7ae>
 8011f50:	2340      	movs	r3, #64	; 0x40
 8011f52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f56:	e140      	b.n	80121da <UART_SetConfig+0x7ae>
 8011f58:	2380      	movs	r3, #128	; 0x80
 8011f5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f5e:	e13c      	b.n	80121da <UART_SetConfig+0x7ae>
 8011f60:	697b      	ldr	r3, [r7, #20]
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	4a41      	ldr	r2, [pc, #260]	; (801206c <UART_SetConfig+0x640>)
 8011f66:	4293      	cmp	r3, r2
 8011f68:	f040 8082 	bne.w	8012070 <UART_SetConfig+0x644>
 8011f6c:	4b3c      	ldr	r3, [pc, #240]	; (8012060 <UART_SetConfig+0x634>)
 8011f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011f74:	2b28      	cmp	r3, #40	; 0x28
 8011f76:	d86d      	bhi.n	8012054 <UART_SetConfig+0x628>
 8011f78:	a201      	add	r2, pc, #4	; (adr r2, 8011f80 <UART_SetConfig+0x554>)
 8011f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f7e:	bf00      	nop
 8011f80:	08012025 	.word	0x08012025
 8011f84:	08012055 	.word	0x08012055
 8011f88:	08012055 	.word	0x08012055
 8011f8c:	08012055 	.word	0x08012055
 8011f90:	08012055 	.word	0x08012055
 8011f94:	08012055 	.word	0x08012055
 8011f98:	08012055 	.word	0x08012055
 8011f9c:	08012055 	.word	0x08012055
 8011fa0:	0801202d 	.word	0x0801202d
 8011fa4:	08012055 	.word	0x08012055
 8011fa8:	08012055 	.word	0x08012055
 8011fac:	08012055 	.word	0x08012055
 8011fb0:	08012055 	.word	0x08012055
 8011fb4:	08012055 	.word	0x08012055
 8011fb8:	08012055 	.word	0x08012055
 8011fbc:	08012055 	.word	0x08012055
 8011fc0:	08012035 	.word	0x08012035
 8011fc4:	08012055 	.word	0x08012055
 8011fc8:	08012055 	.word	0x08012055
 8011fcc:	08012055 	.word	0x08012055
 8011fd0:	08012055 	.word	0x08012055
 8011fd4:	08012055 	.word	0x08012055
 8011fd8:	08012055 	.word	0x08012055
 8011fdc:	08012055 	.word	0x08012055
 8011fe0:	0801203d 	.word	0x0801203d
 8011fe4:	08012055 	.word	0x08012055
 8011fe8:	08012055 	.word	0x08012055
 8011fec:	08012055 	.word	0x08012055
 8011ff0:	08012055 	.word	0x08012055
 8011ff4:	08012055 	.word	0x08012055
 8011ff8:	08012055 	.word	0x08012055
 8011ffc:	08012055 	.word	0x08012055
 8012000:	08012045 	.word	0x08012045
 8012004:	08012055 	.word	0x08012055
 8012008:	08012055 	.word	0x08012055
 801200c:	08012055 	.word	0x08012055
 8012010:	08012055 	.word	0x08012055
 8012014:	08012055 	.word	0x08012055
 8012018:	08012055 	.word	0x08012055
 801201c:	08012055 	.word	0x08012055
 8012020:	0801204d 	.word	0x0801204d
 8012024:	2301      	movs	r3, #1
 8012026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801202a:	e0d6      	b.n	80121da <UART_SetConfig+0x7ae>
 801202c:	2304      	movs	r3, #4
 801202e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012032:	e0d2      	b.n	80121da <UART_SetConfig+0x7ae>
 8012034:	2308      	movs	r3, #8
 8012036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801203a:	e0ce      	b.n	80121da <UART_SetConfig+0x7ae>
 801203c:	2310      	movs	r3, #16
 801203e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012042:	e0ca      	b.n	80121da <UART_SetConfig+0x7ae>
 8012044:	2320      	movs	r3, #32
 8012046:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801204a:	e0c6      	b.n	80121da <UART_SetConfig+0x7ae>
 801204c:	2340      	movs	r3, #64	; 0x40
 801204e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012052:	e0c2      	b.n	80121da <UART_SetConfig+0x7ae>
 8012054:	2380      	movs	r3, #128	; 0x80
 8012056:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801205a:	e0be      	b.n	80121da <UART_SetConfig+0x7ae>
 801205c:	40011400 	.word	0x40011400
 8012060:	58024400 	.word	0x58024400
 8012064:	40007800 	.word	0x40007800
 8012068:	40007c00 	.word	0x40007c00
 801206c:	40011800 	.word	0x40011800
 8012070:	697b      	ldr	r3, [r7, #20]
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	4aad      	ldr	r2, [pc, #692]	; (801232c <UART_SetConfig+0x900>)
 8012076:	4293      	cmp	r3, r2
 8012078:	d176      	bne.n	8012168 <UART_SetConfig+0x73c>
 801207a:	4bad      	ldr	r3, [pc, #692]	; (8012330 <UART_SetConfig+0x904>)
 801207c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801207e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8012082:	2b28      	cmp	r3, #40	; 0x28
 8012084:	d86c      	bhi.n	8012160 <UART_SetConfig+0x734>
 8012086:	a201      	add	r2, pc, #4	; (adr r2, 801208c <UART_SetConfig+0x660>)
 8012088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801208c:	08012131 	.word	0x08012131
 8012090:	08012161 	.word	0x08012161
 8012094:	08012161 	.word	0x08012161
 8012098:	08012161 	.word	0x08012161
 801209c:	08012161 	.word	0x08012161
 80120a0:	08012161 	.word	0x08012161
 80120a4:	08012161 	.word	0x08012161
 80120a8:	08012161 	.word	0x08012161
 80120ac:	08012139 	.word	0x08012139
 80120b0:	08012161 	.word	0x08012161
 80120b4:	08012161 	.word	0x08012161
 80120b8:	08012161 	.word	0x08012161
 80120bc:	08012161 	.word	0x08012161
 80120c0:	08012161 	.word	0x08012161
 80120c4:	08012161 	.word	0x08012161
 80120c8:	08012161 	.word	0x08012161
 80120cc:	08012141 	.word	0x08012141
 80120d0:	08012161 	.word	0x08012161
 80120d4:	08012161 	.word	0x08012161
 80120d8:	08012161 	.word	0x08012161
 80120dc:	08012161 	.word	0x08012161
 80120e0:	08012161 	.word	0x08012161
 80120e4:	08012161 	.word	0x08012161
 80120e8:	08012161 	.word	0x08012161
 80120ec:	08012149 	.word	0x08012149
 80120f0:	08012161 	.word	0x08012161
 80120f4:	08012161 	.word	0x08012161
 80120f8:	08012161 	.word	0x08012161
 80120fc:	08012161 	.word	0x08012161
 8012100:	08012161 	.word	0x08012161
 8012104:	08012161 	.word	0x08012161
 8012108:	08012161 	.word	0x08012161
 801210c:	08012151 	.word	0x08012151
 8012110:	08012161 	.word	0x08012161
 8012114:	08012161 	.word	0x08012161
 8012118:	08012161 	.word	0x08012161
 801211c:	08012161 	.word	0x08012161
 8012120:	08012161 	.word	0x08012161
 8012124:	08012161 	.word	0x08012161
 8012128:	08012161 	.word	0x08012161
 801212c:	08012159 	.word	0x08012159
 8012130:	2301      	movs	r3, #1
 8012132:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012136:	e050      	b.n	80121da <UART_SetConfig+0x7ae>
 8012138:	2304      	movs	r3, #4
 801213a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801213e:	e04c      	b.n	80121da <UART_SetConfig+0x7ae>
 8012140:	2308      	movs	r3, #8
 8012142:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012146:	e048      	b.n	80121da <UART_SetConfig+0x7ae>
 8012148:	2310      	movs	r3, #16
 801214a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801214e:	e044      	b.n	80121da <UART_SetConfig+0x7ae>
 8012150:	2320      	movs	r3, #32
 8012152:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012156:	e040      	b.n	80121da <UART_SetConfig+0x7ae>
 8012158:	2340      	movs	r3, #64	; 0x40
 801215a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801215e:	e03c      	b.n	80121da <UART_SetConfig+0x7ae>
 8012160:	2380      	movs	r3, #128	; 0x80
 8012162:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012166:	e038      	b.n	80121da <UART_SetConfig+0x7ae>
 8012168:	697b      	ldr	r3, [r7, #20]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	4a71      	ldr	r2, [pc, #452]	; (8012334 <UART_SetConfig+0x908>)
 801216e:	4293      	cmp	r3, r2
 8012170:	d130      	bne.n	80121d4 <UART_SetConfig+0x7a8>
 8012172:	4b6f      	ldr	r3, [pc, #444]	; (8012330 <UART_SetConfig+0x904>)
 8012174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012176:	f003 0307 	and.w	r3, r3, #7
 801217a:	2b05      	cmp	r3, #5
 801217c:	d826      	bhi.n	80121cc <UART_SetConfig+0x7a0>
 801217e:	a201      	add	r2, pc, #4	; (adr r2, 8012184 <UART_SetConfig+0x758>)
 8012180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012184:	0801219d 	.word	0x0801219d
 8012188:	080121a5 	.word	0x080121a5
 801218c:	080121ad 	.word	0x080121ad
 8012190:	080121b5 	.word	0x080121b5
 8012194:	080121bd 	.word	0x080121bd
 8012198:	080121c5 	.word	0x080121c5
 801219c:	2302      	movs	r3, #2
 801219e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121a2:	e01a      	b.n	80121da <UART_SetConfig+0x7ae>
 80121a4:	2304      	movs	r3, #4
 80121a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121aa:	e016      	b.n	80121da <UART_SetConfig+0x7ae>
 80121ac:	2308      	movs	r3, #8
 80121ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121b2:	e012      	b.n	80121da <UART_SetConfig+0x7ae>
 80121b4:	2310      	movs	r3, #16
 80121b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121ba:	e00e      	b.n	80121da <UART_SetConfig+0x7ae>
 80121bc:	2320      	movs	r3, #32
 80121be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121c2:	e00a      	b.n	80121da <UART_SetConfig+0x7ae>
 80121c4:	2340      	movs	r3, #64	; 0x40
 80121c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121ca:	e006      	b.n	80121da <UART_SetConfig+0x7ae>
 80121cc:	2380      	movs	r3, #128	; 0x80
 80121ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121d2:	e002      	b.n	80121da <UART_SetConfig+0x7ae>
 80121d4:	2380      	movs	r3, #128	; 0x80
 80121d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80121da:	697b      	ldr	r3, [r7, #20]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	4a55      	ldr	r2, [pc, #340]	; (8012334 <UART_SetConfig+0x908>)
 80121e0:	4293      	cmp	r3, r2
 80121e2:	f040 80f8 	bne.w	80123d6 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80121e6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80121ea:	2b20      	cmp	r3, #32
 80121ec:	dc46      	bgt.n	801227c <UART_SetConfig+0x850>
 80121ee:	2b02      	cmp	r3, #2
 80121f0:	db75      	blt.n	80122de <UART_SetConfig+0x8b2>
 80121f2:	3b02      	subs	r3, #2
 80121f4:	2b1e      	cmp	r3, #30
 80121f6:	d872      	bhi.n	80122de <UART_SetConfig+0x8b2>
 80121f8:	a201      	add	r2, pc, #4	; (adr r2, 8012200 <UART_SetConfig+0x7d4>)
 80121fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121fe:	bf00      	nop
 8012200:	08012283 	.word	0x08012283
 8012204:	080122df 	.word	0x080122df
 8012208:	0801228b 	.word	0x0801228b
 801220c:	080122df 	.word	0x080122df
 8012210:	080122df 	.word	0x080122df
 8012214:	080122df 	.word	0x080122df
 8012218:	0801229b 	.word	0x0801229b
 801221c:	080122df 	.word	0x080122df
 8012220:	080122df 	.word	0x080122df
 8012224:	080122df 	.word	0x080122df
 8012228:	080122df 	.word	0x080122df
 801222c:	080122df 	.word	0x080122df
 8012230:	080122df 	.word	0x080122df
 8012234:	080122df 	.word	0x080122df
 8012238:	080122ab 	.word	0x080122ab
 801223c:	080122df 	.word	0x080122df
 8012240:	080122df 	.word	0x080122df
 8012244:	080122df 	.word	0x080122df
 8012248:	080122df 	.word	0x080122df
 801224c:	080122df 	.word	0x080122df
 8012250:	080122df 	.word	0x080122df
 8012254:	080122df 	.word	0x080122df
 8012258:	080122df 	.word	0x080122df
 801225c:	080122df 	.word	0x080122df
 8012260:	080122df 	.word	0x080122df
 8012264:	080122df 	.word	0x080122df
 8012268:	080122df 	.word	0x080122df
 801226c:	080122df 	.word	0x080122df
 8012270:	080122df 	.word	0x080122df
 8012274:	080122df 	.word	0x080122df
 8012278:	080122d1 	.word	0x080122d1
 801227c:	2b40      	cmp	r3, #64	; 0x40
 801227e:	d02a      	beq.n	80122d6 <UART_SetConfig+0x8aa>
 8012280:	e02d      	b.n	80122de <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012282:	f7fb f987 	bl	800d594 <HAL_RCCEx_GetD3PCLK1Freq>
 8012286:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012288:	e02f      	b.n	80122ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801228a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801228e:	4618      	mov	r0, r3
 8012290:	f7fb f996 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012296:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012298:	e027      	b.n	80122ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801229a:	f107 0318 	add.w	r3, r7, #24
 801229e:	4618      	mov	r0, r3
 80122a0:	f7fb fae2 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80122a4:	69fb      	ldr	r3, [r7, #28]
 80122a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80122a8:	e01f      	b.n	80122ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80122aa:	4b21      	ldr	r3, [pc, #132]	; (8012330 <UART_SetConfig+0x904>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	f003 0320 	and.w	r3, r3, #32
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d009      	beq.n	80122ca <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80122b6:	4b1e      	ldr	r3, [pc, #120]	; (8012330 <UART_SetConfig+0x904>)
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	08db      	lsrs	r3, r3, #3
 80122bc:	f003 0303 	and.w	r3, r3, #3
 80122c0:	4a1d      	ldr	r2, [pc, #116]	; (8012338 <UART_SetConfig+0x90c>)
 80122c2:	fa22 f303 	lsr.w	r3, r2, r3
 80122c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80122c8:	e00f      	b.n	80122ea <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80122ca:	4b1b      	ldr	r3, [pc, #108]	; (8012338 <UART_SetConfig+0x90c>)
 80122cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80122ce:	e00c      	b.n	80122ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80122d0:	4b1a      	ldr	r3, [pc, #104]	; (801233c <UART_SetConfig+0x910>)
 80122d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80122d4:	e009      	b.n	80122ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80122d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80122da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80122dc:	e005      	b.n	80122ea <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80122de:	2300      	movs	r3, #0
 80122e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80122e2:	2301      	movs	r3, #1
 80122e4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80122e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80122ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	f000 81ee 	beq.w	80126ce <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80122f2:	697b      	ldr	r3, [r7, #20]
 80122f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80122f6:	4a12      	ldr	r2, [pc, #72]	; (8012340 <UART_SetConfig+0x914>)
 80122f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80122fc:	461a      	mov	r2, r3
 80122fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012300:	fbb3 f3f2 	udiv	r3, r3, r2
 8012304:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012306:	697b      	ldr	r3, [r7, #20]
 8012308:	685a      	ldr	r2, [r3, #4]
 801230a:	4613      	mov	r3, r2
 801230c:	005b      	lsls	r3, r3, #1
 801230e:	4413      	add	r3, r2
 8012310:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012312:	429a      	cmp	r2, r3
 8012314:	d305      	bcc.n	8012322 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8012316:	697b      	ldr	r3, [r7, #20]
 8012318:	685b      	ldr	r3, [r3, #4]
 801231a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801231c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801231e:	429a      	cmp	r2, r3
 8012320:	d910      	bls.n	8012344 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8012322:	2301      	movs	r3, #1
 8012324:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8012328:	e1d1      	b.n	80126ce <UART_SetConfig+0xca2>
 801232a:	bf00      	nop
 801232c:	40011c00 	.word	0x40011c00
 8012330:	58024400 	.word	0x58024400
 8012334:	58000c00 	.word	0x58000c00
 8012338:	03d09000 	.word	0x03d09000
 801233c:	003d0900 	.word	0x003d0900
 8012340:	0801c804 	.word	0x0801c804
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012346:	2200      	movs	r2, #0
 8012348:	60bb      	str	r3, [r7, #8]
 801234a:	60fa      	str	r2, [r7, #12]
 801234c:	697b      	ldr	r3, [r7, #20]
 801234e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012350:	4ac0      	ldr	r2, [pc, #768]	; (8012654 <UART_SetConfig+0xc28>)
 8012352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012356:	b29b      	uxth	r3, r3
 8012358:	2200      	movs	r2, #0
 801235a:	603b      	str	r3, [r7, #0]
 801235c:	607a      	str	r2, [r7, #4]
 801235e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012362:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8012366:	f7ee f9f7 	bl	8000758 <__aeabi_uldivmod>
 801236a:	4602      	mov	r2, r0
 801236c:	460b      	mov	r3, r1
 801236e:	4610      	mov	r0, r2
 8012370:	4619      	mov	r1, r3
 8012372:	f04f 0200 	mov.w	r2, #0
 8012376:	f04f 0300 	mov.w	r3, #0
 801237a:	020b      	lsls	r3, r1, #8
 801237c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8012380:	0202      	lsls	r2, r0, #8
 8012382:	6979      	ldr	r1, [r7, #20]
 8012384:	6849      	ldr	r1, [r1, #4]
 8012386:	0849      	lsrs	r1, r1, #1
 8012388:	2000      	movs	r0, #0
 801238a:	460c      	mov	r4, r1
 801238c:	4605      	mov	r5, r0
 801238e:	eb12 0804 	adds.w	r8, r2, r4
 8012392:	eb43 0905 	adc.w	r9, r3, r5
 8012396:	697b      	ldr	r3, [r7, #20]
 8012398:	685b      	ldr	r3, [r3, #4]
 801239a:	2200      	movs	r2, #0
 801239c:	469a      	mov	sl, r3
 801239e:	4693      	mov	fp, r2
 80123a0:	4652      	mov	r2, sl
 80123a2:	465b      	mov	r3, fp
 80123a4:	4640      	mov	r0, r8
 80123a6:	4649      	mov	r1, r9
 80123a8:	f7ee f9d6 	bl	8000758 <__aeabi_uldivmod>
 80123ac:	4602      	mov	r2, r0
 80123ae:	460b      	mov	r3, r1
 80123b0:	4613      	mov	r3, r2
 80123b2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80123b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80123ba:	d308      	bcc.n	80123ce <UART_SetConfig+0x9a2>
 80123bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80123c2:	d204      	bcs.n	80123ce <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80123c4:	697b      	ldr	r3, [r7, #20]
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80123ca:	60da      	str	r2, [r3, #12]
 80123cc:	e17f      	b.n	80126ce <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80123ce:	2301      	movs	r3, #1
 80123d0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80123d4:	e17b      	b.n	80126ce <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80123d6:	697b      	ldr	r3, [r7, #20]
 80123d8:	69db      	ldr	r3, [r3, #28]
 80123da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80123de:	f040 80bd 	bne.w	801255c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80123e2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80123e6:	2b20      	cmp	r3, #32
 80123e8:	dc48      	bgt.n	801247c <UART_SetConfig+0xa50>
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	db7b      	blt.n	80124e6 <UART_SetConfig+0xaba>
 80123ee:	2b20      	cmp	r3, #32
 80123f0:	d879      	bhi.n	80124e6 <UART_SetConfig+0xaba>
 80123f2:	a201      	add	r2, pc, #4	; (adr r2, 80123f8 <UART_SetConfig+0x9cc>)
 80123f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123f8:	08012483 	.word	0x08012483
 80123fc:	0801248b 	.word	0x0801248b
 8012400:	080124e7 	.word	0x080124e7
 8012404:	080124e7 	.word	0x080124e7
 8012408:	08012493 	.word	0x08012493
 801240c:	080124e7 	.word	0x080124e7
 8012410:	080124e7 	.word	0x080124e7
 8012414:	080124e7 	.word	0x080124e7
 8012418:	080124a3 	.word	0x080124a3
 801241c:	080124e7 	.word	0x080124e7
 8012420:	080124e7 	.word	0x080124e7
 8012424:	080124e7 	.word	0x080124e7
 8012428:	080124e7 	.word	0x080124e7
 801242c:	080124e7 	.word	0x080124e7
 8012430:	080124e7 	.word	0x080124e7
 8012434:	080124e7 	.word	0x080124e7
 8012438:	080124b3 	.word	0x080124b3
 801243c:	080124e7 	.word	0x080124e7
 8012440:	080124e7 	.word	0x080124e7
 8012444:	080124e7 	.word	0x080124e7
 8012448:	080124e7 	.word	0x080124e7
 801244c:	080124e7 	.word	0x080124e7
 8012450:	080124e7 	.word	0x080124e7
 8012454:	080124e7 	.word	0x080124e7
 8012458:	080124e7 	.word	0x080124e7
 801245c:	080124e7 	.word	0x080124e7
 8012460:	080124e7 	.word	0x080124e7
 8012464:	080124e7 	.word	0x080124e7
 8012468:	080124e7 	.word	0x080124e7
 801246c:	080124e7 	.word	0x080124e7
 8012470:	080124e7 	.word	0x080124e7
 8012474:	080124e7 	.word	0x080124e7
 8012478:	080124d9 	.word	0x080124d9
 801247c:	2b40      	cmp	r3, #64	; 0x40
 801247e:	d02e      	beq.n	80124de <UART_SetConfig+0xab2>
 8012480:	e031      	b.n	80124e6 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012482:	f7f9 f9e9 	bl	800b858 <HAL_RCC_GetPCLK1Freq>
 8012486:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012488:	e033      	b.n	80124f2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801248a:	f7f9 f9fb 	bl	800b884 <HAL_RCC_GetPCLK2Freq>
 801248e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012490:	e02f      	b.n	80124f2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012492:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012496:	4618      	mov	r0, r3
 8012498:	f7fb f892 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801249c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801249e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80124a0:	e027      	b.n	80124f2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80124a2:	f107 0318 	add.w	r3, r7, #24
 80124a6:	4618      	mov	r0, r3
 80124a8:	f7fb f9de 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80124ac:	69fb      	ldr	r3, [r7, #28]
 80124ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80124b0:	e01f      	b.n	80124f2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80124b2:	4b69      	ldr	r3, [pc, #420]	; (8012658 <UART_SetConfig+0xc2c>)
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	f003 0320 	and.w	r3, r3, #32
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d009      	beq.n	80124d2 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80124be:	4b66      	ldr	r3, [pc, #408]	; (8012658 <UART_SetConfig+0xc2c>)
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	08db      	lsrs	r3, r3, #3
 80124c4:	f003 0303 	and.w	r3, r3, #3
 80124c8:	4a64      	ldr	r2, [pc, #400]	; (801265c <UART_SetConfig+0xc30>)
 80124ca:	fa22 f303 	lsr.w	r3, r2, r3
 80124ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80124d0:	e00f      	b.n	80124f2 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80124d2:	4b62      	ldr	r3, [pc, #392]	; (801265c <UART_SetConfig+0xc30>)
 80124d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80124d6:	e00c      	b.n	80124f2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80124d8:	4b61      	ldr	r3, [pc, #388]	; (8012660 <UART_SetConfig+0xc34>)
 80124da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80124dc:	e009      	b.n	80124f2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80124de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80124e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80124e4:	e005      	b.n	80124f2 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80124e6:	2300      	movs	r3, #0
 80124e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80124ea:	2301      	movs	r3, #1
 80124ec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80124f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80124f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	f000 80ea 	beq.w	80126ce <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80124fa:	697b      	ldr	r3, [r7, #20]
 80124fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80124fe:	4a55      	ldr	r2, [pc, #340]	; (8012654 <UART_SetConfig+0xc28>)
 8012500:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012504:	461a      	mov	r2, r3
 8012506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012508:	fbb3 f3f2 	udiv	r3, r3, r2
 801250c:	005a      	lsls	r2, r3, #1
 801250e:	697b      	ldr	r3, [r7, #20]
 8012510:	685b      	ldr	r3, [r3, #4]
 8012512:	085b      	lsrs	r3, r3, #1
 8012514:	441a      	add	r2, r3
 8012516:	697b      	ldr	r3, [r7, #20]
 8012518:	685b      	ldr	r3, [r3, #4]
 801251a:	fbb2 f3f3 	udiv	r3, r2, r3
 801251e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012522:	2b0f      	cmp	r3, #15
 8012524:	d916      	bls.n	8012554 <UART_SetConfig+0xb28>
 8012526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801252c:	d212      	bcs.n	8012554 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801252e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012530:	b29b      	uxth	r3, r3
 8012532:	f023 030f 	bic.w	r3, r3, #15
 8012536:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801253a:	085b      	lsrs	r3, r3, #1
 801253c:	b29b      	uxth	r3, r3
 801253e:	f003 0307 	and.w	r3, r3, #7
 8012542:	b29a      	uxth	r2, r3
 8012544:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012546:	4313      	orrs	r3, r2
 8012548:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 801254a:	697b      	ldr	r3, [r7, #20]
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012550:	60da      	str	r2, [r3, #12]
 8012552:	e0bc      	b.n	80126ce <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8012554:	2301      	movs	r3, #1
 8012556:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801255a:	e0b8      	b.n	80126ce <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 801255c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012560:	2b20      	cmp	r3, #32
 8012562:	dc4b      	bgt.n	80125fc <UART_SetConfig+0xbd0>
 8012564:	2b00      	cmp	r3, #0
 8012566:	f2c0 8087 	blt.w	8012678 <UART_SetConfig+0xc4c>
 801256a:	2b20      	cmp	r3, #32
 801256c:	f200 8084 	bhi.w	8012678 <UART_SetConfig+0xc4c>
 8012570:	a201      	add	r2, pc, #4	; (adr r2, 8012578 <UART_SetConfig+0xb4c>)
 8012572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012576:	bf00      	nop
 8012578:	08012603 	.word	0x08012603
 801257c:	0801260b 	.word	0x0801260b
 8012580:	08012679 	.word	0x08012679
 8012584:	08012679 	.word	0x08012679
 8012588:	08012613 	.word	0x08012613
 801258c:	08012679 	.word	0x08012679
 8012590:	08012679 	.word	0x08012679
 8012594:	08012679 	.word	0x08012679
 8012598:	08012623 	.word	0x08012623
 801259c:	08012679 	.word	0x08012679
 80125a0:	08012679 	.word	0x08012679
 80125a4:	08012679 	.word	0x08012679
 80125a8:	08012679 	.word	0x08012679
 80125ac:	08012679 	.word	0x08012679
 80125b0:	08012679 	.word	0x08012679
 80125b4:	08012679 	.word	0x08012679
 80125b8:	08012633 	.word	0x08012633
 80125bc:	08012679 	.word	0x08012679
 80125c0:	08012679 	.word	0x08012679
 80125c4:	08012679 	.word	0x08012679
 80125c8:	08012679 	.word	0x08012679
 80125cc:	08012679 	.word	0x08012679
 80125d0:	08012679 	.word	0x08012679
 80125d4:	08012679 	.word	0x08012679
 80125d8:	08012679 	.word	0x08012679
 80125dc:	08012679 	.word	0x08012679
 80125e0:	08012679 	.word	0x08012679
 80125e4:	08012679 	.word	0x08012679
 80125e8:	08012679 	.word	0x08012679
 80125ec:	08012679 	.word	0x08012679
 80125f0:	08012679 	.word	0x08012679
 80125f4:	08012679 	.word	0x08012679
 80125f8:	0801266b 	.word	0x0801266b
 80125fc:	2b40      	cmp	r3, #64	; 0x40
 80125fe:	d037      	beq.n	8012670 <UART_SetConfig+0xc44>
 8012600:	e03a      	b.n	8012678 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012602:	f7f9 f929 	bl	800b858 <HAL_RCC_GetPCLK1Freq>
 8012606:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012608:	e03c      	b.n	8012684 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801260a:	f7f9 f93b 	bl	800b884 <HAL_RCC_GetPCLK2Freq>
 801260e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012610:	e038      	b.n	8012684 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012616:	4618      	mov	r0, r3
 8012618:	f7fa ffd2 	bl	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801261c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801261e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012620:	e030      	b.n	8012684 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012622:	f107 0318 	add.w	r3, r7, #24
 8012626:	4618      	mov	r0, r3
 8012628:	f7fb f91e 	bl	800d868 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801262c:	69fb      	ldr	r3, [r7, #28]
 801262e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012630:	e028      	b.n	8012684 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012632:	4b09      	ldr	r3, [pc, #36]	; (8012658 <UART_SetConfig+0xc2c>)
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	f003 0320 	and.w	r3, r3, #32
 801263a:	2b00      	cmp	r3, #0
 801263c:	d012      	beq.n	8012664 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801263e:	4b06      	ldr	r3, [pc, #24]	; (8012658 <UART_SetConfig+0xc2c>)
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	08db      	lsrs	r3, r3, #3
 8012644:	f003 0303 	and.w	r3, r3, #3
 8012648:	4a04      	ldr	r2, [pc, #16]	; (801265c <UART_SetConfig+0xc30>)
 801264a:	fa22 f303 	lsr.w	r3, r2, r3
 801264e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012650:	e018      	b.n	8012684 <UART_SetConfig+0xc58>
 8012652:	bf00      	nop
 8012654:	0801c804 	.word	0x0801c804
 8012658:	58024400 	.word	0x58024400
 801265c:	03d09000 	.word	0x03d09000
 8012660:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8012664:	4b24      	ldr	r3, [pc, #144]	; (80126f8 <UART_SetConfig+0xccc>)
 8012666:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012668:	e00c      	b.n	8012684 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801266a:	4b24      	ldr	r3, [pc, #144]	; (80126fc <UART_SetConfig+0xcd0>)
 801266c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801266e:	e009      	b.n	8012684 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012670:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012674:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012676:	e005      	b.n	8012684 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8012678:	2300      	movs	r3, #0
 801267a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801267c:	2301      	movs	r3, #1
 801267e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8012682:	bf00      	nop
    }

    if (pclk != 0U)
 8012684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012686:	2b00      	cmp	r3, #0
 8012688:	d021      	beq.n	80126ce <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801268a:	697b      	ldr	r3, [r7, #20]
 801268c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801268e:	4a1c      	ldr	r2, [pc, #112]	; (8012700 <UART_SetConfig+0xcd4>)
 8012690:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012694:	461a      	mov	r2, r3
 8012696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012698:	fbb3 f2f2 	udiv	r2, r3, r2
 801269c:	697b      	ldr	r3, [r7, #20]
 801269e:	685b      	ldr	r3, [r3, #4]
 80126a0:	085b      	lsrs	r3, r3, #1
 80126a2:	441a      	add	r2, r3
 80126a4:	697b      	ldr	r3, [r7, #20]
 80126a6:	685b      	ldr	r3, [r3, #4]
 80126a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80126ac:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80126ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126b0:	2b0f      	cmp	r3, #15
 80126b2:	d909      	bls.n	80126c8 <UART_SetConfig+0xc9c>
 80126b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80126ba:	d205      	bcs.n	80126c8 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80126bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80126be:	b29a      	uxth	r2, r3
 80126c0:	697b      	ldr	r3, [r7, #20]
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	60da      	str	r2, [r3, #12]
 80126c6:	e002      	b.n	80126ce <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80126c8:	2301      	movs	r3, #1
 80126ca:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80126ce:	697b      	ldr	r3, [r7, #20]
 80126d0:	2201      	movs	r2, #1
 80126d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80126d6:	697b      	ldr	r3, [r7, #20]
 80126d8:	2201      	movs	r2, #1
 80126da:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80126de:	697b      	ldr	r3, [r7, #20]
 80126e0:	2200      	movs	r2, #0
 80126e2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80126e4:	697b      	ldr	r3, [r7, #20]
 80126e6:	2200      	movs	r2, #0
 80126e8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80126ea:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80126ee:	4618      	mov	r0, r3
 80126f0:	3748      	adds	r7, #72	; 0x48
 80126f2:	46bd      	mov	sp, r7
 80126f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80126f8:	03d09000 	.word	0x03d09000
 80126fc:	003d0900 	.word	0x003d0900
 8012700:	0801c804 	.word	0x0801c804

08012704 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012704:	b480      	push	{r7}
 8012706:	b083      	sub	sp, #12
 8012708:	af00      	add	r7, sp, #0
 801270a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012710:	f003 0301 	and.w	r3, r3, #1
 8012714:	2b00      	cmp	r3, #0
 8012716:	d00a      	beq.n	801272e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	685b      	ldr	r3, [r3, #4]
 801271e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	430a      	orrs	r2, r1
 801272c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012732:	f003 0302 	and.w	r3, r3, #2
 8012736:	2b00      	cmp	r3, #0
 8012738:	d00a      	beq.n	8012750 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	685b      	ldr	r3, [r3, #4]
 8012740:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	430a      	orrs	r2, r1
 801274e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012754:	f003 0304 	and.w	r3, r3, #4
 8012758:	2b00      	cmp	r3, #0
 801275a:	d00a      	beq.n	8012772 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	685b      	ldr	r3, [r3, #4]
 8012762:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	430a      	orrs	r2, r1
 8012770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012776:	f003 0308 	and.w	r3, r3, #8
 801277a:	2b00      	cmp	r3, #0
 801277c:	d00a      	beq.n	8012794 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	685b      	ldr	r3, [r3, #4]
 8012784:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	430a      	orrs	r2, r1
 8012792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012798:	f003 0310 	and.w	r3, r3, #16
 801279c:	2b00      	cmp	r3, #0
 801279e:	d00a      	beq.n	80127b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	689b      	ldr	r3, [r3, #8]
 80127a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	430a      	orrs	r2, r1
 80127b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80127ba:	f003 0320 	and.w	r3, r3, #32
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d00a      	beq.n	80127d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	689b      	ldr	r3, [r3, #8]
 80127c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	430a      	orrs	r2, r1
 80127d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80127dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d01a      	beq.n	801281a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	681b      	ldr	r3, [r3, #0]
 80127e8:	685b      	ldr	r3, [r3, #4]
 80127ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	430a      	orrs	r2, r1
 80127f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80127fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012802:	d10a      	bne.n	801281a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	685b      	ldr	r3, [r3, #4]
 801280a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	430a      	orrs	r2, r1
 8012818:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801281e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012822:	2b00      	cmp	r3, #0
 8012824:	d00a      	beq.n	801283c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	685b      	ldr	r3, [r3, #4]
 801282c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	430a      	orrs	r2, r1
 801283a:	605a      	str	r2, [r3, #4]
  }
}
 801283c:	bf00      	nop
 801283e:	370c      	adds	r7, #12
 8012840:	46bd      	mov	sp, r7
 8012842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012846:	4770      	bx	lr

08012848 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012848:	b580      	push	{r7, lr}
 801284a:	b098      	sub	sp, #96	; 0x60
 801284c:	af02      	add	r7, sp, #8
 801284e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	2200      	movs	r2, #0
 8012854:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012858:	f7f1 fd32 	bl	80042c0 <HAL_GetTick>
 801285c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	681b      	ldr	r3, [r3, #0]
 8012864:	f003 0308 	and.w	r3, r3, #8
 8012868:	2b08      	cmp	r3, #8
 801286a:	d12f      	bne.n	80128cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801286c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012870:	9300      	str	r3, [sp, #0]
 8012872:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012874:	2200      	movs	r2, #0
 8012876:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801287a:	6878      	ldr	r0, [r7, #4]
 801287c:	f000 f88e 	bl	801299c <UART_WaitOnFlagUntilTimeout>
 8012880:	4603      	mov	r3, r0
 8012882:	2b00      	cmp	r3, #0
 8012884:	d022      	beq.n	80128cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801288c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801288e:	e853 3f00 	ldrex	r3, [r3]
 8012892:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8012894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801289a:	653b      	str	r3, [r7, #80]	; 0x50
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	461a      	mov	r2, r3
 80128a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80128a4:	647b      	str	r3, [r7, #68]	; 0x44
 80128a6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80128aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80128ac:	e841 2300 	strex	r3, r2, [r1]
 80128b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80128b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d1e6      	bne.n	8012886 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	2220      	movs	r2, #32
 80128bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	2200      	movs	r2, #0
 80128c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80128c8:	2303      	movs	r3, #3
 80128ca:	e063      	b.n	8012994 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	f003 0304 	and.w	r3, r3, #4
 80128d6:	2b04      	cmp	r3, #4
 80128d8:	d149      	bne.n	801296e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80128da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80128de:	9300      	str	r3, [sp, #0]
 80128e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80128e2:	2200      	movs	r2, #0
 80128e4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80128e8:	6878      	ldr	r0, [r7, #4]
 80128ea:	f000 f857 	bl	801299c <UART_WaitOnFlagUntilTimeout>
 80128ee:	4603      	mov	r3, r0
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d03c      	beq.n	801296e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128fc:	e853 3f00 	ldrex	r3, [r3]
 8012900:	623b      	str	r3, [r7, #32]
   return(result);
 8012902:	6a3b      	ldr	r3, [r7, #32]
 8012904:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012908:	64fb      	str	r3, [r7, #76]	; 0x4c
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	461a      	mov	r2, r3
 8012910:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012912:	633b      	str	r3, [r7, #48]	; 0x30
 8012914:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012916:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012918:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801291a:	e841 2300 	strex	r3, r2, [r1]
 801291e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8012920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012922:	2b00      	cmp	r3, #0
 8012924:	d1e6      	bne.n	80128f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	3308      	adds	r3, #8
 801292c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801292e:	693b      	ldr	r3, [r7, #16]
 8012930:	e853 3f00 	ldrex	r3, [r3]
 8012934:	60fb      	str	r3, [r7, #12]
   return(result);
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	f023 0301 	bic.w	r3, r3, #1
 801293c:	64bb      	str	r3, [r7, #72]	; 0x48
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	3308      	adds	r3, #8
 8012944:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012946:	61fa      	str	r2, [r7, #28]
 8012948:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801294a:	69b9      	ldr	r1, [r7, #24]
 801294c:	69fa      	ldr	r2, [r7, #28]
 801294e:	e841 2300 	strex	r3, r2, [r1]
 8012952:	617b      	str	r3, [r7, #20]
   return(result);
 8012954:	697b      	ldr	r3, [r7, #20]
 8012956:	2b00      	cmp	r3, #0
 8012958:	d1e5      	bne.n	8012926 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	2220      	movs	r2, #32
 801295e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	2200      	movs	r2, #0
 8012966:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801296a:	2303      	movs	r3, #3
 801296c:	e012      	b.n	8012994 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	2220      	movs	r2, #32
 8012972:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	2220      	movs	r2, #32
 801297a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	2200      	movs	r2, #0
 8012982:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	2200      	movs	r2, #0
 8012988:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	2200      	movs	r2, #0
 801298e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012992:	2300      	movs	r3, #0
}
 8012994:	4618      	mov	r0, r3
 8012996:	3758      	adds	r7, #88	; 0x58
 8012998:	46bd      	mov	sp, r7
 801299a:	bd80      	pop	{r7, pc}

0801299c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b084      	sub	sp, #16
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	60f8      	str	r0, [r7, #12]
 80129a4:	60b9      	str	r1, [r7, #8]
 80129a6:	603b      	str	r3, [r7, #0]
 80129a8:	4613      	mov	r3, r2
 80129aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80129ac:	e049      	b.n	8012a42 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80129ae:	69bb      	ldr	r3, [r7, #24]
 80129b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80129b4:	d045      	beq.n	8012a42 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80129b6:	f7f1 fc83 	bl	80042c0 <HAL_GetTick>
 80129ba:	4602      	mov	r2, r0
 80129bc:	683b      	ldr	r3, [r7, #0]
 80129be:	1ad3      	subs	r3, r2, r3
 80129c0:	69ba      	ldr	r2, [r7, #24]
 80129c2:	429a      	cmp	r2, r3
 80129c4:	d302      	bcc.n	80129cc <UART_WaitOnFlagUntilTimeout+0x30>
 80129c6:	69bb      	ldr	r3, [r7, #24]
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d101      	bne.n	80129d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80129cc:	2303      	movs	r3, #3
 80129ce:	e048      	b.n	8012a62 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	f003 0304 	and.w	r3, r3, #4
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d031      	beq.n	8012a42 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	69db      	ldr	r3, [r3, #28]
 80129e4:	f003 0308 	and.w	r3, r3, #8
 80129e8:	2b08      	cmp	r3, #8
 80129ea:	d110      	bne.n	8012a0e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	2208      	movs	r2, #8
 80129f2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80129f4:	68f8      	ldr	r0, [r7, #12]
 80129f6:	f000 f839 	bl	8012a6c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	2208      	movs	r2, #8
 80129fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	2200      	movs	r2, #0
 8012a06:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8012a0a:	2301      	movs	r3, #1
 8012a0c:	e029      	b.n	8012a62 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	69db      	ldr	r3, [r3, #28]
 8012a14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012a18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012a1c:	d111      	bne.n	8012a42 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012a1e:	68fb      	ldr	r3, [r7, #12]
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012a26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012a28:	68f8      	ldr	r0, [r7, #12]
 8012a2a:	f000 f81f 	bl	8012a6c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	2220      	movs	r2, #32
 8012a32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	2200      	movs	r2, #0
 8012a3a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8012a3e:	2303      	movs	r3, #3
 8012a40:	e00f      	b.n	8012a62 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012a42:	68fb      	ldr	r3, [r7, #12]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	69da      	ldr	r2, [r3, #28]
 8012a48:	68bb      	ldr	r3, [r7, #8]
 8012a4a:	4013      	ands	r3, r2
 8012a4c:	68ba      	ldr	r2, [r7, #8]
 8012a4e:	429a      	cmp	r2, r3
 8012a50:	bf0c      	ite	eq
 8012a52:	2301      	moveq	r3, #1
 8012a54:	2300      	movne	r3, #0
 8012a56:	b2db      	uxtb	r3, r3
 8012a58:	461a      	mov	r2, r3
 8012a5a:	79fb      	ldrb	r3, [r7, #7]
 8012a5c:	429a      	cmp	r2, r3
 8012a5e:	d0a6      	beq.n	80129ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012a60:	2300      	movs	r3, #0
}
 8012a62:	4618      	mov	r0, r3
 8012a64:	3710      	adds	r7, #16
 8012a66:	46bd      	mov	sp, r7
 8012a68:	bd80      	pop	{r7, pc}
	...

08012a6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012a6c:	b480      	push	{r7}
 8012a6e:	b095      	sub	sp, #84	; 0x54
 8012a70:	af00      	add	r7, sp, #0
 8012a72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012a7c:	e853 3f00 	ldrex	r3, [r3]
 8012a80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012a88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	461a      	mov	r2, r3
 8012a90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012a92:	643b      	str	r3, [r7, #64]	; 0x40
 8012a94:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012a98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012a9a:	e841 2300 	strex	r3, r2, [r1]
 8012a9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8012aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d1e6      	bne.n	8012a74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	3308      	adds	r3, #8
 8012aac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012aae:	6a3b      	ldr	r3, [r7, #32]
 8012ab0:	e853 3f00 	ldrex	r3, [r3]
 8012ab4:	61fb      	str	r3, [r7, #28]
   return(result);
 8012ab6:	69fa      	ldr	r2, [r7, #28]
 8012ab8:	4b1e      	ldr	r3, [pc, #120]	; (8012b34 <UART_EndRxTransfer+0xc8>)
 8012aba:	4013      	ands	r3, r2
 8012abc:	64bb      	str	r3, [r7, #72]	; 0x48
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	3308      	adds	r3, #8
 8012ac4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012ac6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012ac8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012aca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012acc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012ace:	e841 2300 	strex	r3, r2, [r1]
 8012ad2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8012ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d1e5      	bne.n	8012aa6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012ade:	2b01      	cmp	r3, #1
 8012ae0:	d118      	bne.n	8012b14 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ae8:	68fb      	ldr	r3, [r7, #12]
 8012aea:	e853 3f00 	ldrex	r3, [r3]
 8012aee:	60bb      	str	r3, [r7, #8]
   return(result);
 8012af0:	68bb      	ldr	r3, [r7, #8]
 8012af2:	f023 0310 	bic.w	r3, r3, #16
 8012af6:	647b      	str	r3, [r7, #68]	; 0x44
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	461a      	mov	r2, r3
 8012afe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012b00:	61bb      	str	r3, [r7, #24]
 8012b02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b04:	6979      	ldr	r1, [r7, #20]
 8012b06:	69ba      	ldr	r2, [r7, #24]
 8012b08:	e841 2300 	strex	r3, r2, [r1]
 8012b0c:	613b      	str	r3, [r7, #16]
   return(result);
 8012b0e:	693b      	ldr	r3, [r7, #16]
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d1e6      	bne.n	8012ae2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	2220      	movs	r2, #32
 8012b18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	2200      	movs	r2, #0
 8012b20:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2200      	movs	r2, #0
 8012b26:	675a      	str	r2, [r3, #116]	; 0x74
}
 8012b28:	bf00      	nop
 8012b2a:	3754      	adds	r7, #84	; 0x54
 8012b2c:	46bd      	mov	sp, r7
 8012b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b32:	4770      	bx	lr
 8012b34:	effffffe 	.word	0xeffffffe

08012b38 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012b38:	b480      	push	{r7}
 8012b3a:	b085      	sub	sp, #20
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012b46:	2b01      	cmp	r3, #1
 8012b48:	d101      	bne.n	8012b4e <HAL_UARTEx_DisableFifoMode+0x16>
 8012b4a:	2302      	movs	r3, #2
 8012b4c:	e027      	b.n	8012b9e <HAL_UARTEx_DisableFifoMode+0x66>
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	2201      	movs	r2, #1
 8012b52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	2224      	movs	r2, #36	; 0x24
 8012b5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	681b      	ldr	r3, [r3, #0]
 8012b6a:	681a      	ldr	r2, [r3, #0]
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	f022 0201 	bic.w	r2, r2, #1
 8012b74:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012b76:	68fb      	ldr	r3, [r7, #12]
 8012b78:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8012b7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	2200      	movs	r2, #0
 8012b82:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	68fa      	ldr	r2, [r7, #12]
 8012b8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	2220      	movs	r2, #32
 8012b90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	2200      	movs	r2, #0
 8012b98:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012b9c:	2300      	movs	r3, #0
}
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	3714      	adds	r7, #20
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba8:	4770      	bx	lr

08012baa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012baa:	b580      	push	{r7, lr}
 8012bac:	b084      	sub	sp, #16
 8012bae:	af00      	add	r7, sp, #0
 8012bb0:	6078      	str	r0, [r7, #4]
 8012bb2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012bba:	2b01      	cmp	r3, #1
 8012bbc:	d101      	bne.n	8012bc2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012bbe:	2302      	movs	r3, #2
 8012bc0:	e02d      	b.n	8012c1e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	2201      	movs	r2, #1
 8012bc6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	2224      	movs	r2, #36	; 0x24
 8012bce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	681b      	ldr	r3, [r3, #0]
 8012bde:	681a      	ldr	r2, [r3, #0]
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	f022 0201 	bic.w	r2, r2, #1
 8012be8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	689b      	ldr	r3, [r3, #8]
 8012bf0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	683a      	ldr	r2, [r7, #0]
 8012bfa:	430a      	orrs	r2, r1
 8012bfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012bfe:	6878      	ldr	r0, [r7, #4]
 8012c00:	f000 f850 	bl	8012ca4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	68fa      	ldr	r2, [r7, #12]
 8012c0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	2220      	movs	r2, #32
 8012c10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	2200      	movs	r2, #0
 8012c18:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	3710      	adds	r7, #16
 8012c22:	46bd      	mov	sp, r7
 8012c24:	bd80      	pop	{r7, pc}

08012c26 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012c26:	b580      	push	{r7, lr}
 8012c28:	b084      	sub	sp, #16
 8012c2a:	af00      	add	r7, sp, #0
 8012c2c:	6078      	str	r0, [r7, #4]
 8012c2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012c36:	2b01      	cmp	r3, #1
 8012c38:	d101      	bne.n	8012c3e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012c3a:	2302      	movs	r3, #2
 8012c3c:	e02d      	b.n	8012c9a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	2201      	movs	r2, #1
 8012c42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	2224      	movs	r2, #36	; 0x24
 8012c4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	681a      	ldr	r2, [r3, #0]
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	f022 0201 	bic.w	r2, r2, #1
 8012c64:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	689b      	ldr	r3, [r3, #8]
 8012c6c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	683a      	ldr	r2, [r7, #0]
 8012c76:	430a      	orrs	r2, r1
 8012c78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012c7a:	6878      	ldr	r0, [r7, #4]
 8012c7c:	f000 f812 	bl	8012ca4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	68fa      	ldr	r2, [r7, #12]
 8012c86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	2220      	movs	r2, #32
 8012c8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	2200      	movs	r2, #0
 8012c94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012c98:	2300      	movs	r3, #0
}
 8012c9a:	4618      	mov	r0, r3
 8012c9c:	3710      	adds	r7, #16
 8012c9e:	46bd      	mov	sp, r7
 8012ca0:	bd80      	pop	{r7, pc}
	...

08012ca4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012ca4:	b480      	push	{r7}
 8012ca6:	b085      	sub	sp, #20
 8012ca8:	af00      	add	r7, sp, #0
 8012caa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	d108      	bne.n	8012cc6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	2201      	movs	r2, #1
 8012cb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	2201      	movs	r2, #1
 8012cc0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012cc4:	e031      	b.n	8012d2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012cc6:	2310      	movs	r3, #16
 8012cc8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012cca:	2310      	movs	r3, #16
 8012ccc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	689b      	ldr	r3, [r3, #8]
 8012cd4:	0e5b      	lsrs	r3, r3, #25
 8012cd6:	b2db      	uxtb	r3, r3
 8012cd8:	f003 0307 	and.w	r3, r3, #7
 8012cdc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	689b      	ldr	r3, [r3, #8]
 8012ce4:	0f5b      	lsrs	r3, r3, #29
 8012ce6:	b2db      	uxtb	r3, r3
 8012ce8:	f003 0307 	and.w	r3, r3, #7
 8012cec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012cee:	7bbb      	ldrb	r3, [r7, #14]
 8012cf0:	7b3a      	ldrb	r2, [r7, #12]
 8012cf2:	4911      	ldr	r1, [pc, #68]	; (8012d38 <UARTEx_SetNbDataToProcess+0x94>)
 8012cf4:	5c8a      	ldrb	r2, [r1, r2]
 8012cf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012cfa:	7b3a      	ldrb	r2, [r7, #12]
 8012cfc:	490f      	ldr	r1, [pc, #60]	; (8012d3c <UARTEx_SetNbDataToProcess+0x98>)
 8012cfe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012d00:	fb93 f3f2 	sdiv	r3, r3, r2
 8012d04:	b29a      	uxth	r2, r3
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012d0c:	7bfb      	ldrb	r3, [r7, #15]
 8012d0e:	7b7a      	ldrb	r2, [r7, #13]
 8012d10:	4909      	ldr	r1, [pc, #36]	; (8012d38 <UARTEx_SetNbDataToProcess+0x94>)
 8012d12:	5c8a      	ldrb	r2, [r1, r2]
 8012d14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012d18:	7b7a      	ldrb	r2, [r7, #13]
 8012d1a:	4908      	ldr	r1, [pc, #32]	; (8012d3c <UARTEx_SetNbDataToProcess+0x98>)
 8012d1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012d1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8012d22:	b29a      	uxth	r2, r3
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012d2a:	bf00      	nop
 8012d2c:	3714      	adds	r7, #20
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d34:	4770      	bx	lr
 8012d36:	bf00      	nop
 8012d38:	0801c81c 	.word	0x0801c81c
 8012d3c:	0801c824 	.word	0x0801c824

08012d40 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012d40:	b084      	sub	sp, #16
 8012d42:	b480      	push	{r7}
 8012d44:	b085      	sub	sp, #20
 8012d46:	af00      	add	r7, sp, #0
 8012d48:	6078      	str	r0, [r7, #4]
 8012d4a:	f107 001c 	add.w	r0, r7, #28
 8012d4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8012d52:	2300      	movs	r3, #0
 8012d54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8012d56:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8012d58:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8012d5a:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8012d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8012d5e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8012d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8012d62:	431a      	orrs	r2, r3
             Init.ClockDiv
 8012d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8012d66:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8012d68:	68fa      	ldr	r2, [r7, #12]
 8012d6a:	4313      	orrs	r3, r2
 8012d6c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	685a      	ldr	r2, [r3, #4]
 8012d72:	4b07      	ldr	r3, [pc, #28]	; (8012d90 <SDMMC_Init+0x50>)
 8012d74:	4013      	ands	r3, r2
 8012d76:	68fa      	ldr	r2, [r7, #12]
 8012d78:	431a      	orrs	r2, r3
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012d7e:	2300      	movs	r3, #0
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	3714      	adds	r7, #20
 8012d84:	46bd      	mov	sp, r7
 8012d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8a:	b004      	add	sp, #16
 8012d8c:	4770      	bx	lr
 8012d8e:	bf00      	nop
 8012d90:	ffc02c00 	.word	0xffc02c00

08012d94 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8012d94:	b480      	push	{r7}
 8012d96:	b083      	sub	sp, #12
 8012d98:	af00      	add	r7, sp, #0
 8012d9a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8012da2:	4618      	mov	r0, r3
 8012da4:	370c      	adds	r7, #12
 8012da6:	46bd      	mov	sp, r7
 8012da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dac:	4770      	bx	lr

08012dae <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8012dae:	b480      	push	{r7}
 8012db0:	b083      	sub	sp, #12
 8012db2:	af00      	add	r7, sp, #0
 8012db4:	6078      	str	r0, [r7, #4]
 8012db6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8012db8:	683b      	ldr	r3, [r7, #0]
 8012dba:	681a      	ldr	r2, [r3, #0]
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8012dc2:	2300      	movs	r3, #0
}
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	370c      	adds	r7, #12
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dce:	4770      	bx	lr

08012dd0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8012dd0:	b480      	push	{r7}
 8012dd2:	b083      	sub	sp, #12
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	f043 0203 	orr.w	r2, r3, #3
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8012de4:	2300      	movs	r3, #0
}
 8012de6:	4618      	mov	r0, r3
 8012de8:	370c      	adds	r7, #12
 8012dea:	46bd      	mov	sp, r7
 8012dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df0:	4770      	bx	lr

08012df2 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8012df2:	b480      	push	{r7}
 8012df4:	b083      	sub	sp, #12
 8012df6:	af00      	add	r7, sp, #0
 8012df8:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	681b      	ldr	r3, [r3, #0]
 8012dfe:	f003 0303 	and.w	r3, r3, #3
}
 8012e02:	4618      	mov	r0, r3
 8012e04:	370c      	adds	r7, #12
 8012e06:	46bd      	mov	sp, r7
 8012e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e0c:	4770      	bx	lr
	...

08012e10 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8012e10:	b480      	push	{r7}
 8012e12:	b085      	sub	sp, #20
 8012e14:	af00      	add	r7, sp, #0
 8012e16:	6078      	str	r0, [r7, #4]
 8012e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012e1a:	2300      	movs	r3, #0
 8012e1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012e1e:	683b      	ldr	r3, [r7, #0]
 8012e20:	681a      	ldr	r2, [r3, #0]
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012e26:	683b      	ldr	r3, [r7, #0]
 8012e28:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8012e2a:	683b      	ldr	r3, [r7, #0]
 8012e2c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012e2e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8012e30:	683b      	ldr	r3, [r7, #0]
 8012e32:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8012e34:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012e36:	683b      	ldr	r3, [r7, #0]
 8012e38:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8012e3a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012e3c:	68fa      	ldr	r2, [r7, #12]
 8012e3e:	4313      	orrs	r3, r2
 8012e40:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	68da      	ldr	r2, [r3, #12]
 8012e46:	4b06      	ldr	r3, [pc, #24]	; (8012e60 <SDMMC_SendCommand+0x50>)
 8012e48:	4013      	ands	r3, r2
 8012e4a:	68fa      	ldr	r2, [r7, #12]
 8012e4c:	431a      	orrs	r2, r3
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012e52:	2300      	movs	r3, #0
}
 8012e54:	4618      	mov	r0, r3
 8012e56:	3714      	adds	r7, #20
 8012e58:	46bd      	mov	sp, r7
 8012e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e5e:	4770      	bx	lr
 8012e60:	fffee0c0 	.word	0xfffee0c0

08012e64 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8012e64:	b480      	push	{r7}
 8012e66:	b083      	sub	sp, #12
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	691b      	ldr	r3, [r3, #16]
 8012e70:	b2db      	uxtb	r3, r3
}
 8012e72:	4618      	mov	r0, r3
 8012e74:	370c      	adds	r7, #12
 8012e76:	46bd      	mov	sp, r7
 8012e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7c:	4770      	bx	lr

08012e7e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8012e7e:	b480      	push	{r7}
 8012e80:	b085      	sub	sp, #20
 8012e82:	af00      	add	r7, sp, #0
 8012e84:	6078      	str	r0, [r7, #4]
 8012e86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	3314      	adds	r3, #20
 8012e8c:	461a      	mov	r2, r3
 8012e8e:	683b      	ldr	r3, [r7, #0]
 8012e90:	4413      	add	r3, r2
 8012e92:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8012e94:	68fb      	ldr	r3, [r7, #12]
 8012e96:	681b      	ldr	r3, [r3, #0]
}
 8012e98:	4618      	mov	r0, r3
 8012e9a:	3714      	adds	r7, #20
 8012e9c:	46bd      	mov	sp, r7
 8012e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea2:	4770      	bx	lr

08012ea4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8012ea4:	b480      	push	{r7}
 8012ea6:	b085      	sub	sp, #20
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	6078      	str	r0, [r7, #4]
 8012eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012eae:	2300      	movs	r3, #0
 8012eb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8012eb2:	683b      	ldr	r3, [r7, #0]
 8012eb4:	681a      	ldr	r2, [r3, #0]
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012eba:	683b      	ldr	r3, [r7, #0]
 8012ebc:	685a      	ldr	r2, [r3, #4]
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012ec2:	683b      	ldr	r3, [r7, #0]
 8012ec4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8012ec6:	683b      	ldr	r3, [r7, #0]
 8012ec8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012eca:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8012ecc:	683b      	ldr	r3, [r7, #0]
 8012ece:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8012ed0:	431a      	orrs	r2, r3
                       Data->DPSM);
 8012ed2:	683b      	ldr	r3, [r7, #0]
 8012ed4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8012ed6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012ed8:	68fa      	ldr	r2, [r7, #12]
 8012eda:	4313      	orrs	r3, r2
 8012edc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ee2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8012ee6:	68fb      	ldr	r3, [r7, #12]
 8012ee8:	431a      	orrs	r2, r3
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8012eee:	2300      	movs	r3, #0

}
 8012ef0:	4618      	mov	r0, r3
 8012ef2:	3714      	adds	r7, #20
 8012ef4:	46bd      	mov	sp, r7
 8012ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012efa:	4770      	bx	lr

08012efc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8012efc:	b580      	push	{r7, lr}
 8012efe:	b088      	sub	sp, #32
 8012f00:	af00      	add	r7, sp, #0
 8012f02:	6078      	str	r0, [r7, #4]
 8012f04:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012f0a:	2310      	movs	r3, #16
 8012f0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012f12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f14:	2300      	movs	r3, #0
 8012f16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012f1c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f1e:	f107 0308 	add.w	r3, r7, #8
 8012f22:	4619      	mov	r1, r3
 8012f24:	6878      	ldr	r0, [r7, #4]
 8012f26:	f7ff ff73 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8012f2e:	2110      	movs	r1, #16
 8012f30:	6878      	ldr	r0, [r7, #4]
 8012f32:	f000 fa5f 	bl	80133f4 <SDMMC_GetCmdResp1>
 8012f36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f38:	69fb      	ldr	r3, [r7, #28]
}
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	3720      	adds	r7, #32
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	bd80      	pop	{r7, pc}

08012f42 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012f42:	b580      	push	{r7, lr}
 8012f44:	b088      	sub	sp, #32
 8012f46:	af00      	add	r7, sp, #0
 8012f48:	6078      	str	r0, [r7, #4]
 8012f4a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012f4c:	683b      	ldr	r3, [r7, #0]
 8012f4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8012f50:	2311      	movs	r3, #17
 8012f52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012f58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012f62:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f64:	f107 0308 	add.w	r3, r7, #8
 8012f68:	4619      	mov	r1, r3
 8012f6a:	6878      	ldr	r0, [r7, #4]
 8012f6c:	f7ff ff50 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8012f74:	2111      	movs	r1, #17
 8012f76:	6878      	ldr	r0, [r7, #4]
 8012f78:	f000 fa3c 	bl	80133f4 <SDMMC_GetCmdResp1>
 8012f7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f7e:	69fb      	ldr	r3, [r7, #28]
}
 8012f80:	4618      	mov	r0, r3
 8012f82:	3720      	adds	r7, #32
 8012f84:	46bd      	mov	sp, r7
 8012f86:	bd80      	pop	{r7, pc}

08012f88 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b088      	sub	sp, #32
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	6078      	str	r0, [r7, #4]
 8012f90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012f92:	683b      	ldr	r3, [r7, #0]
 8012f94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8012f96:	2312      	movs	r3, #18
 8012f98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012f9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012fa0:	2300      	movs	r3, #0
 8012fa2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012fa8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012faa:	f107 0308 	add.w	r3, r7, #8
 8012fae:	4619      	mov	r1, r3
 8012fb0:	6878      	ldr	r0, [r7, #4]
 8012fb2:	f7ff ff2d 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8012fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8012fba:	2112      	movs	r1, #18
 8012fbc:	6878      	ldr	r0, [r7, #4]
 8012fbe:	f000 fa19 	bl	80133f4 <SDMMC_GetCmdResp1>
 8012fc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012fc4:	69fb      	ldr	r3, [r7, #28]
}
 8012fc6:	4618      	mov	r0, r3
 8012fc8:	3720      	adds	r7, #32
 8012fca:	46bd      	mov	sp, r7
 8012fcc:	bd80      	pop	{r7, pc}

08012fce <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8012fce:	b580      	push	{r7, lr}
 8012fd0:	b088      	sub	sp, #32
 8012fd2:	af00      	add	r7, sp, #0
 8012fd4:	6078      	str	r0, [r7, #4]
 8012fd6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8012fd8:	683b      	ldr	r3, [r7, #0]
 8012fda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8012fdc:	2318      	movs	r3, #24
 8012fde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012fe4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012fee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ff0:	f107 0308 	add.w	r3, r7, #8
 8012ff4:	4619      	mov	r1, r3
 8012ff6:	6878      	ldr	r0, [r7, #4]
 8012ff8:	f7ff ff0a 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8013000:	2118      	movs	r1, #24
 8013002:	6878      	ldr	r0, [r7, #4]
 8013004:	f000 f9f6 	bl	80133f4 <SDMMC_GetCmdResp1>
 8013008:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801300a:	69fb      	ldr	r3, [r7, #28]
}
 801300c:	4618      	mov	r0, r3
 801300e:	3720      	adds	r7, #32
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}

08013014 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b088      	sub	sp, #32
 8013018:	af00      	add	r7, sp, #0
 801301a:	6078      	str	r0, [r7, #4]
 801301c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801301e:	683b      	ldr	r3, [r7, #0]
 8013020:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8013022:	2319      	movs	r3, #25
 8013024:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013026:	f44f 7380 	mov.w	r3, #256	; 0x100
 801302a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801302c:	2300      	movs	r3, #0
 801302e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013030:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013034:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013036:	f107 0308 	add.w	r3, r7, #8
 801303a:	4619      	mov	r1, r3
 801303c:	6878      	ldr	r0, [r7, #4]
 801303e:	f7ff fee7 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8013042:	f241 3288 	movw	r2, #5000	; 0x1388
 8013046:	2119      	movs	r1, #25
 8013048:	6878      	ldr	r0, [r7, #4]
 801304a:	f000 f9d3 	bl	80133f4 <SDMMC_GetCmdResp1>
 801304e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013050:	69fb      	ldr	r3, [r7, #28]
}
 8013052:	4618      	mov	r0, r3
 8013054:	3720      	adds	r7, #32
 8013056:	46bd      	mov	sp, r7
 8013058:	bd80      	pop	{r7, pc}
	...

0801305c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 801305c:	b580      	push	{r7, lr}
 801305e:	b088      	sub	sp, #32
 8013060:	af00      	add	r7, sp, #0
 8013062:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8013064:	2300      	movs	r3, #0
 8013066:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8013068:	230c      	movs	r3, #12
 801306a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801306c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013070:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013072:	2300      	movs	r3, #0
 8013074:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801307a:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	68db      	ldr	r3, [r3, #12]
 8013080:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	68db      	ldr	r3, [r3, #12]
 801308c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013094:	f107 0308 	add.w	r3, r7, #8
 8013098:	4619      	mov	r1, r3
 801309a:	6878      	ldr	r0, [r7, #4]
 801309c:	f7ff feb8 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80130a0:	4a0b      	ldr	r2, [pc, #44]	; (80130d0 <SDMMC_CmdStopTransfer+0x74>)
 80130a2:	210c      	movs	r1, #12
 80130a4:	6878      	ldr	r0, [r7, #4]
 80130a6:	f000 f9a5 	bl	80133f4 <SDMMC_GetCmdResp1>
 80130aa:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	68db      	ldr	r3, [r3, #12]
 80130b0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80130b8:	69fb      	ldr	r3, [r7, #28]
 80130ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80130be:	d101      	bne.n	80130c4 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 80130c0:	2300      	movs	r3, #0
 80130c2:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 80130c4:	69fb      	ldr	r3, [r7, #28]
}
 80130c6:	4618      	mov	r0, r3
 80130c8:	3720      	adds	r7, #32
 80130ca:	46bd      	mov	sp, r7
 80130cc:	bd80      	pop	{r7, pc}
 80130ce:	bf00      	nop
 80130d0:	05f5e100 	.word	0x05f5e100

080130d4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	b088      	sub	sp, #32
 80130d8:	af00      	add	r7, sp, #0
 80130da:	6078      	str	r0, [r7, #4]
 80130dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80130de:	683b      	ldr	r3, [r7, #0]
 80130e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80130e2:	2307      	movs	r3, #7
 80130e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80130ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130ec:	2300      	movs	r3, #0
 80130ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80130f4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130f6:	f107 0308 	add.w	r3, r7, #8
 80130fa:	4619      	mov	r1, r3
 80130fc:	6878      	ldr	r0, [r7, #4]
 80130fe:	f7ff fe87 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8013102:	f241 3288 	movw	r2, #5000	; 0x1388
 8013106:	2107      	movs	r1, #7
 8013108:	6878      	ldr	r0, [r7, #4]
 801310a:	f000 f973 	bl	80133f4 <SDMMC_GetCmdResp1>
 801310e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013110:	69fb      	ldr	r3, [r7, #28]
}
 8013112:	4618      	mov	r0, r3
 8013114:	3720      	adds	r7, #32
 8013116:	46bd      	mov	sp, r7
 8013118:	bd80      	pop	{r7, pc}

0801311a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801311a:	b580      	push	{r7, lr}
 801311c:	b088      	sub	sp, #32
 801311e:	af00      	add	r7, sp, #0
 8013120:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013122:	2300      	movs	r3, #0
 8013124:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8013126:	2300      	movs	r3, #0
 8013128:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 801312a:	2300      	movs	r3, #0
 801312c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801312e:	2300      	movs	r3, #0
 8013130:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013132:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013136:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013138:	f107 0308 	add.w	r3, r7, #8
 801313c:	4619      	mov	r1, r3
 801313e:	6878      	ldr	r0, [r7, #4]
 8013140:	f7ff fe66 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8013144:	6878      	ldr	r0, [r7, #4]
 8013146:	f000 fb97 	bl	8013878 <SDMMC_GetCmdError>
 801314a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801314c:	69fb      	ldr	r3, [r7, #28]
}
 801314e:	4618      	mov	r0, r3
 8013150:	3720      	adds	r7, #32
 8013152:	46bd      	mov	sp, r7
 8013154:	bd80      	pop	{r7, pc}

08013156 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8013156:	b580      	push	{r7, lr}
 8013158:	b088      	sub	sp, #32
 801315a:	af00      	add	r7, sp, #0
 801315c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 801315e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8013162:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8013164:	2308      	movs	r3, #8
 8013166:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013168:	f44f 7380 	mov.w	r3, #256	; 0x100
 801316c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801316e:	2300      	movs	r3, #0
 8013170:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013172:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013176:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013178:	f107 0308 	add.w	r3, r7, #8
 801317c:	4619      	mov	r1, r3
 801317e:	6878      	ldr	r0, [r7, #4]
 8013180:	f7ff fe46 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8013184:	6878      	ldr	r0, [r7, #4]
 8013186:	f000 fb29 	bl	80137dc <SDMMC_GetCmdResp7>
 801318a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801318c:	69fb      	ldr	r3, [r7, #28]
}
 801318e:	4618      	mov	r0, r3
 8013190:	3720      	adds	r7, #32
 8013192:	46bd      	mov	sp, r7
 8013194:	bd80      	pop	{r7, pc}

08013196 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013196:	b580      	push	{r7, lr}
 8013198:	b088      	sub	sp, #32
 801319a:	af00      	add	r7, sp, #0
 801319c:	6078      	str	r0, [r7, #4]
 801319e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80131a0:	683b      	ldr	r3, [r7, #0]
 80131a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80131a4:	2337      	movs	r3, #55	; 0x37
 80131a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80131a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80131ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131ae:	2300      	movs	r3, #0
 80131b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80131b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131b8:	f107 0308 	add.w	r3, r7, #8
 80131bc:	4619      	mov	r1, r3
 80131be:	6878      	ldr	r0, [r7, #4]
 80131c0:	f7ff fe26 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80131c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80131c8:	2137      	movs	r1, #55	; 0x37
 80131ca:	6878      	ldr	r0, [r7, #4]
 80131cc:	f000 f912 	bl	80133f4 <SDMMC_GetCmdResp1>
 80131d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80131d2:	69fb      	ldr	r3, [r7, #28]
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	3720      	adds	r7, #32
 80131d8:	46bd      	mov	sp, r7
 80131da:	bd80      	pop	{r7, pc}

080131dc <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	b088      	sub	sp, #32
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
 80131e4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80131e6:	683b      	ldr	r3, [r7, #0]
 80131e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80131ea:	2329      	movs	r3, #41	; 0x29
 80131ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80131ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80131f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131f4:	2300      	movs	r3, #0
 80131f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80131fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131fe:	f107 0308 	add.w	r3, r7, #8
 8013202:	4619      	mov	r1, r3
 8013204:	6878      	ldr	r0, [r7, #4]
 8013206:	f7ff fe03 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 801320a:	6878      	ldr	r0, [r7, #4]
 801320c:	f000 fa2e 	bl	801366c <SDMMC_GetCmdResp3>
 8013210:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013212:	69fb      	ldr	r3, [r7, #28]
}
 8013214:	4618      	mov	r0, r3
 8013216:	3720      	adds	r7, #32
 8013218:	46bd      	mov	sp, r7
 801321a:	bd80      	pop	{r7, pc}

0801321c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 801321c:	b580      	push	{r7, lr}
 801321e:	b088      	sub	sp, #32
 8013220:	af00      	add	r7, sp, #0
 8013222:	6078      	str	r0, [r7, #4]
 8013224:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 801322a:	2306      	movs	r3, #6
 801322c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801322e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013232:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013234:	2300      	movs	r3, #0
 8013236:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013238:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801323c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801323e:	f107 0308 	add.w	r3, r7, #8
 8013242:	4619      	mov	r1, r3
 8013244:	6878      	ldr	r0, [r7, #4]
 8013246:	f7ff fde3 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 801324a:	f241 3288 	movw	r2, #5000	; 0x1388
 801324e:	2106      	movs	r1, #6
 8013250:	6878      	ldr	r0, [r7, #4]
 8013252:	f000 f8cf 	bl	80133f4 <SDMMC_GetCmdResp1>
 8013256:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013258:	69fb      	ldr	r3, [r7, #28]
}
 801325a:	4618      	mov	r0, r3
 801325c:	3720      	adds	r7, #32
 801325e:	46bd      	mov	sp, r7
 8013260:	bd80      	pop	{r7, pc}

08013262 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8013262:	b580      	push	{r7, lr}
 8013264:	b088      	sub	sp, #32
 8013266:	af00      	add	r7, sp, #0
 8013268:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801326a:	2300      	movs	r3, #0
 801326c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 801326e:	2333      	movs	r3, #51	; 0x33
 8013270:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013272:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013276:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013278:	2300      	movs	r3, #0
 801327a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801327c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013280:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013282:	f107 0308 	add.w	r3, r7, #8
 8013286:	4619      	mov	r1, r3
 8013288:	6878      	ldr	r0, [r7, #4]
 801328a:	f7ff fdc1 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801328e:	f241 3288 	movw	r2, #5000	; 0x1388
 8013292:	2133      	movs	r1, #51	; 0x33
 8013294:	6878      	ldr	r0, [r7, #4]
 8013296:	f000 f8ad 	bl	80133f4 <SDMMC_GetCmdResp1>
 801329a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801329c:	69fb      	ldr	r3, [r7, #28]
}
 801329e:	4618      	mov	r0, r3
 80132a0:	3720      	adds	r7, #32
 80132a2:	46bd      	mov	sp, r7
 80132a4:	bd80      	pop	{r7, pc}

080132a6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80132a6:	b580      	push	{r7, lr}
 80132a8:	b088      	sub	sp, #32
 80132aa:	af00      	add	r7, sp, #0
 80132ac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80132ae:	2300      	movs	r3, #0
 80132b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80132b2:	2302      	movs	r3, #2
 80132b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80132b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80132ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132bc:	2300      	movs	r3, #0
 80132be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80132c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132c6:	f107 0308 	add.w	r3, r7, #8
 80132ca:	4619      	mov	r1, r3
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f7ff fd9f 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80132d2:	6878      	ldr	r0, [r7, #4]
 80132d4:	f000 f980 	bl	80135d8 <SDMMC_GetCmdResp2>
 80132d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132da:	69fb      	ldr	r3, [r7, #28]
}
 80132dc:	4618      	mov	r0, r3
 80132de:	3720      	adds	r7, #32
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bd80      	pop	{r7, pc}

080132e4 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80132e4:	b580      	push	{r7, lr}
 80132e6:	b088      	sub	sp, #32
 80132e8:	af00      	add	r7, sp, #0
 80132ea:	6078      	str	r0, [r7, #4]
 80132ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80132ee:	683b      	ldr	r3, [r7, #0]
 80132f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80132f2:	2309      	movs	r3, #9
 80132f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80132f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80132fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132fc:	2300      	movs	r3, #0
 80132fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013300:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013304:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013306:	f107 0308 	add.w	r3, r7, #8
 801330a:	4619      	mov	r1, r3
 801330c:	6878      	ldr	r0, [r7, #4]
 801330e:	f7ff fd7f 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f000 f960 	bl	80135d8 <SDMMC_GetCmdResp2>
 8013318:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801331a:	69fb      	ldr	r3, [r7, #28]
}
 801331c:	4618      	mov	r0, r3
 801331e:	3720      	adds	r7, #32
 8013320:	46bd      	mov	sp, r7
 8013322:	bd80      	pop	{r7, pc}

08013324 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8013324:	b580      	push	{r7, lr}
 8013326:	b088      	sub	sp, #32
 8013328:	af00      	add	r7, sp, #0
 801332a:	6078      	str	r0, [r7, #4]
 801332c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801332e:	2300      	movs	r3, #0
 8013330:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8013332:	2303      	movs	r3, #3
 8013334:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013336:	f44f 7380 	mov.w	r3, #256	; 0x100
 801333a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801333c:	2300      	movs	r3, #0
 801333e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013340:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013344:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013346:	f107 0308 	add.w	r3, r7, #8
 801334a:	4619      	mov	r1, r3
 801334c:	6878      	ldr	r0, [r7, #4]
 801334e:	f7ff fd5f 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8013352:	683a      	ldr	r2, [r7, #0]
 8013354:	2103      	movs	r1, #3
 8013356:	6878      	ldr	r0, [r7, #4]
 8013358:	f000 f9c8 	bl	80136ec <SDMMC_GetCmdResp6>
 801335c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801335e:	69fb      	ldr	r3, [r7, #28]
}
 8013360:	4618      	mov	r0, r3
 8013362:	3720      	adds	r7, #32
 8013364:	46bd      	mov	sp, r7
 8013366:	bd80      	pop	{r7, pc}

08013368 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013368:	b580      	push	{r7, lr}
 801336a:	b088      	sub	sp, #32
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]
 8013370:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8013372:	683b      	ldr	r3, [r7, #0]
 8013374:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8013376:	230d      	movs	r3, #13
 8013378:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801337a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801337e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013380:	2300      	movs	r3, #0
 8013382:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013384:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013388:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801338a:	f107 0308 	add.w	r3, r7, #8
 801338e:	4619      	mov	r1, r3
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	f7ff fd3d 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8013396:	f241 3288 	movw	r2, #5000	; 0x1388
 801339a:	210d      	movs	r1, #13
 801339c:	6878      	ldr	r0, [r7, #4]
 801339e:	f000 f829 	bl	80133f4 <SDMMC_GetCmdResp1>
 80133a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80133a4:	69fb      	ldr	r3, [r7, #28]
}
 80133a6:	4618      	mov	r0, r3
 80133a8:	3720      	adds	r7, #32
 80133aa:	46bd      	mov	sp, r7
 80133ac:	bd80      	pop	{r7, pc}

080133ae <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80133ae:	b580      	push	{r7, lr}
 80133b0:	b088      	sub	sp, #32
 80133b2:	af00      	add	r7, sp, #0
 80133b4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80133b6:	2300      	movs	r3, #0
 80133b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80133ba:	230d      	movs	r3, #13
 80133bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80133be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80133c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80133c4:	2300      	movs	r3, #0
 80133c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80133c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80133cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80133ce:	f107 0308 	add.w	r3, r7, #8
 80133d2:	4619      	mov	r1, r3
 80133d4:	6878      	ldr	r0, [r7, #4]
 80133d6:	f7ff fd1b 	bl	8012e10 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 80133da:	f241 3288 	movw	r2, #5000	; 0x1388
 80133de:	210d      	movs	r1, #13
 80133e0:	6878      	ldr	r0, [r7, #4]
 80133e2:	f000 f807 	bl	80133f4 <SDMMC_GetCmdResp1>
 80133e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80133e8:	69fb      	ldr	r3, [r7, #28]
}
 80133ea:	4618      	mov	r0, r3
 80133ec:	3720      	adds	r7, #32
 80133ee:	46bd      	mov	sp, r7
 80133f0:	bd80      	pop	{r7, pc}
	...

080133f4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80133f4:	b580      	push	{r7, lr}
 80133f6:	b088      	sub	sp, #32
 80133f8:	af00      	add	r7, sp, #0
 80133fa:	60f8      	str	r0, [r7, #12]
 80133fc:	460b      	mov	r3, r1
 80133fe:	607a      	str	r2, [r7, #4]
 8013400:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8013402:	4b70      	ldr	r3, [pc, #448]	; (80135c4 <SDMMC_GetCmdResp1+0x1d0>)
 8013404:	681b      	ldr	r3, [r3, #0]
 8013406:	4a70      	ldr	r2, [pc, #448]	; (80135c8 <SDMMC_GetCmdResp1+0x1d4>)
 8013408:	fba2 2303 	umull	r2, r3, r2, r3
 801340c:	0a5a      	lsrs	r2, r3, #9
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	fb02 f303 	mul.w	r3, r2, r3
 8013414:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013416:	69fb      	ldr	r3, [r7, #28]
 8013418:	1e5a      	subs	r2, r3, #1
 801341a:	61fa      	str	r2, [r7, #28]
 801341c:	2b00      	cmp	r3, #0
 801341e:	d102      	bne.n	8013426 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013420:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013424:	e0c9      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801342a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 801342c:	69ba      	ldr	r2, [r7, #24]
 801342e:	4b67      	ldr	r3, [pc, #412]	; (80135cc <SDMMC_GetCmdResp1+0x1d8>)
 8013430:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013432:	2b00      	cmp	r3, #0
 8013434:	d0ef      	beq.n	8013416 <SDMMC_GetCmdResp1+0x22>
 8013436:	69bb      	ldr	r3, [r7, #24]
 8013438:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801343c:	2b00      	cmp	r3, #0
 801343e:	d1ea      	bne.n	8013416 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013440:	68fb      	ldr	r3, [r7, #12]
 8013442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013444:	f003 0304 	and.w	r3, r3, #4
 8013448:	2b00      	cmp	r3, #0
 801344a:	d004      	beq.n	8013456 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	2204      	movs	r2, #4
 8013450:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013452:	2304      	movs	r3, #4
 8013454:	e0b1      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801345a:	f003 0301 	and.w	r3, r3, #1
 801345e:	2b00      	cmp	r3, #0
 8013460:	d004      	beq.n	801346c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	2201      	movs	r2, #1
 8013466:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013468:	2301      	movs	r3, #1
 801346a:	e0a6      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	4a58      	ldr	r2, [pc, #352]	; (80135d0 <SDMMC_GetCmdResp1+0x1dc>)
 8013470:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013472:	68f8      	ldr	r0, [r7, #12]
 8013474:	f7ff fcf6 	bl	8012e64 <SDMMC_GetCommandResponse>
 8013478:	4603      	mov	r3, r0
 801347a:	461a      	mov	r2, r3
 801347c:	7afb      	ldrb	r3, [r7, #11]
 801347e:	4293      	cmp	r3, r2
 8013480:	d001      	beq.n	8013486 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013482:	2301      	movs	r3, #1
 8013484:	e099      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013486:	2100      	movs	r1, #0
 8013488:	68f8      	ldr	r0, [r7, #12]
 801348a:	f7ff fcf8 	bl	8012e7e <SDMMC_GetResponse>
 801348e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8013490:	697a      	ldr	r2, [r7, #20]
 8013492:	4b50      	ldr	r3, [pc, #320]	; (80135d4 <SDMMC_GetCmdResp1+0x1e0>)
 8013494:	4013      	ands	r3, r2
 8013496:	2b00      	cmp	r3, #0
 8013498:	d101      	bne.n	801349e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801349a:	2300      	movs	r3, #0
 801349c:	e08d      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	da02      	bge.n	80134aa <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80134a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80134a8:	e087      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80134aa:	697b      	ldr	r3, [r7, #20]
 80134ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d001      	beq.n	80134b8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80134b4:	2340      	movs	r3, #64	; 0x40
 80134b6:	e080      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80134b8:	697b      	ldr	r3, [r7, #20]
 80134ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d001      	beq.n	80134c6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80134c2:	2380      	movs	r3, #128	; 0x80
 80134c4:	e079      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d002      	beq.n	80134d6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80134d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80134d4:	e071      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80134d6:	697b      	ldr	r3, [r7, #20]
 80134d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d002      	beq.n	80134e6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80134e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80134e4:	e069      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80134e6:	697b      	ldr	r3, [r7, #20]
 80134e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d002      	beq.n	80134f6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80134f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80134f4:	e061      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80134f6:	697b      	ldr	r3, [r7, #20]
 80134f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d002      	beq.n	8013506 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8013500:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013504:	e059      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8013506:	697b      	ldr	r3, [r7, #20]
 8013508:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801350c:	2b00      	cmp	r3, #0
 801350e:	d002      	beq.n	8013516 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013510:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013514:	e051      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8013516:	697b      	ldr	r3, [r7, #20]
 8013518:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801351c:	2b00      	cmp	r3, #0
 801351e:	d002      	beq.n	8013526 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013520:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013524:	e049      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8013526:	697b      	ldr	r3, [r7, #20]
 8013528:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801352c:	2b00      	cmp	r3, #0
 801352e:	d002      	beq.n	8013536 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8013530:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013534:	e041      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8013536:	697b      	ldr	r3, [r7, #20]
 8013538:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801353c:	2b00      	cmp	r3, #0
 801353e:	d002      	beq.n	8013546 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8013540:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013544:	e039      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8013546:	697b      	ldr	r3, [r7, #20]
 8013548:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801354c:	2b00      	cmp	r3, #0
 801354e:	d002      	beq.n	8013556 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8013550:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8013554:	e031      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8013556:	697b      	ldr	r3, [r7, #20]
 8013558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801355c:	2b00      	cmp	r3, #0
 801355e:	d002      	beq.n	8013566 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8013560:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8013564:	e029      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8013566:	697b      	ldr	r3, [r7, #20]
 8013568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801356c:	2b00      	cmp	r3, #0
 801356e:	d002      	beq.n	8013576 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8013570:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013574:	e021      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8013576:	697b      	ldr	r3, [r7, #20]
 8013578:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801357c:	2b00      	cmp	r3, #0
 801357e:	d002      	beq.n	8013586 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8013580:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013584:	e019      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8013586:	697b      	ldr	r3, [r7, #20]
 8013588:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801358c:	2b00      	cmp	r3, #0
 801358e:	d002      	beq.n	8013596 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8013590:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8013594:	e011      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8013596:	697b      	ldr	r3, [r7, #20]
 8013598:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801359c:	2b00      	cmp	r3, #0
 801359e:	d002      	beq.n	80135a6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80135a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80135a4:	e009      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80135a6:	697b      	ldr	r3, [r7, #20]
 80135a8:	f003 0308 	and.w	r3, r3, #8
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d002      	beq.n	80135b6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80135b0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80135b4:	e001      	b.n	80135ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80135b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80135ba:	4618      	mov	r0, r3
 80135bc:	3720      	adds	r7, #32
 80135be:	46bd      	mov	sp, r7
 80135c0:	bd80      	pop	{r7, pc}
 80135c2:	bf00      	nop
 80135c4:	2400002c 	.word	0x2400002c
 80135c8:	10624dd3 	.word	0x10624dd3
 80135cc:	00200045 	.word	0x00200045
 80135d0:	002000c5 	.word	0x002000c5
 80135d4:	fdffe008 	.word	0xfdffe008

080135d8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80135d8:	b480      	push	{r7}
 80135da:	b085      	sub	sp, #20
 80135dc:	af00      	add	r7, sp, #0
 80135de:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80135e0:	4b1f      	ldr	r3, [pc, #124]	; (8013660 <SDMMC_GetCmdResp2+0x88>)
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	4a1f      	ldr	r2, [pc, #124]	; (8013664 <SDMMC_GetCmdResp2+0x8c>)
 80135e6:	fba2 2303 	umull	r2, r3, r2, r3
 80135ea:	0a5b      	lsrs	r3, r3, #9
 80135ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80135f0:	fb02 f303 	mul.w	r3, r2, r3
 80135f4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80135f6:	68fb      	ldr	r3, [r7, #12]
 80135f8:	1e5a      	subs	r2, r3, #1
 80135fa:	60fa      	str	r2, [r7, #12]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d102      	bne.n	8013606 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013600:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013604:	e026      	b.n	8013654 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801360a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801360c:	68bb      	ldr	r3, [r7, #8]
 801360e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013612:	2b00      	cmp	r3, #0
 8013614:	d0ef      	beq.n	80135f6 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013616:	68bb      	ldr	r3, [r7, #8]
 8013618:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801361c:	2b00      	cmp	r3, #0
 801361e:	d1ea      	bne.n	80135f6 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013624:	f003 0304 	and.w	r3, r3, #4
 8013628:	2b00      	cmp	r3, #0
 801362a:	d004      	beq.n	8013636 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	2204      	movs	r2, #4
 8013630:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013632:	2304      	movs	r3, #4
 8013634:	e00e      	b.n	8013654 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801363a:	f003 0301 	and.w	r3, r3, #1
 801363e:	2b00      	cmp	r3, #0
 8013640:	d004      	beq.n	801364c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	2201      	movs	r2, #1
 8013646:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013648:	2301      	movs	r3, #1
 801364a:	e003      	b.n	8013654 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	4a06      	ldr	r2, [pc, #24]	; (8013668 <SDMMC_GetCmdResp2+0x90>)
 8013650:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013652:	2300      	movs	r3, #0
}
 8013654:	4618      	mov	r0, r3
 8013656:	3714      	adds	r7, #20
 8013658:	46bd      	mov	sp, r7
 801365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801365e:	4770      	bx	lr
 8013660:	2400002c 	.word	0x2400002c
 8013664:	10624dd3 	.word	0x10624dd3
 8013668:	002000c5 	.word	0x002000c5

0801366c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 801366c:	b480      	push	{r7}
 801366e:	b085      	sub	sp, #20
 8013670:	af00      	add	r7, sp, #0
 8013672:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013674:	4b1a      	ldr	r3, [pc, #104]	; (80136e0 <SDMMC_GetCmdResp3+0x74>)
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	4a1a      	ldr	r2, [pc, #104]	; (80136e4 <SDMMC_GetCmdResp3+0x78>)
 801367a:	fba2 2303 	umull	r2, r3, r2, r3
 801367e:	0a5b      	lsrs	r3, r3, #9
 8013680:	f241 3288 	movw	r2, #5000	; 0x1388
 8013684:	fb02 f303 	mul.w	r3, r2, r3
 8013688:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	1e5a      	subs	r2, r3, #1
 801368e:	60fa      	str	r2, [r7, #12]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d102      	bne.n	801369a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013694:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013698:	e01b      	b.n	80136d2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801369e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80136a0:	68bb      	ldr	r3, [r7, #8]
 80136a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d0ef      	beq.n	801368a <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80136aa:	68bb      	ldr	r3, [r7, #8]
 80136ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d1ea      	bne.n	801368a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80136b8:	f003 0304 	and.w	r3, r3, #4
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d004      	beq.n	80136ca <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	2204      	movs	r2, #4
 80136c4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80136c6:	2304      	movs	r3, #4
 80136c8:	e003      	b.n	80136d2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	4a06      	ldr	r2, [pc, #24]	; (80136e8 <SDMMC_GetCmdResp3+0x7c>)
 80136ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80136d0:	2300      	movs	r3, #0
}
 80136d2:	4618      	mov	r0, r3
 80136d4:	3714      	adds	r7, #20
 80136d6:	46bd      	mov	sp, r7
 80136d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136dc:	4770      	bx	lr
 80136de:	bf00      	nop
 80136e0:	2400002c 	.word	0x2400002c
 80136e4:	10624dd3 	.word	0x10624dd3
 80136e8:	002000c5 	.word	0x002000c5

080136ec <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80136ec:	b580      	push	{r7, lr}
 80136ee:	b088      	sub	sp, #32
 80136f0:	af00      	add	r7, sp, #0
 80136f2:	60f8      	str	r0, [r7, #12]
 80136f4:	460b      	mov	r3, r1
 80136f6:	607a      	str	r2, [r7, #4]
 80136f8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80136fa:	4b35      	ldr	r3, [pc, #212]	; (80137d0 <SDMMC_GetCmdResp6+0xe4>)
 80136fc:	681b      	ldr	r3, [r3, #0]
 80136fe:	4a35      	ldr	r2, [pc, #212]	; (80137d4 <SDMMC_GetCmdResp6+0xe8>)
 8013700:	fba2 2303 	umull	r2, r3, r2, r3
 8013704:	0a5b      	lsrs	r3, r3, #9
 8013706:	f241 3288 	movw	r2, #5000	; 0x1388
 801370a:	fb02 f303 	mul.w	r3, r2, r3
 801370e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013710:	69fb      	ldr	r3, [r7, #28]
 8013712:	1e5a      	subs	r2, r3, #1
 8013714:	61fa      	str	r2, [r7, #28]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d102      	bne.n	8013720 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801371a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801371e:	e052      	b.n	80137c6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013724:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013726:	69bb      	ldr	r3, [r7, #24]
 8013728:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801372c:	2b00      	cmp	r3, #0
 801372e:	d0ef      	beq.n	8013710 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013730:	69bb      	ldr	r3, [r7, #24]
 8013732:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013736:	2b00      	cmp	r3, #0
 8013738:	d1ea      	bne.n	8013710 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801373e:	f003 0304 	and.w	r3, r3, #4
 8013742:	2b00      	cmp	r3, #0
 8013744:	d004      	beq.n	8013750 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	2204      	movs	r2, #4
 801374a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801374c:	2304      	movs	r3, #4
 801374e:	e03a      	b.n	80137c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013754:	f003 0301 	and.w	r3, r3, #1
 8013758:	2b00      	cmp	r3, #0
 801375a:	d004      	beq.n	8013766 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	2201      	movs	r2, #1
 8013760:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013762:	2301      	movs	r3, #1
 8013764:	e02f      	b.n	80137c6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013766:	68f8      	ldr	r0, [r7, #12]
 8013768:	f7ff fb7c 	bl	8012e64 <SDMMC_GetCommandResponse>
 801376c:	4603      	mov	r3, r0
 801376e:	461a      	mov	r2, r3
 8013770:	7afb      	ldrb	r3, [r7, #11]
 8013772:	4293      	cmp	r3, r2
 8013774:	d001      	beq.n	801377a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013776:	2301      	movs	r3, #1
 8013778:	e025      	b.n	80137c6 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	4a16      	ldr	r2, [pc, #88]	; (80137d8 <SDMMC_GetCmdResp6+0xec>)
 801377e:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013780:	2100      	movs	r1, #0
 8013782:	68f8      	ldr	r0, [r7, #12]
 8013784:	f7ff fb7b 	bl	8012e7e <SDMMC_GetResponse>
 8013788:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801378a:	697b      	ldr	r3, [r7, #20]
 801378c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8013790:	2b00      	cmp	r3, #0
 8013792:	d106      	bne.n	80137a2 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8013794:	697b      	ldr	r3, [r7, #20]
 8013796:	0c1b      	lsrs	r3, r3, #16
 8013798:	b29a      	uxth	r2, r3
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 801379e:	2300      	movs	r3, #0
 80137a0:	e011      	b.n	80137c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80137a2:	697b      	ldr	r3, [r7, #20]
 80137a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d002      	beq.n	80137b2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80137ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80137b0:	e009      	b.n	80137c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80137b2:	697b      	ldr	r3, [r7, #20]
 80137b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d002      	beq.n	80137c2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80137bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80137c0:	e001      	b.n	80137c6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80137c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80137c6:	4618      	mov	r0, r3
 80137c8:	3720      	adds	r7, #32
 80137ca:	46bd      	mov	sp, r7
 80137cc:	bd80      	pop	{r7, pc}
 80137ce:	bf00      	nop
 80137d0:	2400002c 	.word	0x2400002c
 80137d4:	10624dd3 	.word	0x10624dd3
 80137d8:	002000c5 	.word	0x002000c5

080137dc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80137dc:	b480      	push	{r7}
 80137de:	b085      	sub	sp, #20
 80137e0:	af00      	add	r7, sp, #0
 80137e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80137e4:	4b22      	ldr	r3, [pc, #136]	; (8013870 <SDMMC_GetCmdResp7+0x94>)
 80137e6:	681b      	ldr	r3, [r3, #0]
 80137e8:	4a22      	ldr	r2, [pc, #136]	; (8013874 <SDMMC_GetCmdResp7+0x98>)
 80137ea:	fba2 2303 	umull	r2, r3, r2, r3
 80137ee:	0a5b      	lsrs	r3, r3, #9
 80137f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80137f4:	fb02 f303 	mul.w	r3, r2, r3
 80137f8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	1e5a      	subs	r2, r3, #1
 80137fe:	60fa      	str	r2, [r7, #12]
 8013800:	2b00      	cmp	r3, #0
 8013802:	d102      	bne.n	801380a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013804:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013808:	e02c      	b.n	8013864 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801380e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013810:	68bb      	ldr	r3, [r7, #8]
 8013812:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013816:	2b00      	cmp	r3, #0
 8013818:	d0ef      	beq.n	80137fa <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801381a:	68bb      	ldr	r3, [r7, #8]
 801381c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013820:	2b00      	cmp	r3, #0
 8013822:	d1ea      	bne.n	80137fa <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013828:	f003 0304 	and.w	r3, r3, #4
 801382c:	2b00      	cmp	r3, #0
 801382e:	d004      	beq.n	801383a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	2204      	movs	r2, #4
 8013834:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013836:	2304      	movs	r3, #4
 8013838:	e014      	b.n	8013864 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801383e:	f003 0301 	and.w	r3, r3, #1
 8013842:	2b00      	cmp	r3, #0
 8013844:	d004      	beq.n	8013850 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	2201      	movs	r2, #1
 801384a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801384c:	2301      	movs	r3, #1
 801384e:	e009      	b.n	8013864 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013858:	2b00      	cmp	r3, #0
 801385a:	d002      	beq.n	8013862 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	2240      	movs	r2, #64	; 0x40
 8013860:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013862:	2300      	movs	r3, #0

}
 8013864:	4618      	mov	r0, r3
 8013866:	3714      	adds	r7, #20
 8013868:	46bd      	mov	sp, r7
 801386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801386e:	4770      	bx	lr
 8013870:	2400002c 	.word	0x2400002c
 8013874:	10624dd3 	.word	0x10624dd3

08013878 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8013878:	b480      	push	{r7}
 801387a:	b085      	sub	sp, #20
 801387c:	af00      	add	r7, sp, #0
 801387e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013880:	4b11      	ldr	r3, [pc, #68]	; (80138c8 <SDMMC_GetCmdError+0x50>)
 8013882:	681b      	ldr	r3, [r3, #0]
 8013884:	4a11      	ldr	r2, [pc, #68]	; (80138cc <SDMMC_GetCmdError+0x54>)
 8013886:	fba2 2303 	umull	r2, r3, r2, r3
 801388a:	0a5b      	lsrs	r3, r3, #9
 801388c:	f241 3288 	movw	r2, #5000	; 0x1388
 8013890:	fb02 f303 	mul.w	r3, r2, r3
 8013894:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	1e5a      	subs	r2, r3, #1
 801389a:	60fa      	str	r2, [r7, #12]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d102      	bne.n	80138a6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80138a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80138a4:	e009      	b.n	80138ba <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80138aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80138ae:	2b00      	cmp	r3, #0
 80138b0:	d0f1      	beq.n	8013896 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	4a06      	ldr	r2, [pc, #24]	; (80138d0 <SDMMC_GetCmdError+0x58>)
 80138b6:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80138b8:	2300      	movs	r3, #0
}
 80138ba:	4618      	mov	r0, r3
 80138bc:	3714      	adds	r7, #20
 80138be:	46bd      	mov	sp, r7
 80138c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138c4:	4770      	bx	lr
 80138c6:	bf00      	nop
 80138c8:	2400002c 	.word	0x2400002c
 80138cc:	10624dd3 	.word	0x10624dd3
 80138d0:	002000c5 	.word	0x002000c5

080138d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80138d4:	b084      	sub	sp, #16
 80138d6:	b580      	push	{r7, lr}
 80138d8:	b084      	sub	sp, #16
 80138da:	af00      	add	r7, sp, #0
 80138dc:	6078      	str	r0, [r7, #4]
 80138de:	f107 001c 	add.w	r0, r7, #28
 80138e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80138e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138e8:	2b01      	cmp	r3, #1
 80138ea:	d120      	bne.n	801392e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80138f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	68da      	ldr	r2, [r3, #12]
 80138fc:	4b2a      	ldr	r3, [pc, #168]	; (80139a8 <USB_CoreInit+0xd4>)
 80138fe:	4013      	ands	r3, r2
 8013900:	687a      	ldr	r2, [r7, #4]
 8013902:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	68db      	ldr	r3, [r3, #12]
 8013908:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013910:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013912:	2b01      	cmp	r3, #1
 8013914:	d105      	bne.n	8013922 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	68db      	ldr	r3, [r3, #12]
 801391a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013922:	6878      	ldr	r0, [r7, #4]
 8013924:	f001 faf8 	bl	8014f18 <USB_CoreReset>
 8013928:	4603      	mov	r3, r0
 801392a:	73fb      	strb	r3, [r7, #15]
 801392c:	e01a      	b.n	8013964 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	68db      	ldr	r3, [r3, #12]
 8013932:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801393a:	6878      	ldr	r0, [r7, #4]
 801393c:	f001 faec 	bl	8014f18 <USB_CoreReset>
 8013940:	4603      	mov	r3, r0
 8013942:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013946:	2b00      	cmp	r3, #0
 8013948:	d106      	bne.n	8013958 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801394e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	639a      	str	r2, [r3, #56]	; 0x38
 8013956:	e005      	b.n	8013964 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801395c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013966:	2b01      	cmp	r3, #1
 8013968:	d116      	bne.n	8013998 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801396e:	b29a      	uxth	r2, r3
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8013978:	4b0c      	ldr	r3, [pc, #48]	; (80139ac <USB_CoreInit+0xd8>)
 801397a:	4313      	orrs	r3, r2
 801397c:	687a      	ldr	r2, [r7, #4]
 801397e:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	689b      	ldr	r3, [r3, #8]
 8013984:	f043 0206 	orr.w	r2, r3, #6
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	689b      	ldr	r3, [r3, #8]
 8013990:	f043 0220 	orr.w	r2, r3, #32
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013998:	7bfb      	ldrb	r3, [r7, #15]
}
 801399a:	4618      	mov	r0, r3
 801399c:	3710      	adds	r7, #16
 801399e:	46bd      	mov	sp, r7
 80139a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80139a4:	b004      	add	sp, #16
 80139a6:	4770      	bx	lr
 80139a8:	ffbdffbf 	.word	0xffbdffbf
 80139ac:	03ee0000 	.word	0x03ee0000

080139b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80139b0:	b480      	push	{r7}
 80139b2:	b087      	sub	sp, #28
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	60f8      	str	r0, [r7, #12]
 80139b8:	60b9      	str	r1, [r7, #8]
 80139ba:	4613      	mov	r3, r2
 80139bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80139be:	79fb      	ldrb	r3, [r7, #7]
 80139c0:	2b02      	cmp	r3, #2
 80139c2:	d165      	bne.n	8013a90 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80139c4:	68bb      	ldr	r3, [r7, #8]
 80139c6:	4a41      	ldr	r2, [pc, #260]	; (8013acc <USB_SetTurnaroundTime+0x11c>)
 80139c8:	4293      	cmp	r3, r2
 80139ca:	d906      	bls.n	80139da <USB_SetTurnaroundTime+0x2a>
 80139cc:	68bb      	ldr	r3, [r7, #8]
 80139ce:	4a40      	ldr	r2, [pc, #256]	; (8013ad0 <USB_SetTurnaroundTime+0x120>)
 80139d0:	4293      	cmp	r3, r2
 80139d2:	d202      	bcs.n	80139da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80139d4:	230f      	movs	r3, #15
 80139d6:	617b      	str	r3, [r7, #20]
 80139d8:	e062      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80139da:	68bb      	ldr	r3, [r7, #8]
 80139dc:	4a3c      	ldr	r2, [pc, #240]	; (8013ad0 <USB_SetTurnaroundTime+0x120>)
 80139de:	4293      	cmp	r3, r2
 80139e0:	d306      	bcc.n	80139f0 <USB_SetTurnaroundTime+0x40>
 80139e2:	68bb      	ldr	r3, [r7, #8]
 80139e4:	4a3b      	ldr	r2, [pc, #236]	; (8013ad4 <USB_SetTurnaroundTime+0x124>)
 80139e6:	4293      	cmp	r3, r2
 80139e8:	d202      	bcs.n	80139f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80139ea:	230e      	movs	r3, #14
 80139ec:	617b      	str	r3, [r7, #20]
 80139ee:	e057      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80139f0:	68bb      	ldr	r3, [r7, #8]
 80139f2:	4a38      	ldr	r2, [pc, #224]	; (8013ad4 <USB_SetTurnaroundTime+0x124>)
 80139f4:	4293      	cmp	r3, r2
 80139f6:	d306      	bcc.n	8013a06 <USB_SetTurnaroundTime+0x56>
 80139f8:	68bb      	ldr	r3, [r7, #8]
 80139fa:	4a37      	ldr	r2, [pc, #220]	; (8013ad8 <USB_SetTurnaroundTime+0x128>)
 80139fc:	4293      	cmp	r3, r2
 80139fe:	d202      	bcs.n	8013a06 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013a00:	230d      	movs	r3, #13
 8013a02:	617b      	str	r3, [r7, #20]
 8013a04:	e04c      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013a06:	68bb      	ldr	r3, [r7, #8]
 8013a08:	4a33      	ldr	r2, [pc, #204]	; (8013ad8 <USB_SetTurnaroundTime+0x128>)
 8013a0a:	4293      	cmp	r3, r2
 8013a0c:	d306      	bcc.n	8013a1c <USB_SetTurnaroundTime+0x6c>
 8013a0e:	68bb      	ldr	r3, [r7, #8]
 8013a10:	4a32      	ldr	r2, [pc, #200]	; (8013adc <USB_SetTurnaroundTime+0x12c>)
 8013a12:	4293      	cmp	r3, r2
 8013a14:	d802      	bhi.n	8013a1c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013a16:	230c      	movs	r3, #12
 8013a18:	617b      	str	r3, [r7, #20]
 8013a1a:	e041      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013a1c:	68bb      	ldr	r3, [r7, #8]
 8013a1e:	4a2f      	ldr	r2, [pc, #188]	; (8013adc <USB_SetTurnaroundTime+0x12c>)
 8013a20:	4293      	cmp	r3, r2
 8013a22:	d906      	bls.n	8013a32 <USB_SetTurnaroundTime+0x82>
 8013a24:	68bb      	ldr	r3, [r7, #8]
 8013a26:	4a2e      	ldr	r2, [pc, #184]	; (8013ae0 <USB_SetTurnaroundTime+0x130>)
 8013a28:	4293      	cmp	r3, r2
 8013a2a:	d802      	bhi.n	8013a32 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013a2c:	230b      	movs	r3, #11
 8013a2e:	617b      	str	r3, [r7, #20]
 8013a30:	e036      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013a32:	68bb      	ldr	r3, [r7, #8]
 8013a34:	4a2a      	ldr	r2, [pc, #168]	; (8013ae0 <USB_SetTurnaroundTime+0x130>)
 8013a36:	4293      	cmp	r3, r2
 8013a38:	d906      	bls.n	8013a48 <USB_SetTurnaroundTime+0x98>
 8013a3a:	68bb      	ldr	r3, [r7, #8]
 8013a3c:	4a29      	ldr	r2, [pc, #164]	; (8013ae4 <USB_SetTurnaroundTime+0x134>)
 8013a3e:	4293      	cmp	r3, r2
 8013a40:	d802      	bhi.n	8013a48 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013a42:	230a      	movs	r3, #10
 8013a44:	617b      	str	r3, [r7, #20]
 8013a46:	e02b      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013a48:	68bb      	ldr	r3, [r7, #8]
 8013a4a:	4a26      	ldr	r2, [pc, #152]	; (8013ae4 <USB_SetTurnaroundTime+0x134>)
 8013a4c:	4293      	cmp	r3, r2
 8013a4e:	d906      	bls.n	8013a5e <USB_SetTurnaroundTime+0xae>
 8013a50:	68bb      	ldr	r3, [r7, #8]
 8013a52:	4a25      	ldr	r2, [pc, #148]	; (8013ae8 <USB_SetTurnaroundTime+0x138>)
 8013a54:	4293      	cmp	r3, r2
 8013a56:	d202      	bcs.n	8013a5e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013a58:	2309      	movs	r3, #9
 8013a5a:	617b      	str	r3, [r7, #20]
 8013a5c:	e020      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013a5e:	68bb      	ldr	r3, [r7, #8]
 8013a60:	4a21      	ldr	r2, [pc, #132]	; (8013ae8 <USB_SetTurnaroundTime+0x138>)
 8013a62:	4293      	cmp	r3, r2
 8013a64:	d306      	bcc.n	8013a74 <USB_SetTurnaroundTime+0xc4>
 8013a66:	68bb      	ldr	r3, [r7, #8]
 8013a68:	4a20      	ldr	r2, [pc, #128]	; (8013aec <USB_SetTurnaroundTime+0x13c>)
 8013a6a:	4293      	cmp	r3, r2
 8013a6c:	d802      	bhi.n	8013a74 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013a6e:	2308      	movs	r3, #8
 8013a70:	617b      	str	r3, [r7, #20]
 8013a72:	e015      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013a74:	68bb      	ldr	r3, [r7, #8]
 8013a76:	4a1d      	ldr	r2, [pc, #116]	; (8013aec <USB_SetTurnaroundTime+0x13c>)
 8013a78:	4293      	cmp	r3, r2
 8013a7a:	d906      	bls.n	8013a8a <USB_SetTurnaroundTime+0xda>
 8013a7c:	68bb      	ldr	r3, [r7, #8]
 8013a7e:	4a1c      	ldr	r2, [pc, #112]	; (8013af0 <USB_SetTurnaroundTime+0x140>)
 8013a80:	4293      	cmp	r3, r2
 8013a82:	d202      	bcs.n	8013a8a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013a84:	2307      	movs	r3, #7
 8013a86:	617b      	str	r3, [r7, #20]
 8013a88:	e00a      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013a8a:	2306      	movs	r3, #6
 8013a8c:	617b      	str	r3, [r7, #20]
 8013a8e:	e007      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013a90:	79fb      	ldrb	r3, [r7, #7]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d102      	bne.n	8013a9c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013a96:	2309      	movs	r3, #9
 8013a98:	617b      	str	r3, [r7, #20]
 8013a9a:	e001      	b.n	8013aa0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013a9c:	2309      	movs	r3, #9
 8013a9e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	68db      	ldr	r3, [r3, #12]
 8013aa4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	68da      	ldr	r2, [r3, #12]
 8013ab0:	697b      	ldr	r3, [r7, #20]
 8013ab2:	029b      	lsls	r3, r3, #10
 8013ab4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8013ab8:	431a      	orrs	r2, r3
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013abe:	2300      	movs	r3, #0
}
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	371c      	adds	r7, #28
 8013ac4:	46bd      	mov	sp, r7
 8013ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aca:	4770      	bx	lr
 8013acc:	00d8acbf 	.word	0x00d8acbf
 8013ad0:	00e4e1c0 	.word	0x00e4e1c0
 8013ad4:	00f42400 	.word	0x00f42400
 8013ad8:	01067380 	.word	0x01067380
 8013adc:	011a499f 	.word	0x011a499f
 8013ae0:	01312cff 	.word	0x01312cff
 8013ae4:	014ca43f 	.word	0x014ca43f
 8013ae8:	016e3600 	.word	0x016e3600
 8013aec:	01a6ab1f 	.word	0x01a6ab1f
 8013af0:	01e84800 	.word	0x01e84800

08013af4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013af4:	b480      	push	{r7}
 8013af6:	b083      	sub	sp, #12
 8013af8:	af00      	add	r7, sp, #0
 8013afa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	689b      	ldr	r3, [r3, #8]
 8013b00:	f043 0201 	orr.w	r2, r3, #1
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013b08:	2300      	movs	r3, #0
}
 8013b0a:	4618      	mov	r0, r3
 8013b0c:	370c      	adds	r7, #12
 8013b0e:	46bd      	mov	sp, r7
 8013b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b14:	4770      	bx	lr

08013b16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013b16:	b480      	push	{r7}
 8013b18:	b083      	sub	sp, #12
 8013b1a:	af00      	add	r7, sp, #0
 8013b1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	689b      	ldr	r3, [r3, #8]
 8013b22:	f023 0201 	bic.w	r2, r3, #1
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013b2a:	2300      	movs	r3, #0
}
 8013b2c:	4618      	mov	r0, r3
 8013b2e:	370c      	adds	r7, #12
 8013b30:	46bd      	mov	sp, r7
 8013b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b36:	4770      	bx	lr

08013b38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013b38:	b580      	push	{r7, lr}
 8013b3a:	b084      	sub	sp, #16
 8013b3c:	af00      	add	r7, sp, #0
 8013b3e:	6078      	str	r0, [r7, #4]
 8013b40:	460b      	mov	r3, r1
 8013b42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013b44:	2300      	movs	r3, #0
 8013b46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	68db      	ldr	r3, [r3, #12]
 8013b4c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013b54:	78fb      	ldrb	r3, [r7, #3]
 8013b56:	2b01      	cmp	r3, #1
 8013b58:	d115      	bne.n	8013b86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	68db      	ldr	r3, [r3, #12]
 8013b5e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013b66:	2001      	movs	r0, #1
 8013b68:	f7f0 fbb6 	bl	80042d8 <HAL_Delay>
      ms++;
 8013b6c:	68fb      	ldr	r3, [r7, #12]
 8013b6e:	3301      	adds	r3, #1
 8013b70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8013b72:	6878      	ldr	r0, [r7, #4]
 8013b74:	f001 f93f 	bl	8014df6 <USB_GetMode>
 8013b78:	4603      	mov	r3, r0
 8013b7a:	2b01      	cmp	r3, #1
 8013b7c:	d01e      	beq.n	8013bbc <USB_SetCurrentMode+0x84>
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	2b31      	cmp	r3, #49	; 0x31
 8013b82:	d9f0      	bls.n	8013b66 <USB_SetCurrentMode+0x2e>
 8013b84:	e01a      	b.n	8013bbc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013b86:	78fb      	ldrb	r3, [r7, #3]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d115      	bne.n	8013bb8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	68db      	ldr	r3, [r3, #12]
 8013b90:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013b98:	2001      	movs	r0, #1
 8013b9a:	f7f0 fb9d 	bl	80042d8 <HAL_Delay>
      ms++;
 8013b9e:	68fb      	ldr	r3, [r7, #12]
 8013ba0:	3301      	adds	r3, #1
 8013ba2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8013ba4:	6878      	ldr	r0, [r7, #4]
 8013ba6:	f001 f926 	bl	8014df6 <USB_GetMode>
 8013baa:	4603      	mov	r3, r0
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d005      	beq.n	8013bbc <USB_SetCurrentMode+0x84>
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	2b31      	cmp	r3, #49	; 0x31
 8013bb4:	d9f0      	bls.n	8013b98 <USB_SetCurrentMode+0x60>
 8013bb6:	e001      	b.n	8013bbc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013bb8:	2301      	movs	r3, #1
 8013bba:	e005      	b.n	8013bc8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	2b32      	cmp	r3, #50	; 0x32
 8013bc0:	d101      	bne.n	8013bc6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013bc2:	2301      	movs	r3, #1
 8013bc4:	e000      	b.n	8013bc8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013bc6:	2300      	movs	r3, #0
}
 8013bc8:	4618      	mov	r0, r3
 8013bca:	3710      	adds	r7, #16
 8013bcc:	46bd      	mov	sp, r7
 8013bce:	bd80      	pop	{r7, pc}

08013bd0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013bd0:	b084      	sub	sp, #16
 8013bd2:	b580      	push	{r7, lr}
 8013bd4:	b086      	sub	sp, #24
 8013bd6:	af00      	add	r7, sp, #0
 8013bd8:	6078      	str	r0, [r7, #4]
 8013bda:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8013bde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013be2:	2300      	movs	r3, #0
 8013be4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013bea:	2300      	movs	r3, #0
 8013bec:	613b      	str	r3, [r7, #16]
 8013bee:	e009      	b.n	8013c04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013bf0:	687a      	ldr	r2, [r7, #4]
 8013bf2:	693b      	ldr	r3, [r7, #16]
 8013bf4:	3340      	adds	r3, #64	; 0x40
 8013bf6:	009b      	lsls	r3, r3, #2
 8013bf8:	4413      	add	r3, r2
 8013bfa:	2200      	movs	r2, #0
 8013bfc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013bfe:	693b      	ldr	r3, [r7, #16]
 8013c00:	3301      	adds	r3, #1
 8013c02:	613b      	str	r3, [r7, #16]
 8013c04:	693b      	ldr	r3, [r7, #16]
 8013c06:	2b0e      	cmp	r3, #14
 8013c08:	d9f2      	bls.n	8013bf0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013c0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d11c      	bne.n	8013c4a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013c16:	685b      	ldr	r3, [r3, #4]
 8013c18:	68fa      	ldr	r2, [r7, #12]
 8013c1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013c1e:	f043 0302 	orr.w	r3, r3, #2
 8013c22:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013c28:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	601a      	str	r2, [r3, #0]
 8013c48:	e005      	b.n	8013c56 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013c4e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013c5c:	461a      	mov	r2, r3
 8013c5e:	2300      	movs	r3, #0
 8013c60:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013c68:	4619      	mov	r1, r3
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013c70:	461a      	mov	r2, r3
 8013c72:	680b      	ldr	r3, [r1, #0]
 8013c74:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c78:	2b01      	cmp	r3, #1
 8013c7a:	d10c      	bne.n	8013c96 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d104      	bne.n	8013c8c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8013c82:	2100      	movs	r1, #0
 8013c84:	6878      	ldr	r0, [r7, #4]
 8013c86:	f000 f965 	bl	8013f54 <USB_SetDevSpeed>
 8013c8a:	e008      	b.n	8013c9e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8013c8c:	2101      	movs	r1, #1
 8013c8e:	6878      	ldr	r0, [r7, #4]
 8013c90:	f000 f960 	bl	8013f54 <USB_SetDevSpeed>
 8013c94:	e003      	b.n	8013c9e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013c96:	2103      	movs	r1, #3
 8013c98:	6878      	ldr	r0, [r7, #4]
 8013c9a:	f000 f95b 	bl	8013f54 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013c9e:	2110      	movs	r1, #16
 8013ca0:	6878      	ldr	r0, [r7, #4]
 8013ca2:	f000 f8f3 	bl	8013e8c <USB_FlushTxFifo>
 8013ca6:	4603      	mov	r3, r0
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d001      	beq.n	8013cb0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8013cac:	2301      	movs	r3, #1
 8013cae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013cb0:	6878      	ldr	r0, [r7, #4]
 8013cb2:	f000 f91f 	bl	8013ef4 <USB_FlushRxFifo>
 8013cb6:	4603      	mov	r3, r0
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d001      	beq.n	8013cc0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8013cbc:	2301      	movs	r3, #1
 8013cbe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013cc6:	461a      	mov	r2, r3
 8013cc8:	2300      	movs	r3, #0
 8013cca:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013ccc:	68fb      	ldr	r3, [r7, #12]
 8013cce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013cd2:	461a      	mov	r2, r3
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013cd8:	68fb      	ldr	r3, [r7, #12]
 8013cda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013cde:	461a      	mov	r2, r3
 8013ce0:	2300      	movs	r3, #0
 8013ce2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013ce4:	2300      	movs	r3, #0
 8013ce6:	613b      	str	r3, [r7, #16]
 8013ce8:	e043      	b.n	8013d72 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013cea:	693b      	ldr	r3, [r7, #16]
 8013cec:	015a      	lsls	r2, r3, #5
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	4413      	add	r3, r2
 8013cf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013cfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013d00:	d118      	bne.n	8013d34 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8013d02:	693b      	ldr	r3, [r7, #16]
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d10a      	bne.n	8013d1e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013d08:	693b      	ldr	r3, [r7, #16]
 8013d0a:	015a      	lsls	r2, r3, #5
 8013d0c:	68fb      	ldr	r3, [r7, #12]
 8013d0e:	4413      	add	r3, r2
 8013d10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d14:	461a      	mov	r2, r3
 8013d16:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8013d1a:	6013      	str	r3, [r2, #0]
 8013d1c:	e013      	b.n	8013d46 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013d1e:	693b      	ldr	r3, [r7, #16]
 8013d20:	015a      	lsls	r2, r3, #5
 8013d22:	68fb      	ldr	r3, [r7, #12]
 8013d24:	4413      	add	r3, r2
 8013d26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d2a:	461a      	mov	r2, r3
 8013d2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8013d30:	6013      	str	r3, [r2, #0]
 8013d32:	e008      	b.n	8013d46 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013d34:	693b      	ldr	r3, [r7, #16]
 8013d36:	015a      	lsls	r2, r3, #5
 8013d38:	68fb      	ldr	r3, [r7, #12]
 8013d3a:	4413      	add	r3, r2
 8013d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d40:	461a      	mov	r2, r3
 8013d42:	2300      	movs	r3, #0
 8013d44:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013d46:	693b      	ldr	r3, [r7, #16]
 8013d48:	015a      	lsls	r2, r3, #5
 8013d4a:	68fb      	ldr	r3, [r7, #12]
 8013d4c:	4413      	add	r3, r2
 8013d4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d52:	461a      	mov	r2, r3
 8013d54:	2300      	movs	r3, #0
 8013d56:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013d58:	693b      	ldr	r3, [r7, #16]
 8013d5a:	015a      	lsls	r2, r3, #5
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	4413      	add	r3, r2
 8013d60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d64:	461a      	mov	r2, r3
 8013d66:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8013d6a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013d6c:	693b      	ldr	r3, [r7, #16]
 8013d6e:	3301      	adds	r3, #1
 8013d70:	613b      	str	r3, [r7, #16]
 8013d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d74:	693a      	ldr	r2, [r7, #16]
 8013d76:	429a      	cmp	r2, r3
 8013d78:	d3b7      	bcc.n	8013cea <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	613b      	str	r3, [r7, #16]
 8013d7e:	e043      	b.n	8013e08 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013d80:	693b      	ldr	r3, [r7, #16]
 8013d82:	015a      	lsls	r2, r3, #5
 8013d84:	68fb      	ldr	r3, [r7, #12]
 8013d86:	4413      	add	r3, r2
 8013d88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013d92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013d96:	d118      	bne.n	8013dca <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8013d98:	693b      	ldr	r3, [r7, #16]
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d10a      	bne.n	8013db4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013d9e:	693b      	ldr	r3, [r7, #16]
 8013da0:	015a      	lsls	r2, r3, #5
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	4413      	add	r3, r2
 8013da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013daa:	461a      	mov	r2, r3
 8013dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8013db0:	6013      	str	r3, [r2, #0]
 8013db2:	e013      	b.n	8013ddc <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013db4:	693b      	ldr	r3, [r7, #16]
 8013db6:	015a      	lsls	r2, r3, #5
 8013db8:	68fb      	ldr	r3, [r7, #12]
 8013dba:	4413      	add	r3, r2
 8013dbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013dc0:	461a      	mov	r2, r3
 8013dc2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8013dc6:	6013      	str	r3, [r2, #0]
 8013dc8:	e008      	b.n	8013ddc <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013dca:	693b      	ldr	r3, [r7, #16]
 8013dcc:	015a      	lsls	r2, r3, #5
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	4413      	add	r3, r2
 8013dd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013dd6:	461a      	mov	r2, r3
 8013dd8:	2300      	movs	r3, #0
 8013dda:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013ddc:	693b      	ldr	r3, [r7, #16]
 8013dde:	015a      	lsls	r2, r3, #5
 8013de0:	68fb      	ldr	r3, [r7, #12]
 8013de2:	4413      	add	r3, r2
 8013de4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013de8:	461a      	mov	r2, r3
 8013dea:	2300      	movs	r3, #0
 8013dec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8013dee:	693b      	ldr	r3, [r7, #16]
 8013df0:	015a      	lsls	r2, r3, #5
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	4413      	add	r3, r2
 8013df6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013dfa:	461a      	mov	r2, r3
 8013dfc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8013e00:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013e02:	693b      	ldr	r3, [r7, #16]
 8013e04:	3301      	adds	r3, #1
 8013e06:	613b      	str	r3, [r7, #16]
 8013e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e0a:	693a      	ldr	r2, [r7, #16]
 8013e0c:	429a      	cmp	r2, r3
 8013e0e:	d3b7      	bcc.n	8013d80 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e16:	691b      	ldr	r3, [r3, #16]
 8013e18:	68fa      	ldr	r2, [r7, #12]
 8013e1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013e1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013e22:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	2200      	movs	r2, #0
 8013e28:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8013e30:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d105      	bne.n	8013e44 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	699b      	ldr	r3, [r3, #24]
 8013e3c:	f043 0210 	orr.w	r2, r3, #16
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	699a      	ldr	r2, [r3, #24]
 8013e48:	4b0e      	ldr	r3, [pc, #56]	; (8013e84 <USB_DevInit+0x2b4>)
 8013e4a:	4313      	orrs	r3, r2
 8013e4c:	687a      	ldr	r2, [r7, #4]
 8013e4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8013e50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d005      	beq.n	8013e62 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	699b      	ldr	r3, [r3, #24]
 8013e5a:	f043 0208 	orr.w	r2, r3, #8
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013e62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013e64:	2b01      	cmp	r3, #1
 8013e66:	d105      	bne.n	8013e74 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	699a      	ldr	r2, [r3, #24]
 8013e6c:	4b06      	ldr	r3, [pc, #24]	; (8013e88 <USB_DevInit+0x2b8>)
 8013e6e:	4313      	orrs	r3, r2
 8013e70:	687a      	ldr	r2, [r7, #4]
 8013e72:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e76:	4618      	mov	r0, r3
 8013e78:	3718      	adds	r7, #24
 8013e7a:	46bd      	mov	sp, r7
 8013e7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013e80:	b004      	add	sp, #16
 8013e82:	4770      	bx	lr
 8013e84:	803c3800 	.word	0x803c3800
 8013e88:	40000004 	.word	0x40000004

08013e8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013e8c:	b480      	push	{r7}
 8013e8e:	b085      	sub	sp, #20
 8013e90:	af00      	add	r7, sp, #0
 8013e92:	6078      	str	r0, [r7, #4]
 8013e94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013e96:	2300      	movs	r3, #0
 8013e98:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	3301      	adds	r3, #1
 8013e9e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	4a13      	ldr	r2, [pc, #76]	; (8013ef0 <USB_FlushTxFifo+0x64>)
 8013ea4:	4293      	cmp	r3, r2
 8013ea6:	d901      	bls.n	8013eac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013ea8:	2303      	movs	r3, #3
 8013eaa:	e01b      	b.n	8013ee4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	691b      	ldr	r3, [r3, #16]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	daf2      	bge.n	8013e9a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013eb4:	2300      	movs	r3, #0
 8013eb6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013eb8:	683b      	ldr	r3, [r7, #0]
 8013eba:	019b      	lsls	r3, r3, #6
 8013ebc:	f043 0220 	orr.w	r2, r3, #32
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	3301      	adds	r3, #1
 8013ec8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	4a08      	ldr	r2, [pc, #32]	; (8013ef0 <USB_FlushTxFifo+0x64>)
 8013ece:	4293      	cmp	r3, r2
 8013ed0:	d901      	bls.n	8013ed6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8013ed2:	2303      	movs	r3, #3
 8013ed4:	e006      	b.n	8013ee4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	691b      	ldr	r3, [r3, #16]
 8013eda:	f003 0320 	and.w	r3, r3, #32
 8013ede:	2b20      	cmp	r3, #32
 8013ee0:	d0f0      	beq.n	8013ec4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8013ee2:	2300      	movs	r3, #0
}
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	3714      	adds	r7, #20
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eee:	4770      	bx	lr
 8013ef0:	00030d40 	.word	0x00030d40

08013ef4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8013ef4:	b480      	push	{r7}
 8013ef6:	b085      	sub	sp, #20
 8013ef8:	af00      	add	r7, sp, #0
 8013efa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013efc:	2300      	movs	r3, #0
 8013efe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	3301      	adds	r3, #1
 8013f04:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	4a11      	ldr	r2, [pc, #68]	; (8013f50 <USB_FlushRxFifo+0x5c>)
 8013f0a:	4293      	cmp	r3, r2
 8013f0c:	d901      	bls.n	8013f12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8013f0e:	2303      	movs	r3, #3
 8013f10:	e018      	b.n	8013f44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	691b      	ldr	r3, [r3, #16]
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	daf2      	bge.n	8013f00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013f1a:	2300      	movs	r3, #0
 8013f1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	2210      	movs	r2, #16
 8013f22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	3301      	adds	r3, #1
 8013f28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	4a08      	ldr	r2, [pc, #32]	; (8013f50 <USB_FlushRxFifo+0x5c>)
 8013f2e:	4293      	cmp	r3, r2
 8013f30:	d901      	bls.n	8013f36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8013f32:	2303      	movs	r3, #3
 8013f34:	e006      	b.n	8013f44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	691b      	ldr	r3, [r3, #16]
 8013f3a:	f003 0310 	and.w	r3, r3, #16
 8013f3e:	2b10      	cmp	r3, #16
 8013f40:	d0f0      	beq.n	8013f24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8013f42:	2300      	movs	r3, #0
}
 8013f44:	4618      	mov	r0, r3
 8013f46:	3714      	adds	r7, #20
 8013f48:	46bd      	mov	sp, r7
 8013f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f4e:	4770      	bx	lr
 8013f50:	00030d40 	.word	0x00030d40

08013f54 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8013f54:	b480      	push	{r7}
 8013f56:	b085      	sub	sp, #20
 8013f58:	af00      	add	r7, sp, #0
 8013f5a:	6078      	str	r0, [r7, #4]
 8013f5c:	460b      	mov	r3, r1
 8013f5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f6a:	681a      	ldr	r2, [r3, #0]
 8013f6c:	78fb      	ldrb	r3, [r7, #3]
 8013f6e:	68f9      	ldr	r1, [r7, #12]
 8013f70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013f74:	4313      	orrs	r3, r2
 8013f76:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8013f78:	2300      	movs	r3, #0
}
 8013f7a:	4618      	mov	r0, r3
 8013f7c:	3714      	adds	r7, #20
 8013f7e:	46bd      	mov	sp, r7
 8013f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f84:	4770      	bx	lr

08013f86 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8013f86:	b480      	push	{r7}
 8013f88:	b087      	sub	sp, #28
 8013f8a:	af00      	add	r7, sp, #0
 8013f8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8013f92:	693b      	ldr	r3, [r7, #16]
 8013f94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f98:	689b      	ldr	r3, [r3, #8]
 8013f9a:	f003 0306 	and.w	r3, r3, #6
 8013f9e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d102      	bne.n	8013fac <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8013fa6:	2300      	movs	r3, #0
 8013fa8:	75fb      	strb	r3, [r7, #23]
 8013faa:	e00a      	b.n	8013fc2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8013fac:	68fb      	ldr	r3, [r7, #12]
 8013fae:	2b02      	cmp	r3, #2
 8013fb0:	d002      	beq.n	8013fb8 <USB_GetDevSpeed+0x32>
 8013fb2:	68fb      	ldr	r3, [r7, #12]
 8013fb4:	2b06      	cmp	r3, #6
 8013fb6:	d102      	bne.n	8013fbe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8013fb8:	2302      	movs	r3, #2
 8013fba:	75fb      	strb	r3, [r7, #23]
 8013fbc:	e001      	b.n	8013fc2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8013fbe:	230f      	movs	r3, #15
 8013fc0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8013fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	371c      	adds	r7, #28
 8013fc8:	46bd      	mov	sp, r7
 8013fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fce:	4770      	bx	lr

08013fd0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013fd0:	b480      	push	{r7}
 8013fd2:	b085      	sub	sp, #20
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
 8013fd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013fde:	683b      	ldr	r3, [r7, #0]
 8013fe0:	781b      	ldrb	r3, [r3, #0]
 8013fe2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013fe4:	683b      	ldr	r3, [r7, #0]
 8013fe6:	785b      	ldrb	r3, [r3, #1]
 8013fe8:	2b01      	cmp	r3, #1
 8013fea:	d139      	bne.n	8014060 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ff2:	69da      	ldr	r2, [r3, #28]
 8013ff4:	683b      	ldr	r3, [r7, #0]
 8013ff6:	781b      	ldrb	r3, [r3, #0]
 8013ff8:	f003 030f 	and.w	r3, r3, #15
 8013ffc:	2101      	movs	r1, #1
 8013ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8014002:	b29b      	uxth	r3, r3
 8014004:	68f9      	ldr	r1, [r7, #12]
 8014006:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801400a:	4313      	orrs	r3, r2
 801400c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801400e:	68bb      	ldr	r3, [r7, #8]
 8014010:	015a      	lsls	r2, r3, #5
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	4413      	add	r3, r2
 8014016:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801401a:	681b      	ldr	r3, [r3, #0]
 801401c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8014020:	2b00      	cmp	r3, #0
 8014022:	d153      	bne.n	80140cc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014024:	68bb      	ldr	r3, [r7, #8]
 8014026:	015a      	lsls	r2, r3, #5
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	4413      	add	r3, r2
 801402c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014030:	681a      	ldr	r2, [r3, #0]
 8014032:	683b      	ldr	r3, [r7, #0]
 8014034:	689b      	ldr	r3, [r3, #8]
 8014036:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801403a:	683b      	ldr	r3, [r7, #0]
 801403c:	791b      	ldrb	r3, [r3, #4]
 801403e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014040:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014042:	68bb      	ldr	r3, [r7, #8]
 8014044:	059b      	lsls	r3, r3, #22
 8014046:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014048:	431a      	orrs	r2, r3
 801404a:	68bb      	ldr	r3, [r7, #8]
 801404c:	0159      	lsls	r1, r3, #5
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	440b      	add	r3, r1
 8014052:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014056:	4619      	mov	r1, r3
 8014058:	4b20      	ldr	r3, [pc, #128]	; (80140dc <USB_ActivateEndpoint+0x10c>)
 801405a:	4313      	orrs	r3, r2
 801405c:	600b      	str	r3, [r1, #0]
 801405e:	e035      	b.n	80140cc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014066:	69da      	ldr	r2, [r3, #28]
 8014068:	683b      	ldr	r3, [r7, #0]
 801406a:	781b      	ldrb	r3, [r3, #0]
 801406c:	f003 030f 	and.w	r3, r3, #15
 8014070:	2101      	movs	r1, #1
 8014072:	fa01 f303 	lsl.w	r3, r1, r3
 8014076:	041b      	lsls	r3, r3, #16
 8014078:	68f9      	ldr	r1, [r7, #12]
 801407a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801407e:	4313      	orrs	r3, r2
 8014080:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014082:	68bb      	ldr	r3, [r7, #8]
 8014084:	015a      	lsls	r2, r3, #5
 8014086:	68fb      	ldr	r3, [r7, #12]
 8014088:	4413      	add	r3, r2
 801408a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801408e:	681b      	ldr	r3, [r3, #0]
 8014090:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8014094:	2b00      	cmp	r3, #0
 8014096:	d119      	bne.n	80140cc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014098:	68bb      	ldr	r3, [r7, #8]
 801409a:	015a      	lsls	r2, r3, #5
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	4413      	add	r3, r2
 80140a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140a4:	681a      	ldr	r2, [r3, #0]
 80140a6:	683b      	ldr	r3, [r7, #0]
 80140a8:	689b      	ldr	r3, [r3, #8]
 80140aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80140ae:	683b      	ldr	r3, [r7, #0]
 80140b0:	791b      	ldrb	r3, [r3, #4]
 80140b2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80140b4:	430b      	orrs	r3, r1
 80140b6:	431a      	orrs	r2, r3
 80140b8:	68bb      	ldr	r3, [r7, #8]
 80140ba:	0159      	lsls	r1, r3, #5
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	440b      	add	r3, r1
 80140c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140c4:	4619      	mov	r1, r3
 80140c6:	4b05      	ldr	r3, [pc, #20]	; (80140dc <USB_ActivateEndpoint+0x10c>)
 80140c8:	4313      	orrs	r3, r2
 80140ca:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80140cc:	2300      	movs	r3, #0
}
 80140ce:	4618      	mov	r0, r3
 80140d0:	3714      	adds	r7, #20
 80140d2:	46bd      	mov	sp, r7
 80140d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140d8:	4770      	bx	lr
 80140da:	bf00      	nop
 80140dc:	10008000 	.word	0x10008000

080140e0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80140e0:	b480      	push	{r7}
 80140e2:	b085      	sub	sp, #20
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	6078      	str	r0, [r7, #4]
 80140e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80140ee:	683b      	ldr	r3, [r7, #0]
 80140f0:	781b      	ldrb	r3, [r3, #0]
 80140f2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80140f4:	683b      	ldr	r3, [r7, #0]
 80140f6:	785b      	ldrb	r3, [r3, #1]
 80140f8:	2b01      	cmp	r3, #1
 80140fa:	d161      	bne.n	80141c0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	015a      	lsls	r2, r3, #5
 8014100:	68fb      	ldr	r3, [r7, #12]
 8014102:	4413      	add	r3, r2
 8014104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014108:	681b      	ldr	r3, [r3, #0]
 801410a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801410e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014112:	d11f      	bne.n	8014154 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014114:	68bb      	ldr	r3, [r7, #8]
 8014116:	015a      	lsls	r2, r3, #5
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	4413      	add	r3, r2
 801411c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	68ba      	ldr	r2, [r7, #8]
 8014124:	0151      	lsls	r1, r2, #5
 8014126:	68fa      	ldr	r2, [r7, #12]
 8014128:	440a      	add	r2, r1
 801412a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801412e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014132:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014134:	68bb      	ldr	r3, [r7, #8]
 8014136:	015a      	lsls	r2, r3, #5
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	4413      	add	r3, r2
 801413c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	68ba      	ldr	r2, [r7, #8]
 8014144:	0151      	lsls	r1, r2, #5
 8014146:	68fa      	ldr	r2, [r7, #12]
 8014148:	440a      	add	r2, r1
 801414a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801414e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014152:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801415a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801415c:	683b      	ldr	r3, [r7, #0]
 801415e:	781b      	ldrb	r3, [r3, #0]
 8014160:	f003 030f 	and.w	r3, r3, #15
 8014164:	2101      	movs	r1, #1
 8014166:	fa01 f303 	lsl.w	r3, r1, r3
 801416a:	b29b      	uxth	r3, r3
 801416c:	43db      	mvns	r3, r3
 801416e:	68f9      	ldr	r1, [r7, #12]
 8014170:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014174:	4013      	ands	r3, r2
 8014176:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801417e:	69da      	ldr	r2, [r3, #28]
 8014180:	683b      	ldr	r3, [r7, #0]
 8014182:	781b      	ldrb	r3, [r3, #0]
 8014184:	f003 030f 	and.w	r3, r3, #15
 8014188:	2101      	movs	r1, #1
 801418a:	fa01 f303 	lsl.w	r3, r1, r3
 801418e:	b29b      	uxth	r3, r3
 8014190:	43db      	mvns	r3, r3
 8014192:	68f9      	ldr	r1, [r7, #12]
 8014194:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014198:	4013      	ands	r3, r2
 801419a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801419c:	68bb      	ldr	r3, [r7, #8]
 801419e:	015a      	lsls	r2, r3, #5
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	4413      	add	r3, r2
 80141a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80141a8:	681a      	ldr	r2, [r3, #0]
 80141aa:	68bb      	ldr	r3, [r7, #8]
 80141ac:	0159      	lsls	r1, r3, #5
 80141ae:	68fb      	ldr	r3, [r7, #12]
 80141b0:	440b      	add	r3, r1
 80141b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80141b6:	4619      	mov	r1, r3
 80141b8:	4b35      	ldr	r3, [pc, #212]	; (8014290 <USB_DeactivateEndpoint+0x1b0>)
 80141ba:	4013      	ands	r3, r2
 80141bc:	600b      	str	r3, [r1, #0]
 80141be:	e060      	b.n	8014282 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80141c0:	68bb      	ldr	r3, [r7, #8]
 80141c2:	015a      	lsls	r2, r3, #5
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	4413      	add	r3, r2
 80141c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80141d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80141d6:	d11f      	bne.n	8014218 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80141d8:	68bb      	ldr	r3, [r7, #8]
 80141da:	015a      	lsls	r2, r3, #5
 80141dc:	68fb      	ldr	r3, [r7, #12]
 80141de:	4413      	add	r3, r2
 80141e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	68ba      	ldr	r2, [r7, #8]
 80141e8:	0151      	lsls	r1, r2, #5
 80141ea:	68fa      	ldr	r2, [r7, #12]
 80141ec:	440a      	add	r2, r1
 80141ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80141f2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80141f6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80141f8:	68bb      	ldr	r3, [r7, #8]
 80141fa:	015a      	lsls	r2, r3, #5
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	4413      	add	r3, r2
 8014200:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	68ba      	ldr	r2, [r7, #8]
 8014208:	0151      	lsls	r1, r2, #5
 801420a:	68fa      	ldr	r2, [r7, #12]
 801420c:	440a      	add	r2, r1
 801420e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014212:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014216:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014218:	68fb      	ldr	r3, [r7, #12]
 801421a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801421e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8014220:	683b      	ldr	r3, [r7, #0]
 8014222:	781b      	ldrb	r3, [r3, #0]
 8014224:	f003 030f 	and.w	r3, r3, #15
 8014228:	2101      	movs	r1, #1
 801422a:	fa01 f303 	lsl.w	r3, r1, r3
 801422e:	041b      	lsls	r3, r3, #16
 8014230:	43db      	mvns	r3, r3
 8014232:	68f9      	ldr	r1, [r7, #12]
 8014234:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014238:	4013      	ands	r3, r2
 801423a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014242:	69da      	ldr	r2, [r3, #28]
 8014244:	683b      	ldr	r3, [r7, #0]
 8014246:	781b      	ldrb	r3, [r3, #0]
 8014248:	f003 030f 	and.w	r3, r3, #15
 801424c:	2101      	movs	r1, #1
 801424e:	fa01 f303 	lsl.w	r3, r1, r3
 8014252:	041b      	lsls	r3, r3, #16
 8014254:	43db      	mvns	r3, r3
 8014256:	68f9      	ldr	r1, [r7, #12]
 8014258:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801425c:	4013      	ands	r3, r2
 801425e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8014260:	68bb      	ldr	r3, [r7, #8]
 8014262:	015a      	lsls	r2, r3, #5
 8014264:	68fb      	ldr	r3, [r7, #12]
 8014266:	4413      	add	r3, r2
 8014268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801426c:	681a      	ldr	r2, [r3, #0]
 801426e:	68bb      	ldr	r3, [r7, #8]
 8014270:	0159      	lsls	r1, r3, #5
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	440b      	add	r3, r1
 8014276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801427a:	4619      	mov	r1, r3
 801427c:	4b05      	ldr	r3, [pc, #20]	; (8014294 <USB_DeactivateEndpoint+0x1b4>)
 801427e:	4013      	ands	r3, r2
 8014280:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8014282:	2300      	movs	r3, #0
}
 8014284:	4618      	mov	r0, r3
 8014286:	3714      	adds	r7, #20
 8014288:	46bd      	mov	sp, r7
 801428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801428e:	4770      	bx	lr
 8014290:	ec337800 	.word	0xec337800
 8014294:	eff37800 	.word	0xeff37800

08014298 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8014298:	b580      	push	{r7, lr}
 801429a:	b08a      	sub	sp, #40	; 0x28
 801429c:	af02      	add	r7, sp, #8
 801429e:	60f8      	str	r0, [r7, #12]
 80142a0:	60b9      	str	r1, [r7, #8]
 80142a2:	4613      	mov	r3, r2
 80142a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80142aa:	68bb      	ldr	r3, [r7, #8]
 80142ac:	781b      	ldrb	r3, [r3, #0]
 80142ae:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80142b0:	68bb      	ldr	r3, [r7, #8]
 80142b2:	785b      	ldrb	r3, [r3, #1]
 80142b4:	2b01      	cmp	r3, #1
 80142b6:	f040 8181 	bne.w	80145bc <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80142ba:	68bb      	ldr	r3, [r7, #8]
 80142bc:	691b      	ldr	r3, [r3, #16]
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d132      	bne.n	8014328 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80142c2:	69bb      	ldr	r3, [r7, #24]
 80142c4:	015a      	lsls	r2, r3, #5
 80142c6:	69fb      	ldr	r3, [r7, #28]
 80142c8:	4413      	add	r3, r2
 80142ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80142ce:	691a      	ldr	r2, [r3, #16]
 80142d0:	69bb      	ldr	r3, [r7, #24]
 80142d2:	0159      	lsls	r1, r3, #5
 80142d4:	69fb      	ldr	r3, [r7, #28]
 80142d6:	440b      	add	r3, r1
 80142d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80142dc:	4619      	mov	r1, r3
 80142de:	4ba5      	ldr	r3, [pc, #660]	; (8014574 <USB_EPStartXfer+0x2dc>)
 80142e0:	4013      	ands	r3, r2
 80142e2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80142e4:	69bb      	ldr	r3, [r7, #24]
 80142e6:	015a      	lsls	r2, r3, #5
 80142e8:	69fb      	ldr	r3, [r7, #28]
 80142ea:	4413      	add	r3, r2
 80142ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80142f0:	691b      	ldr	r3, [r3, #16]
 80142f2:	69ba      	ldr	r2, [r7, #24]
 80142f4:	0151      	lsls	r1, r2, #5
 80142f6:	69fa      	ldr	r2, [r7, #28]
 80142f8:	440a      	add	r2, r1
 80142fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80142fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014302:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014304:	69bb      	ldr	r3, [r7, #24]
 8014306:	015a      	lsls	r2, r3, #5
 8014308:	69fb      	ldr	r3, [r7, #28]
 801430a:	4413      	add	r3, r2
 801430c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014310:	691a      	ldr	r2, [r3, #16]
 8014312:	69bb      	ldr	r3, [r7, #24]
 8014314:	0159      	lsls	r1, r3, #5
 8014316:	69fb      	ldr	r3, [r7, #28]
 8014318:	440b      	add	r3, r1
 801431a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801431e:	4619      	mov	r1, r3
 8014320:	4b95      	ldr	r3, [pc, #596]	; (8014578 <USB_EPStartXfer+0x2e0>)
 8014322:	4013      	ands	r3, r2
 8014324:	610b      	str	r3, [r1, #16]
 8014326:	e092      	b.n	801444e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014328:	69bb      	ldr	r3, [r7, #24]
 801432a:	015a      	lsls	r2, r3, #5
 801432c:	69fb      	ldr	r3, [r7, #28]
 801432e:	4413      	add	r3, r2
 8014330:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014334:	691a      	ldr	r2, [r3, #16]
 8014336:	69bb      	ldr	r3, [r7, #24]
 8014338:	0159      	lsls	r1, r3, #5
 801433a:	69fb      	ldr	r3, [r7, #28]
 801433c:	440b      	add	r3, r1
 801433e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014342:	4619      	mov	r1, r3
 8014344:	4b8c      	ldr	r3, [pc, #560]	; (8014578 <USB_EPStartXfer+0x2e0>)
 8014346:	4013      	ands	r3, r2
 8014348:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801434a:	69bb      	ldr	r3, [r7, #24]
 801434c:	015a      	lsls	r2, r3, #5
 801434e:	69fb      	ldr	r3, [r7, #28]
 8014350:	4413      	add	r3, r2
 8014352:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014356:	691a      	ldr	r2, [r3, #16]
 8014358:	69bb      	ldr	r3, [r7, #24]
 801435a:	0159      	lsls	r1, r3, #5
 801435c:	69fb      	ldr	r3, [r7, #28]
 801435e:	440b      	add	r3, r1
 8014360:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014364:	4619      	mov	r1, r3
 8014366:	4b83      	ldr	r3, [pc, #524]	; (8014574 <USB_EPStartXfer+0x2dc>)
 8014368:	4013      	ands	r3, r2
 801436a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 801436c:	69bb      	ldr	r3, [r7, #24]
 801436e:	2b00      	cmp	r3, #0
 8014370:	d11a      	bne.n	80143a8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8014372:	68bb      	ldr	r3, [r7, #8]
 8014374:	691a      	ldr	r2, [r3, #16]
 8014376:	68bb      	ldr	r3, [r7, #8]
 8014378:	689b      	ldr	r3, [r3, #8]
 801437a:	429a      	cmp	r2, r3
 801437c:	d903      	bls.n	8014386 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801437e:	68bb      	ldr	r3, [r7, #8]
 8014380:	689a      	ldr	r2, [r3, #8]
 8014382:	68bb      	ldr	r3, [r7, #8]
 8014384:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014386:	69bb      	ldr	r3, [r7, #24]
 8014388:	015a      	lsls	r2, r3, #5
 801438a:	69fb      	ldr	r3, [r7, #28]
 801438c:	4413      	add	r3, r2
 801438e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014392:	691b      	ldr	r3, [r3, #16]
 8014394:	69ba      	ldr	r2, [r7, #24]
 8014396:	0151      	lsls	r1, r2, #5
 8014398:	69fa      	ldr	r2, [r7, #28]
 801439a:	440a      	add	r2, r1
 801439c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80143a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80143a4:	6113      	str	r3, [r2, #16]
 80143a6:	e01b      	b.n	80143e0 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80143a8:	69bb      	ldr	r3, [r7, #24]
 80143aa:	015a      	lsls	r2, r3, #5
 80143ac:	69fb      	ldr	r3, [r7, #28]
 80143ae:	4413      	add	r3, r2
 80143b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80143b4:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80143b6:	68bb      	ldr	r3, [r7, #8]
 80143b8:	6919      	ldr	r1, [r3, #16]
 80143ba:	68bb      	ldr	r3, [r7, #8]
 80143bc:	689b      	ldr	r3, [r3, #8]
 80143be:	440b      	add	r3, r1
 80143c0:	1e59      	subs	r1, r3, #1
 80143c2:	68bb      	ldr	r3, [r7, #8]
 80143c4:	689b      	ldr	r3, [r3, #8]
 80143c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80143ca:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80143cc:	4b6b      	ldr	r3, [pc, #428]	; (801457c <USB_EPStartXfer+0x2e4>)
 80143ce:	400b      	ands	r3, r1
 80143d0:	69b9      	ldr	r1, [r7, #24]
 80143d2:	0148      	lsls	r0, r1, #5
 80143d4:	69f9      	ldr	r1, [r7, #28]
 80143d6:	4401      	add	r1, r0
 80143d8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80143dc:	4313      	orrs	r3, r2
 80143de:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80143e0:	69bb      	ldr	r3, [r7, #24]
 80143e2:	015a      	lsls	r2, r3, #5
 80143e4:	69fb      	ldr	r3, [r7, #28]
 80143e6:	4413      	add	r3, r2
 80143e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80143ec:	691a      	ldr	r2, [r3, #16]
 80143ee:	68bb      	ldr	r3, [r7, #8]
 80143f0:	691b      	ldr	r3, [r3, #16]
 80143f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80143f6:	69b9      	ldr	r1, [r7, #24]
 80143f8:	0148      	lsls	r0, r1, #5
 80143fa:	69f9      	ldr	r1, [r7, #28]
 80143fc:	4401      	add	r1, r0
 80143fe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8014402:	4313      	orrs	r3, r2
 8014404:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8014406:	68bb      	ldr	r3, [r7, #8]
 8014408:	791b      	ldrb	r3, [r3, #4]
 801440a:	2b01      	cmp	r3, #1
 801440c:	d11f      	bne.n	801444e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801440e:	69bb      	ldr	r3, [r7, #24]
 8014410:	015a      	lsls	r2, r3, #5
 8014412:	69fb      	ldr	r3, [r7, #28]
 8014414:	4413      	add	r3, r2
 8014416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801441a:	691b      	ldr	r3, [r3, #16]
 801441c:	69ba      	ldr	r2, [r7, #24]
 801441e:	0151      	lsls	r1, r2, #5
 8014420:	69fa      	ldr	r2, [r7, #28]
 8014422:	440a      	add	r2, r1
 8014424:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014428:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 801442c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801442e:	69bb      	ldr	r3, [r7, #24]
 8014430:	015a      	lsls	r2, r3, #5
 8014432:	69fb      	ldr	r3, [r7, #28]
 8014434:	4413      	add	r3, r2
 8014436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801443a:	691b      	ldr	r3, [r3, #16]
 801443c:	69ba      	ldr	r2, [r7, #24]
 801443e:	0151      	lsls	r1, r2, #5
 8014440:	69fa      	ldr	r2, [r7, #28]
 8014442:	440a      	add	r2, r1
 8014444:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014448:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801444c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 801444e:	79fb      	ldrb	r3, [r7, #7]
 8014450:	2b01      	cmp	r3, #1
 8014452:	d14b      	bne.n	80144ec <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8014454:	68bb      	ldr	r3, [r7, #8]
 8014456:	69db      	ldr	r3, [r3, #28]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d009      	beq.n	8014470 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801445c:	69bb      	ldr	r3, [r7, #24]
 801445e:	015a      	lsls	r2, r3, #5
 8014460:	69fb      	ldr	r3, [r7, #28]
 8014462:	4413      	add	r3, r2
 8014464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014468:	461a      	mov	r2, r3
 801446a:	68bb      	ldr	r3, [r7, #8]
 801446c:	69db      	ldr	r3, [r3, #28]
 801446e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8014470:	68bb      	ldr	r3, [r7, #8]
 8014472:	791b      	ldrb	r3, [r3, #4]
 8014474:	2b01      	cmp	r3, #1
 8014476:	d128      	bne.n	80144ca <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014478:	69fb      	ldr	r3, [r7, #28]
 801447a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801447e:	689b      	ldr	r3, [r3, #8]
 8014480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014484:	2b00      	cmp	r3, #0
 8014486:	d110      	bne.n	80144aa <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014488:	69bb      	ldr	r3, [r7, #24]
 801448a:	015a      	lsls	r2, r3, #5
 801448c:	69fb      	ldr	r3, [r7, #28]
 801448e:	4413      	add	r3, r2
 8014490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	69ba      	ldr	r2, [r7, #24]
 8014498:	0151      	lsls	r1, r2, #5
 801449a:	69fa      	ldr	r2, [r7, #28]
 801449c:	440a      	add	r2, r1
 801449e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80144a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80144a6:	6013      	str	r3, [r2, #0]
 80144a8:	e00f      	b.n	80144ca <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80144aa:	69bb      	ldr	r3, [r7, #24]
 80144ac:	015a      	lsls	r2, r3, #5
 80144ae:	69fb      	ldr	r3, [r7, #28]
 80144b0:	4413      	add	r3, r2
 80144b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144b6:	681b      	ldr	r3, [r3, #0]
 80144b8:	69ba      	ldr	r2, [r7, #24]
 80144ba:	0151      	lsls	r1, r2, #5
 80144bc:	69fa      	ldr	r2, [r7, #28]
 80144be:	440a      	add	r2, r1
 80144c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80144c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80144c8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80144ca:	69bb      	ldr	r3, [r7, #24]
 80144cc:	015a      	lsls	r2, r3, #5
 80144ce:	69fb      	ldr	r3, [r7, #28]
 80144d0:	4413      	add	r3, r2
 80144d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144d6:	681b      	ldr	r3, [r3, #0]
 80144d8:	69ba      	ldr	r2, [r7, #24]
 80144da:	0151      	lsls	r1, r2, #5
 80144dc:	69fa      	ldr	r2, [r7, #28]
 80144de:	440a      	add	r2, r1
 80144e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80144e4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80144e8:	6013      	str	r3, [r2, #0]
 80144ea:	e16a      	b.n	80147c2 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80144ec:	69bb      	ldr	r3, [r7, #24]
 80144ee:	015a      	lsls	r2, r3, #5
 80144f0:	69fb      	ldr	r3, [r7, #28]
 80144f2:	4413      	add	r3, r2
 80144f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	69ba      	ldr	r2, [r7, #24]
 80144fc:	0151      	lsls	r1, r2, #5
 80144fe:	69fa      	ldr	r2, [r7, #28]
 8014500:	440a      	add	r2, r1
 8014502:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014506:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801450a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801450c:	68bb      	ldr	r3, [r7, #8]
 801450e:	791b      	ldrb	r3, [r3, #4]
 8014510:	2b01      	cmp	r3, #1
 8014512:	d015      	beq.n	8014540 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8014514:	68bb      	ldr	r3, [r7, #8]
 8014516:	691b      	ldr	r3, [r3, #16]
 8014518:	2b00      	cmp	r3, #0
 801451a:	f000 8152 	beq.w	80147c2 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801451e:	69fb      	ldr	r3, [r7, #28]
 8014520:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014524:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014526:	68bb      	ldr	r3, [r7, #8]
 8014528:	781b      	ldrb	r3, [r3, #0]
 801452a:	f003 030f 	and.w	r3, r3, #15
 801452e:	2101      	movs	r1, #1
 8014530:	fa01 f303 	lsl.w	r3, r1, r3
 8014534:	69f9      	ldr	r1, [r7, #28]
 8014536:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801453a:	4313      	orrs	r3, r2
 801453c:	634b      	str	r3, [r1, #52]	; 0x34
 801453e:	e140      	b.n	80147c2 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014540:	69fb      	ldr	r3, [r7, #28]
 8014542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014546:	689b      	ldr	r3, [r3, #8]
 8014548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801454c:	2b00      	cmp	r3, #0
 801454e:	d117      	bne.n	8014580 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014550:	69bb      	ldr	r3, [r7, #24]
 8014552:	015a      	lsls	r2, r3, #5
 8014554:	69fb      	ldr	r3, [r7, #28]
 8014556:	4413      	add	r3, r2
 8014558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	69ba      	ldr	r2, [r7, #24]
 8014560:	0151      	lsls	r1, r2, #5
 8014562:	69fa      	ldr	r2, [r7, #28]
 8014564:	440a      	add	r2, r1
 8014566:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801456a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801456e:	6013      	str	r3, [r2, #0]
 8014570:	e016      	b.n	80145a0 <USB_EPStartXfer+0x308>
 8014572:	bf00      	nop
 8014574:	e007ffff 	.word	0xe007ffff
 8014578:	fff80000 	.word	0xfff80000
 801457c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014580:	69bb      	ldr	r3, [r7, #24]
 8014582:	015a      	lsls	r2, r3, #5
 8014584:	69fb      	ldr	r3, [r7, #28]
 8014586:	4413      	add	r3, r2
 8014588:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	69ba      	ldr	r2, [r7, #24]
 8014590:	0151      	lsls	r1, r2, #5
 8014592:	69fa      	ldr	r2, [r7, #28]
 8014594:	440a      	add	r2, r1
 8014596:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801459a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801459e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80145a0:	68bb      	ldr	r3, [r7, #8]
 80145a2:	68d9      	ldr	r1, [r3, #12]
 80145a4:	68bb      	ldr	r3, [r7, #8]
 80145a6:	781a      	ldrb	r2, [r3, #0]
 80145a8:	68bb      	ldr	r3, [r7, #8]
 80145aa:	691b      	ldr	r3, [r3, #16]
 80145ac:	b298      	uxth	r0, r3
 80145ae:	79fb      	ldrb	r3, [r7, #7]
 80145b0:	9300      	str	r3, [sp, #0]
 80145b2:	4603      	mov	r3, r0
 80145b4:	68f8      	ldr	r0, [r7, #12]
 80145b6:	f000 f9b9 	bl	801492c <USB_WritePacket>
 80145ba:	e102      	b.n	80147c2 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80145bc:	69bb      	ldr	r3, [r7, #24]
 80145be:	015a      	lsls	r2, r3, #5
 80145c0:	69fb      	ldr	r3, [r7, #28]
 80145c2:	4413      	add	r3, r2
 80145c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145c8:	691a      	ldr	r2, [r3, #16]
 80145ca:	69bb      	ldr	r3, [r7, #24]
 80145cc:	0159      	lsls	r1, r3, #5
 80145ce:	69fb      	ldr	r3, [r7, #28]
 80145d0:	440b      	add	r3, r1
 80145d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145d6:	4619      	mov	r1, r3
 80145d8:	4b7c      	ldr	r3, [pc, #496]	; (80147cc <USB_EPStartXfer+0x534>)
 80145da:	4013      	ands	r3, r2
 80145dc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80145de:	69bb      	ldr	r3, [r7, #24]
 80145e0:	015a      	lsls	r2, r3, #5
 80145e2:	69fb      	ldr	r3, [r7, #28]
 80145e4:	4413      	add	r3, r2
 80145e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145ea:	691a      	ldr	r2, [r3, #16]
 80145ec:	69bb      	ldr	r3, [r7, #24]
 80145ee:	0159      	lsls	r1, r3, #5
 80145f0:	69fb      	ldr	r3, [r7, #28]
 80145f2:	440b      	add	r3, r1
 80145f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145f8:	4619      	mov	r1, r3
 80145fa:	4b75      	ldr	r3, [pc, #468]	; (80147d0 <USB_EPStartXfer+0x538>)
 80145fc:	4013      	ands	r3, r2
 80145fe:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014600:	69bb      	ldr	r3, [r7, #24]
 8014602:	2b00      	cmp	r3, #0
 8014604:	d12f      	bne.n	8014666 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8014606:	68bb      	ldr	r3, [r7, #8]
 8014608:	691b      	ldr	r3, [r3, #16]
 801460a:	2b00      	cmp	r3, #0
 801460c:	d003      	beq.n	8014616 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 801460e:	68bb      	ldr	r3, [r7, #8]
 8014610:	689a      	ldr	r2, [r3, #8]
 8014612:	68bb      	ldr	r3, [r7, #8]
 8014614:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8014616:	68bb      	ldr	r3, [r7, #8]
 8014618:	689a      	ldr	r2, [r3, #8]
 801461a:	68bb      	ldr	r3, [r7, #8]
 801461c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801461e:	69bb      	ldr	r3, [r7, #24]
 8014620:	015a      	lsls	r2, r3, #5
 8014622:	69fb      	ldr	r3, [r7, #28]
 8014624:	4413      	add	r3, r2
 8014626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801462a:	691a      	ldr	r2, [r3, #16]
 801462c:	68bb      	ldr	r3, [r7, #8]
 801462e:	6a1b      	ldr	r3, [r3, #32]
 8014630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014634:	69b9      	ldr	r1, [r7, #24]
 8014636:	0148      	lsls	r0, r1, #5
 8014638:	69f9      	ldr	r1, [r7, #28]
 801463a:	4401      	add	r1, r0
 801463c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014640:	4313      	orrs	r3, r2
 8014642:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014644:	69bb      	ldr	r3, [r7, #24]
 8014646:	015a      	lsls	r2, r3, #5
 8014648:	69fb      	ldr	r3, [r7, #28]
 801464a:	4413      	add	r3, r2
 801464c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014650:	691b      	ldr	r3, [r3, #16]
 8014652:	69ba      	ldr	r2, [r7, #24]
 8014654:	0151      	lsls	r1, r2, #5
 8014656:	69fa      	ldr	r2, [r7, #28]
 8014658:	440a      	add	r2, r1
 801465a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801465e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014662:	6113      	str	r3, [r2, #16]
 8014664:	e05f      	b.n	8014726 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8014666:	68bb      	ldr	r3, [r7, #8]
 8014668:	691b      	ldr	r3, [r3, #16]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d123      	bne.n	80146b6 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801466e:	69bb      	ldr	r3, [r7, #24]
 8014670:	015a      	lsls	r2, r3, #5
 8014672:	69fb      	ldr	r3, [r7, #28]
 8014674:	4413      	add	r3, r2
 8014676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801467a:	691a      	ldr	r2, [r3, #16]
 801467c:	68bb      	ldr	r3, [r7, #8]
 801467e:	689b      	ldr	r3, [r3, #8]
 8014680:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014684:	69b9      	ldr	r1, [r7, #24]
 8014686:	0148      	lsls	r0, r1, #5
 8014688:	69f9      	ldr	r1, [r7, #28]
 801468a:	4401      	add	r1, r0
 801468c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014690:	4313      	orrs	r3, r2
 8014692:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014694:	69bb      	ldr	r3, [r7, #24]
 8014696:	015a      	lsls	r2, r3, #5
 8014698:	69fb      	ldr	r3, [r7, #28]
 801469a:	4413      	add	r3, r2
 801469c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80146a0:	691b      	ldr	r3, [r3, #16]
 80146a2:	69ba      	ldr	r2, [r7, #24]
 80146a4:	0151      	lsls	r1, r2, #5
 80146a6:	69fa      	ldr	r2, [r7, #28]
 80146a8:	440a      	add	r2, r1
 80146aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80146ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80146b2:	6113      	str	r3, [r2, #16]
 80146b4:	e037      	b.n	8014726 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80146b6:	68bb      	ldr	r3, [r7, #8]
 80146b8:	691a      	ldr	r2, [r3, #16]
 80146ba:	68bb      	ldr	r3, [r7, #8]
 80146bc:	689b      	ldr	r3, [r3, #8]
 80146be:	4413      	add	r3, r2
 80146c0:	1e5a      	subs	r2, r3, #1
 80146c2:	68bb      	ldr	r3, [r7, #8]
 80146c4:	689b      	ldr	r3, [r3, #8]
 80146c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80146ca:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80146cc:	68bb      	ldr	r3, [r7, #8]
 80146ce:	689b      	ldr	r3, [r3, #8]
 80146d0:	8afa      	ldrh	r2, [r7, #22]
 80146d2:	fb03 f202 	mul.w	r2, r3, r2
 80146d6:	68bb      	ldr	r3, [r7, #8]
 80146d8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80146da:	69bb      	ldr	r3, [r7, #24]
 80146dc:	015a      	lsls	r2, r3, #5
 80146de:	69fb      	ldr	r3, [r7, #28]
 80146e0:	4413      	add	r3, r2
 80146e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80146e6:	691a      	ldr	r2, [r3, #16]
 80146e8:	8afb      	ldrh	r3, [r7, #22]
 80146ea:	04d9      	lsls	r1, r3, #19
 80146ec:	4b39      	ldr	r3, [pc, #228]	; (80147d4 <USB_EPStartXfer+0x53c>)
 80146ee:	400b      	ands	r3, r1
 80146f0:	69b9      	ldr	r1, [r7, #24]
 80146f2:	0148      	lsls	r0, r1, #5
 80146f4:	69f9      	ldr	r1, [r7, #28]
 80146f6:	4401      	add	r1, r0
 80146f8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80146fc:	4313      	orrs	r3, r2
 80146fe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014700:	69bb      	ldr	r3, [r7, #24]
 8014702:	015a      	lsls	r2, r3, #5
 8014704:	69fb      	ldr	r3, [r7, #28]
 8014706:	4413      	add	r3, r2
 8014708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801470c:	691a      	ldr	r2, [r3, #16]
 801470e:	68bb      	ldr	r3, [r7, #8]
 8014710:	6a1b      	ldr	r3, [r3, #32]
 8014712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014716:	69b9      	ldr	r1, [r7, #24]
 8014718:	0148      	lsls	r0, r1, #5
 801471a:	69f9      	ldr	r1, [r7, #28]
 801471c:	4401      	add	r1, r0
 801471e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014722:	4313      	orrs	r3, r2
 8014724:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8014726:	79fb      	ldrb	r3, [r7, #7]
 8014728:	2b01      	cmp	r3, #1
 801472a:	d10d      	bne.n	8014748 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801472c:	68bb      	ldr	r3, [r7, #8]
 801472e:	68db      	ldr	r3, [r3, #12]
 8014730:	2b00      	cmp	r3, #0
 8014732:	d009      	beq.n	8014748 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014734:	68bb      	ldr	r3, [r7, #8]
 8014736:	68d9      	ldr	r1, [r3, #12]
 8014738:	69bb      	ldr	r3, [r7, #24]
 801473a:	015a      	lsls	r2, r3, #5
 801473c:	69fb      	ldr	r3, [r7, #28]
 801473e:	4413      	add	r3, r2
 8014740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014744:	460a      	mov	r2, r1
 8014746:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014748:	68bb      	ldr	r3, [r7, #8]
 801474a:	791b      	ldrb	r3, [r3, #4]
 801474c:	2b01      	cmp	r3, #1
 801474e:	d128      	bne.n	80147a2 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014750:	69fb      	ldr	r3, [r7, #28]
 8014752:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014756:	689b      	ldr	r3, [r3, #8]
 8014758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801475c:	2b00      	cmp	r3, #0
 801475e:	d110      	bne.n	8014782 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014760:	69bb      	ldr	r3, [r7, #24]
 8014762:	015a      	lsls	r2, r3, #5
 8014764:	69fb      	ldr	r3, [r7, #28]
 8014766:	4413      	add	r3, r2
 8014768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	69ba      	ldr	r2, [r7, #24]
 8014770:	0151      	lsls	r1, r2, #5
 8014772:	69fa      	ldr	r2, [r7, #28]
 8014774:	440a      	add	r2, r1
 8014776:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801477a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801477e:	6013      	str	r3, [r2, #0]
 8014780:	e00f      	b.n	80147a2 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014782:	69bb      	ldr	r3, [r7, #24]
 8014784:	015a      	lsls	r2, r3, #5
 8014786:	69fb      	ldr	r3, [r7, #28]
 8014788:	4413      	add	r3, r2
 801478a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801478e:	681b      	ldr	r3, [r3, #0]
 8014790:	69ba      	ldr	r2, [r7, #24]
 8014792:	0151      	lsls	r1, r2, #5
 8014794:	69fa      	ldr	r2, [r7, #28]
 8014796:	440a      	add	r2, r1
 8014798:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801479c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80147a0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80147a2:	69bb      	ldr	r3, [r7, #24]
 80147a4:	015a      	lsls	r2, r3, #5
 80147a6:	69fb      	ldr	r3, [r7, #28]
 80147a8:	4413      	add	r3, r2
 80147aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	69ba      	ldr	r2, [r7, #24]
 80147b2:	0151      	lsls	r1, r2, #5
 80147b4:	69fa      	ldr	r2, [r7, #28]
 80147b6:	440a      	add	r2, r1
 80147b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80147bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80147c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80147c2:	2300      	movs	r3, #0
}
 80147c4:	4618      	mov	r0, r3
 80147c6:	3720      	adds	r7, #32
 80147c8:	46bd      	mov	sp, r7
 80147ca:	bd80      	pop	{r7, pc}
 80147cc:	fff80000 	.word	0xfff80000
 80147d0:	e007ffff 	.word	0xe007ffff
 80147d4:	1ff80000 	.word	0x1ff80000

080147d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80147d8:	b480      	push	{r7}
 80147da:	b087      	sub	sp, #28
 80147dc:	af00      	add	r7, sp, #0
 80147de:	6078      	str	r0, [r7, #4]
 80147e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80147e2:	2300      	movs	r3, #0
 80147e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80147e6:	2300      	movs	r3, #0
 80147e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80147ee:	683b      	ldr	r3, [r7, #0]
 80147f0:	785b      	ldrb	r3, [r3, #1]
 80147f2:	2b01      	cmp	r3, #1
 80147f4:	d14a      	bne.n	801488c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80147f6:	683b      	ldr	r3, [r7, #0]
 80147f8:	781b      	ldrb	r3, [r3, #0]
 80147fa:	015a      	lsls	r2, r3, #5
 80147fc:	693b      	ldr	r3, [r7, #16]
 80147fe:	4413      	add	r3, r2
 8014800:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801480a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801480e:	f040 8086 	bne.w	801491e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014812:	683b      	ldr	r3, [r7, #0]
 8014814:	781b      	ldrb	r3, [r3, #0]
 8014816:	015a      	lsls	r2, r3, #5
 8014818:	693b      	ldr	r3, [r7, #16]
 801481a:	4413      	add	r3, r2
 801481c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	683a      	ldr	r2, [r7, #0]
 8014824:	7812      	ldrb	r2, [r2, #0]
 8014826:	0151      	lsls	r1, r2, #5
 8014828:	693a      	ldr	r2, [r7, #16]
 801482a:	440a      	add	r2, r1
 801482c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014830:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014834:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	781b      	ldrb	r3, [r3, #0]
 801483a:	015a      	lsls	r2, r3, #5
 801483c:	693b      	ldr	r3, [r7, #16]
 801483e:	4413      	add	r3, r2
 8014840:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	683a      	ldr	r2, [r7, #0]
 8014848:	7812      	ldrb	r2, [r2, #0]
 801484a:	0151      	lsls	r1, r2, #5
 801484c:	693a      	ldr	r2, [r7, #16]
 801484e:	440a      	add	r2, r1
 8014850:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014854:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014858:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801485a:	68fb      	ldr	r3, [r7, #12]
 801485c:	3301      	adds	r3, #1
 801485e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014860:	68fb      	ldr	r3, [r7, #12]
 8014862:	f242 7210 	movw	r2, #10000	; 0x2710
 8014866:	4293      	cmp	r3, r2
 8014868:	d902      	bls.n	8014870 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801486a:	2301      	movs	r3, #1
 801486c:	75fb      	strb	r3, [r7, #23]
          break;
 801486e:	e056      	b.n	801491e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014870:	683b      	ldr	r3, [r7, #0]
 8014872:	781b      	ldrb	r3, [r3, #0]
 8014874:	015a      	lsls	r2, r3, #5
 8014876:	693b      	ldr	r3, [r7, #16]
 8014878:	4413      	add	r3, r2
 801487a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014884:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014888:	d0e7      	beq.n	801485a <USB_EPStopXfer+0x82>
 801488a:	e048      	b.n	801491e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801488c:	683b      	ldr	r3, [r7, #0]
 801488e:	781b      	ldrb	r3, [r3, #0]
 8014890:	015a      	lsls	r2, r3, #5
 8014892:	693b      	ldr	r3, [r7, #16]
 8014894:	4413      	add	r3, r2
 8014896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801489a:	681b      	ldr	r3, [r3, #0]
 801489c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80148a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80148a4:	d13b      	bne.n	801491e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80148a6:	683b      	ldr	r3, [r7, #0]
 80148a8:	781b      	ldrb	r3, [r3, #0]
 80148aa:	015a      	lsls	r2, r3, #5
 80148ac:	693b      	ldr	r3, [r7, #16]
 80148ae:	4413      	add	r3, r2
 80148b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80148b4:	681b      	ldr	r3, [r3, #0]
 80148b6:	683a      	ldr	r2, [r7, #0]
 80148b8:	7812      	ldrb	r2, [r2, #0]
 80148ba:	0151      	lsls	r1, r2, #5
 80148bc:	693a      	ldr	r2, [r7, #16]
 80148be:	440a      	add	r2, r1
 80148c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80148c4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80148c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80148ca:	683b      	ldr	r3, [r7, #0]
 80148cc:	781b      	ldrb	r3, [r3, #0]
 80148ce:	015a      	lsls	r2, r3, #5
 80148d0:	693b      	ldr	r3, [r7, #16]
 80148d2:	4413      	add	r3, r2
 80148d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80148d8:	681b      	ldr	r3, [r3, #0]
 80148da:	683a      	ldr	r2, [r7, #0]
 80148dc:	7812      	ldrb	r2, [r2, #0]
 80148de:	0151      	lsls	r1, r2, #5
 80148e0:	693a      	ldr	r2, [r7, #16]
 80148e2:	440a      	add	r2, r1
 80148e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80148e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80148ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	3301      	adds	r3, #1
 80148f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80148f4:	68fb      	ldr	r3, [r7, #12]
 80148f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80148fa:	4293      	cmp	r3, r2
 80148fc:	d902      	bls.n	8014904 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80148fe:	2301      	movs	r3, #1
 8014900:	75fb      	strb	r3, [r7, #23]
          break;
 8014902:	e00c      	b.n	801491e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014904:	683b      	ldr	r3, [r7, #0]
 8014906:	781b      	ldrb	r3, [r3, #0]
 8014908:	015a      	lsls	r2, r3, #5
 801490a:	693b      	ldr	r3, [r7, #16]
 801490c:	4413      	add	r3, r2
 801490e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014912:	681b      	ldr	r3, [r3, #0]
 8014914:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014918:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801491c:	d0e7      	beq.n	80148ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801491e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014920:	4618      	mov	r0, r3
 8014922:	371c      	adds	r7, #28
 8014924:	46bd      	mov	sp, r7
 8014926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801492a:	4770      	bx	lr

0801492c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801492c:	b480      	push	{r7}
 801492e:	b089      	sub	sp, #36	; 0x24
 8014930:	af00      	add	r7, sp, #0
 8014932:	60f8      	str	r0, [r7, #12]
 8014934:	60b9      	str	r1, [r7, #8]
 8014936:	4611      	mov	r1, r2
 8014938:	461a      	mov	r2, r3
 801493a:	460b      	mov	r3, r1
 801493c:	71fb      	strb	r3, [r7, #7]
 801493e:	4613      	mov	r3, r2
 8014940:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014946:	68bb      	ldr	r3, [r7, #8]
 8014948:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801494a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801494e:	2b00      	cmp	r3, #0
 8014950:	d123      	bne.n	801499a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014952:	88bb      	ldrh	r3, [r7, #4]
 8014954:	3303      	adds	r3, #3
 8014956:	089b      	lsrs	r3, r3, #2
 8014958:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801495a:	2300      	movs	r3, #0
 801495c:	61bb      	str	r3, [r7, #24]
 801495e:	e018      	b.n	8014992 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014960:	79fb      	ldrb	r3, [r7, #7]
 8014962:	031a      	lsls	r2, r3, #12
 8014964:	697b      	ldr	r3, [r7, #20]
 8014966:	4413      	add	r3, r2
 8014968:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801496c:	461a      	mov	r2, r3
 801496e:	69fb      	ldr	r3, [r7, #28]
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014974:	69fb      	ldr	r3, [r7, #28]
 8014976:	3301      	adds	r3, #1
 8014978:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801497a:	69fb      	ldr	r3, [r7, #28]
 801497c:	3301      	adds	r3, #1
 801497e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014980:	69fb      	ldr	r3, [r7, #28]
 8014982:	3301      	adds	r3, #1
 8014984:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014986:	69fb      	ldr	r3, [r7, #28]
 8014988:	3301      	adds	r3, #1
 801498a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801498c:	69bb      	ldr	r3, [r7, #24]
 801498e:	3301      	adds	r3, #1
 8014990:	61bb      	str	r3, [r7, #24]
 8014992:	69ba      	ldr	r2, [r7, #24]
 8014994:	693b      	ldr	r3, [r7, #16]
 8014996:	429a      	cmp	r2, r3
 8014998:	d3e2      	bcc.n	8014960 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801499a:	2300      	movs	r3, #0
}
 801499c:	4618      	mov	r0, r3
 801499e:	3724      	adds	r7, #36	; 0x24
 80149a0:	46bd      	mov	sp, r7
 80149a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149a6:	4770      	bx	lr

080149a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80149a8:	b480      	push	{r7}
 80149aa:	b08b      	sub	sp, #44	; 0x2c
 80149ac:	af00      	add	r7, sp, #0
 80149ae:	60f8      	str	r0, [r7, #12]
 80149b0:	60b9      	str	r1, [r7, #8]
 80149b2:	4613      	mov	r3, r2
 80149b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80149ba:	68bb      	ldr	r3, [r7, #8]
 80149bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80149be:	88fb      	ldrh	r3, [r7, #6]
 80149c0:	089b      	lsrs	r3, r3, #2
 80149c2:	b29b      	uxth	r3, r3
 80149c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80149c6:	88fb      	ldrh	r3, [r7, #6]
 80149c8:	f003 0303 	and.w	r3, r3, #3
 80149cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80149ce:	2300      	movs	r3, #0
 80149d0:	623b      	str	r3, [r7, #32]
 80149d2:	e014      	b.n	80149fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80149d4:	69bb      	ldr	r3, [r7, #24]
 80149d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80149da:	681a      	ldr	r2, [r3, #0]
 80149dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149de:	601a      	str	r2, [r3, #0]
    pDest++;
 80149e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149e2:	3301      	adds	r3, #1
 80149e4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80149e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149e8:	3301      	adds	r3, #1
 80149ea:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80149ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149ee:	3301      	adds	r3, #1
 80149f0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80149f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149f4:	3301      	adds	r3, #1
 80149f6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80149f8:	6a3b      	ldr	r3, [r7, #32]
 80149fa:	3301      	adds	r3, #1
 80149fc:	623b      	str	r3, [r7, #32]
 80149fe:	6a3a      	ldr	r2, [r7, #32]
 8014a00:	697b      	ldr	r3, [r7, #20]
 8014a02:	429a      	cmp	r2, r3
 8014a04:	d3e6      	bcc.n	80149d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014a06:	8bfb      	ldrh	r3, [r7, #30]
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	d01e      	beq.n	8014a4a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014a0c:	2300      	movs	r3, #0
 8014a0e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014a10:	69bb      	ldr	r3, [r7, #24]
 8014a12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014a16:	461a      	mov	r2, r3
 8014a18:	f107 0310 	add.w	r3, r7, #16
 8014a1c:	6812      	ldr	r2, [r2, #0]
 8014a1e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014a20:	693a      	ldr	r2, [r7, #16]
 8014a22:	6a3b      	ldr	r3, [r7, #32]
 8014a24:	b2db      	uxtb	r3, r3
 8014a26:	00db      	lsls	r3, r3, #3
 8014a28:	fa22 f303 	lsr.w	r3, r2, r3
 8014a2c:	b2da      	uxtb	r2, r3
 8014a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a30:	701a      	strb	r2, [r3, #0]
      i++;
 8014a32:	6a3b      	ldr	r3, [r7, #32]
 8014a34:	3301      	adds	r3, #1
 8014a36:	623b      	str	r3, [r7, #32]
      pDest++;
 8014a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a3a:	3301      	adds	r3, #1
 8014a3c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8014a3e:	8bfb      	ldrh	r3, [r7, #30]
 8014a40:	3b01      	subs	r3, #1
 8014a42:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014a44:	8bfb      	ldrh	r3, [r7, #30]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d1ea      	bne.n	8014a20 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014a4c:	4618      	mov	r0, r3
 8014a4e:	372c      	adds	r7, #44	; 0x2c
 8014a50:	46bd      	mov	sp, r7
 8014a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a56:	4770      	bx	lr

08014a58 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014a58:	b480      	push	{r7}
 8014a5a:	b085      	sub	sp, #20
 8014a5c:	af00      	add	r7, sp, #0
 8014a5e:	6078      	str	r0, [r7, #4]
 8014a60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014a66:	683b      	ldr	r3, [r7, #0]
 8014a68:	781b      	ldrb	r3, [r3, #0]
 8014a6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014a6c:	683b      	ldr	r3, [r7, #0]
 8014a6e:	785b      	ldrb	r3, [r3, #1]
 8014a70:	2b01      	cmp	r3, #1
 8014a72:	d12c      	bne.n	8014ace <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014a74:	68bb      	ldr	r3, [r7, #8]
 8014a76:	015a      	lsls	r2, r3, #5
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	4413      	add	r3, r2
 8014a7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014a80:	681b      	ldr	r3, [r3, #0]
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	db12      	blt.n	8014aac <USB_EPSetStall+0x54>
 8014a86:	68bb      	ldr	r3, [r7, #8]
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d00f      	beq.n	8014aac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014a8c:	68bb      	ldr	r3, [r7, #8]
 8014a8e:	015a      	lsls	r2, r3, #5
 8014a90:	68fb      	ldr	r3, [r7, #12]
 8014a92:	4413      	add	r3, r2
 8014a94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	68ba      	ldr	r2, [r7, #8]
 8014a9c:	0151      	lsls	r1, r2, #5
 8014a9e:	68fa      	ldr	r2, [r7, #12]
 8014aa0:	440a      	add	r2, r1
 8014aa2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014aa6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014aaa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014aac:	68bb      	ldr	r3, [r7, #8]
 8014aae:	015a      	lsls	r2, r3, #5
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	4413      	add	r3, r2
 8014ab4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	68ba      	ldr	r2, [r7, #8]
 8014abc:	0151      	lsls	r1, r2, #5
 8014abe:	68fa      	ldr	r2, [r7, #12]
 8014ac0:	440a      	add	r2, r1
 8014ac2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014ac6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014aca:	6013      	str	r3, [r2, #0]
 8014acc:	e02b      	b.n	8014b26 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014ace:	68bb      	ldr	r3, [r7, #8]
 8014ad0:	015a      	lsls	r2, r3, #5
 8014ad2:	68fb      	ldr	r3, [r7, #12]
 8014ad4:	4413      	add	r3, r2
 8014ad6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014ada:	681b      	ldr	r3, [r3, #0]
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	db12      	blt.n	8014b06 <USB_EPSetStall+0xae>
 8014ae0:	68bb      	ldr	r3, [r7, #8]
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d00f      	beq.n	8014b06 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014ae6:	68bb      	ldr	r3, [r7, #8]
 8014ae8:	015a      	lsls	r2, r3, #5
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	4413      	add	r3, r2
 8014aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014af2:	681b      	ldr	r3, [r3, #0]
 8014af4:	68ba      	ldr	r2, [r7, #8]
 8014af6:	0151      	lsls	r1, r2, #5
 8014af8:	68fa      	ldr	r2, [r7, #12]
 8014afa:	440a      	add	r2, r1
 8014afc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014b00:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014b04:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014b06:	68bb      	ldr	r3, [r7, #8]
 8014b08:	015a      	lsls	r2, r3, #5
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	4413      	add	r3, r2
 8014b0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	68ba      	ldr	r2, [r7, #8]
 8014b16:	0151      	lsls	r1, r2, #5
 8014b18:	68fa      	ldr	r2, [r7, #12]
 8014b1a:	440a      	add	r2, r1
 8014b1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014b20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014b24:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014b26:	2300      	movs	r3, #0
}
 8014b28:	4618      	mov	r0, r3
 8014b2a:	3714      	adds	r7, #20
 8014b2c:	46bd      	mov	sp, r7
 8014b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b32:	4770      	bx	lr

08014b34 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014b34:	b480      	push	{r7}
 8014b36:	b085      	sub	sp, #20
 8014b38:	af00      	add	r7, sp, #0
 8014b3a:	6078      	str	r0, [r7, #4]
 8014b3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014b42:	683b      	ldr	r3, [r7, #0]
 8014b44:	781b      	ldrb	r3, [r3, #0]
 8014b46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014b48:	683b      	ldr	r3, [r7, #0]
 8014b4a:	785b      	ldrb	r3, [r3, #1]
 8014b4c:	2b01      	cmp	r3, #1
 8014b4e:	d128      	bne.n	8014ba2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014b50:	68bb      	ldr	r3, [r7, #8]
 8014b52:	015a      	lsls	r2, r3, #5
 8014b54:	68fb      	ldr	r3, [r7, #12]
 8014b56:	4413      	add	r3, r2
 8014b58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014b5c:	681b      	ldr	r3, [r3, #0]
 8014b5e:	68ba      	ldr	r2, [r7, #8]
 8014b60:	0151      	lsls	r1, r2, #5
 8014b62:	68fa      	ldr	r2, [r7, #12]
 8014b64:	440a      	add	r2, r1
 8014b66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014b6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014b6e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014b70:	683b      	ldr	r3, [r7, #0]
 8014b72:	791b      	ldrb	r3, [r3, #4]
 8014b74:	2b03      	cmp	r3, #3
 8014b76:	d003      	beq.n	8014b80 <USB_EPClearStall+0x4c>
 8014b78:	683b      	ldr	r3, [r7, #0]
 8014b7a:	791b      	ldrb	r3, [r3, #4]
 8014b7c:	2b02      	cmp	r3, #2
 8014b7e:	d138      	bne.n	8014bf2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014b80:	68bb      	ldr	r3, [r7, #8]
 8014b82:	015a      	lsls	r2, r3, #5
 8014b84:	68fb      	ldr	r3, [r7, #12]
 8014b86:	4413      	add	r3, r2
 8014b88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	68ba      	ldr	r2, [r7, #8]
 8014b90:	0151      	lsls	r1, r2, #5
 8014b92:	68fa      	ldr	r2, [r7, #12]
 8014b94:	440a      	add	r2, r1
 8014b96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014b9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014b9e:	6013      	str	r3, [r2, #0]
 8014ba0:	e027      	b.n	8014bf2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014ba2:	68bb      	ldr	r3, [r7, #8]
 8014ba4:	015a      	lsls	r2, r3, #5
 8014ba6:	68fb      	ldr	r3, [r7, #12]
 8014ba8:	4413      	add	r3, r2
 8014baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	68ba      	ldr	r2, [r7, #8]
 8014bb2:	0151      	lsls	r1, r2, #5
 8014bb4:	68fa      	ldr	r2, [r7, #12]
 8014bb6:	440a      	add	r2, r1
 8014bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014bbc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014bc0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014bc2:	683b      	ldr	r3, [r7, #0]
 8014bc4:	791b      	ldrb	r3, [r3, #4]
 8014bc6:	2b03      	cmp	r3, #3
 8014bc8:	d003      	beq.n	8014bd2 <USB_EPClearStall+0x9e>
 8014bca:	683b      	ldr	r3, [r7, #0]
 8014bcc:	791b      	ldrb	r3, [r3, #4]
 8014bce:	2b02      	cmp	r3, #2
 8014bd0:	d10f      	bne.n	8014bf2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014bd2:	68bb      	ldr	r3, [r7, #8]
 8014bd4:	015a      	lsls	r2, r3, #5
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	4413      	add	r3, r2
 8014bda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	68ba      	ldr	r2, [r7, #8]
 8014be2:	0151      	lsls	r1, r2, #5
 8014be4:	68fa      	ldr	r2, [r7, #12]
 8014be6:	440a      	add	r2, r1
 8014be8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014bf0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014bf2:	2300      	movs	r3, #0
}
 8014bf4:	4618      	mov	r0, r3
 8014bf6:	3714      	adds	r7, #20
 8014bf8:	46bd      	mov	sp, r7
 8014bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bfe:	4770      	bx	lr

08014c00 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014c00:	b480      	push	{r7}
 8014c02:	b085      	sub	sp, #20
 8014c04:	af00      	add	r7, sp, #0
 8014c06:	6078      	str	r0, [r7, #4]
 8014c08:	460b      	mov	r3, r1
 8014c0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	68fa      	ldr	r2, [r7, #12]
 8014c1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014c1e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8014c22:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014c2a:	681a      	ldr	r2, [r3, #0]
 8014c2c:	78fb      	ldrb	r3, [r7, #3]
 8014c2e:	011b      	lsls	r3, r3, #4
 8014c30:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8014c34:	68f9      	ldr	r1, [r7, #12]
 8014c36:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014c3a:	4313      	orrs	r3, r2
 8014c3c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014c3e:	2300      	movs	r3, #0
}
 8014c40:	4618      	mov	r0, r3
 8014c42:	3714      	adds	r7, #20
 8014c44:	46bd      	mov	sp, r7
 8014c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c4a:	4770      	bx	lr

08014c4c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014c4c:	b480      	push	{r7}
 8014c4e:	b085      	sub	sp, #20
 8014c50:	af00      	add	r7, sp, #0
 8014c52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014c58:	68fb      	ldr	r3, [r7, #12]
 8014c5a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	68fa      	ldr	r2, [r7, #12]
 8014c62:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014c66:	f023 0303 	bic.w	r3, r3, #3
 8014c6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014c6c:	68fb      	ldr	r3, [r7, #12]
 8014c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014c72:	685b      	ldr	r3, [r3, #4]
 8014c74:	68fa      	ldr	r2, [r7, #12]
 8014c76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014c7a:	f023 0302 	bic.w	r3, r3, #2
 8014c7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014c80:	2300      	movs	r3, #0
}
 8014c82:	4618      	mov	r0, r3
 8014c84:	3714      	adds	r7, #20
 8014c86:	46bd      	mov	sp, r7
 8014c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c8c:	4770      	bx	lr

08014c8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014c8e:	b480      	push	{r7}
 8014c90:	b085      	sub	sp, #20
 8014c92:	af00      	add	r7, sp, #0
 8014c94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014c9a:	68fb      	ldr	r3, [r7, #12]
 8014c9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014ca0:	681b      	ldr	r3, [r3, #0]
 8014ca2:	68fa      	ldr	r2, [r7, #12]
 8014ca4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014ca8:	f023 0303 	bic.w	r3, r3, #3
 8014cac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014cae:	68fb      	ldr	r3, [r7, #12]
 8014cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014cb4:	685b      	ldr	r3, [r3, #4]
 8014cb6:	68fa      	ldr	r2, [r7, #12]
 8014cb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014cbc:	f043 0302 	orr.w	r3, r3, #2
 8014cc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014cc2:	2300      	movs	r3, #0
}
 8014cc4:	4618      	mov	r0, r3
 8014cc6:	3714      	adds	r7, #20
 8014cc8:	46bd      	mov	sp, r7
 8014cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cce:	4770      	bx	lr

08014cd0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8014cd0:	b480      	push	{r7}
 8014cd2:	b085      	sub	sp, #20
 8014cd4:	af00      	add	r7, sp, #0
 8014cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	695b      	ldr	r3, [r3, #20]
 8014cdc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014cde:	687b      	ldr	r3, [r7, #4]
 8014ce0:	699b      	ldr	r3, [r3, #24]
 8014ce2:	68fa      	ldr	r2, [r7, #12]
 8014ce4:	4013      	ands	r3, r2
 8014ce6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8014ce8:	68fb      	ldr	r3, [r7, #12]
}
 8014cea:	4618      	mov	r0, r3
 8014cec:	3714      	adds	r7, #20
 8014cee:	46bd      	mov	sp, r7
 8014cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cf4:	4770      	bx	lr

08014cf6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8014cf6:	b480      	push	{r7}
 8014cf8:	b085      	sub	sp, #20
 8014cfa:	af00      	add	r7, sp, #0
 8014cfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d08:	699b      	ldr	r3, [r3, #24]
 8014d0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014d0c:	68fb      	ldr	r3, [r7, #12]
 8014d0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d12:	69db      	ldr	r3, [r3, #28]
 8014d14:	68ba      	ldr	r2, [r7, #8]
 8014d16:	4013      	ands	r3, r2
 8014d18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8014d1a:	68bb      	ldr	r3, [r7, #8]
 8014d1c:	0c1b      	lsrs	r3, r3, #16
}
 8014d1e:	4618      	mov	r0, r3
 8014d20:	3714      	adds	r7, #20
 8014d22:	46bd      	mov	sp, r7
 8014d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d28:	4770      	bx	lr

08014d2a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8014d2a:	b480      	push	{r7}
 8014d2c:	b085      	sub	sp, #20
 8014d2e:	af00      	add	r7, sp, #0
 8014d30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014d36:	68fb      	ldr	r3, [r7, #12]
 8014d38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d3c:	699b      	ldr	r3, [r3, #24]
 8014d3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d46:	69db      	ldr	r3, [r3, #28]
 8014d48:	68ba      	ldr	r2, [r7, #8]
 8014d4a:	4013      	ands	r3, r2
 8014d4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8014d4e:	68bb      	ldr	r3, [r7, #8]
 8014d50:	b29b      	uxth	r3, r3
}
 8014d52:	4618      	mov	r0, r3
 8014d54:	3714      	adds	r7, #20
 8014d56:	46bd      	mov	sp, r7
 8014d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d5c:	4770      	bx	lr

08014d5e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014d5e:	b480      	push	{r7}
 8014d60:	b085      	sub	sp, #20
 8014d62:	af00      	add	r7, sp, #0
 8014d64:	6078      	str	r0, [r7, #4]
 8014d66:	460b      	mov	r3, r1
 8014d68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014d6e:	78fb      	ldrb	r3, [r7, #3]
 8014d70:	015a      	lsls	r2, r3, #5
 8014d72:	68fb      	ldr	r3, [r7, #12]
 8014d74:	4413      	add	r3, r2
 8014d76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014d7a:	689b      	ldr	r3, [r3, #8]
 8014d7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d84:	695b      	ldr	r3, [r3, #20]
 8014d86:	68ba      	ldr	r2, [r7, #8]
 8014d88:	4013      	ands	r3, r2
 8014d8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014d8c:	68bb      	ldr	r3, [r7, #8]
}
 8014d8e:	4618      	mov	r0, r3
 8014d90:	3714      	adds	r7, #20
 8014d92:	46bd      	mov	sp, r7
 8014d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d98:	4770      	bx	lr

08014d9a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014d9a:	b480      	push	{r7}
 8014d9c:	b087      	sub	sp, #28
 8014d9e:	af00      	add	r7, sp, #0
 8014da0:	6078      	str	r0, [r7, #4]
 8014da2:	460b      	mov	r3, r1
 8014da4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8014daa:	697b      	ldr	r3, [r7, #20]
 8014dac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014db0:	691b      	ldr	r3, [r3, #16]
 8014db2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014db4:	697b      	ldr	r3, [r7, #20]
 8014db6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014dba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014dbc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014dbe:	78fb      	ldrb	r3, [r7, #3]
 8014dc0:	f003 030f 	and.w	r3, r3, #15
 8014dc4:	68fa      	ldr	r2, [r7, #12]
 8014dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8014dca:	01db      	lsls	r3, r3, #7
 8014dcc:	b2db      	uxtb	r3, r3
 8014dce:	693a      	ldr	r2, [r7, #16]
 8014dd0:	4313      	orrs	r3, r2
 8014dd2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014dd4:	78fb      	ldrb	r3, [r7, #3]
 8014dd6:	015a      	lsls	r2, r3, #5
 8014dd8:	697b      	ldr	r3, [r7, #20]
 8014dda:	4413      	add	r3, r2
 8014ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014de0:	689b      	ldr	r3, [r3, #8]
 8014de2:	693a      	ldr	r2, [r7, #16]
 8014de4:	4013      	ands	r3, r2
 8014de6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014de8:	68bb      	ldr	r3, [r7, #8]
}
 8014dea:	4618      	mov	r0, r3
 8014dec:	371c      	adds	r7, #28
 8014dee:	46bd      	mov	sp, r7
 8014df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df4:	4770      	bx	lr

08014df6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8014df6:	b480      	push	{r7}
 8014df8:	b083      	sub	sp, #12
 8014dfa:	af00      	add	r7, sp, #0
 8014dfc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	695b      	ldr	r3, [r3, #20]
 8014e02:	f003 0301 	and.w	r3, r3, #1
}
 8014e06:	4618      	mov	r0, r3
 8014e08:	370c      	adds	r7, #12
 8014e0a:	46bd      	mov	sp, r7
 8014e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e10:	4770      	bx	lr
	...

08014e14 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8014e14:	b480      	push	{r7}
 8014e16:	b085      	sub	sp, #20
 8014e18:	af00      	add	r7, sp, #0
 8014e1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014e26:	681a      	ldr	r2, [r3, #0]
 8014e28:	68fb      	ldr	r3, [r7, #12]
 8014e2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014e2e:	4619      	mov	r1, r3
 8014e30:	4b09      	ldr	r3, [pc, #36]	; (8014e58 <USB_ActivateSetup+0x44>)
 8014e32:	4013      	ands	r3, r2
 8014e34:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014e36:	68fb      	ldr	r3, [r7, #12]
 8014e38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e3c:	685b      	ldr	r3, [r3, #4]
 8014e3e:	68fa      	ldr	r2, [r7, #12]
 8014e40:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014e44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014e48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014e4a:	2300      	movs	r3, #0
}
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	3714      	adds	r7, #20
 8014e50:	46bd      	mov	sp, r7
 8014e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e56:	4770      	bx	lr
 8014e58:	fffff800 	.word	0xfffff800

08014e5c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8014e5c:	b480      	push	{r7}
 8014e5e:	b087      	sub	sp, #28
 8014e60:	af00      	add	r7, sp, #0
 8014e62:	60f8      	str	r0, [r7, #12]
 8014e64:	460b      	mov	r3, r1
 8014e66:	607a      	str	r2, [r7, #4]
 8014e68:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	333c      	adds	r3, #60	; 0x3c
 8014e72:	3304      	adds	r3, #4
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014e78:	693b      	ldr	r3, [r7, #16]
 8014e7a:	4a26      	ldr	r2, [pc, #152]	; (8014f14 <USB_EP0_OutStart+0xb8>)
 8014e7c:	4293      	cmp	r3, r2
 8014e7e:	d90a      	bls.n	8014e96 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014e80:	697b      	ldr	r3, [r7, #20]
 8014e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014e8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014e90:	d101      	bne.n	8014e96 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8014e92:	2300      	movs	r3, #0
 8014e94:	e037      	b.n	8014f06 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014e96:	697b      	ldr	r3, [r7, #20]
 8014e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014e9c:	461a      	mov	r2, r3
 8014e9e:	2300      	movs	r3, #0
 8014ea0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014ea2:	697b      	ldr	r3, [r7, #20]
 8014ea4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014ea8:	691b      	ldr	r3, [r3, #16]
 8014eaa:	697a      	ldr	r2, [r7, #20]
 8014eac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014eb0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014eb4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014eb6:	697b      	ldr	r3, [r7, #20]
 8014eb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014ebc:	691b      	ldr	r3, [r3, #16]
 8014ebe:	697a      	ldr	r2, [r7, #20]
 8014ec0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014ec4:	f043 0318 	orr.w	r3, r3, #24
 8014ec8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8014eca:	697b      	ldr	r3, [r7, #20]
 8014ecc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014ed0:	691b      	ldr	r3, [r3, #16]
 8014ed2:	697a      	ldr	r2, [r7, #20]
 8014ed4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014ed8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8014edc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8014ede:	7afb      	ldrb	r3, [r7, #11]
 8014ee0:	2b01      	cmp	r3, #1
 8014ee2:	d10f      	bne.n	8014f04 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8014ee4:	697b      	ldr	r3, [r7, #20]
 8014ee6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014eea:	461a      	mov	r2, r3
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8014ef0:	697b      	ldr	r3, [r7, #20]
 8014ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014ef6:	681b      	ldr	r3, [r3, #0]
 8014ef8:	697a      	ldr	r2, [r7, #20]
 8014efa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014efe:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8014f02:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014f04:	2300      	movs	r3, #0
}
 8014f06:	4618      	mov	r0, r3
 8014f08:	371c      	adds	r7, #28
 8014f0a:	46bd      	mov	sp, r7
 8014f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f10:	4770      	bx	lr
 8014f12:	bf00      	nop
 8014f14:	4f54300a 	.word	0x4f54300a

08014f18 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014f18:	b480      	push	{r7}
 8014f1a:	b085      	sub	sp, #20
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014f20:	2300      	movs	r3, #0
 8014f22:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014f24:	68fb      	ldr	r3, [r7, #12]
 8014f26:	3301      	adds	r3, #1
 8014f28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014f2a:	68fb      	ldr	r3, [r7, #12]
 8014f2c:	4a13      	ldr	r2, [pc, #76]	; (8014f7c <USB_CoreReset+0x64>)
 8014f2e:	4293      	cmp	r3, r2
 8014f30:	d901      	bls.n	8014f36 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8014f32:	2303      	movs	r3, #3
 8014f34:	e01b      	b.n	8014f6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	691b      	ldr	r3, [r3, #16]
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	daf2      	bge.n	8014f24 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8014f3e:	2300      	movs	r3, #0
 8014f40:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	691b      	ldr	r3, [r3, #16]
 8014f46:	f043 0201 	orr.w	r2, r3, #1
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	3301      	adds	r3, #1
 8014f52:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	4a09      	ldr	r2, [pc, #36]	; (8014f7c <USB_CoreReset+0x64>)
 8014f58:	4293      	cmp	r3, r2
 8014f5a:	d901      	bls.n	8014f60 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8014f5c:	2303      	movs	r3, #3
 8014f5e:	e006      	b.n	8014f6e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	691b      	ldr	r3, [r3, #16]
 8014f64:	f003 0301 	and.w	r3, r3, #1
 8014f68:	2b01      	cmp	r3, #1
 8014f6a:	d0f0      	beq.n	8014f4e <USB_CoreReset+0x36>

  return HAL_OK;
 8014f6c:	2300      	movs	r3, #0
}
 8014f6e:	4618      	mov	r0, r3
 8014f70:	3714      	adds	r7, #20
 8014f72:	46bd      	mov	sp, r7
 8014f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f78:	4770      	bx	lr
 8014f7a:	bf00      	nop
 8014f7c:	00030d40 	.word	0x00030d40

08014f80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8014f80:	b580      	push	{r7, lr}
 8014f82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8014f84:	4904      	ldr	r1, [pc, #16]	; (8014f98 <MX_FATFS_Init+0x18>)
 8014f86:	4805      	ldr	r0, [pc, #20]	; (8014f9c <MX_FATFS_Init+0x1c>)
 8014f88:	f002 fa56 	bl	8017438 <FATFS_LinkDriver>
 8014f8c:	4603      	mov	r3, r0
 8014f8e:	461a      	mov	r2, r3
 8014f90:	4b03      	ldr	r3, [pc, #12]	; (8014fa0 <MX_FATFS_Init+0x20>)
 8014f92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8014f94:	bf00      	nop
 8014f96:	bd80      	pop	{r7, pc}
 8014f98:	2400160c 	.word	0x2400160c
 8014f9c:	0801c82c 	.word	0x0801c82c
 8014fa0:	24001608 	.word	0x24001608

08014fa4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8014fa4:	b580      	push	{r7, lr}
 8014fa6:	b082      	sub	sp, #8
 8014fa8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8014faa:	2300      	movs	r3, #0
 8014fac:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8014fae:	f000 f885 	bl	80150bc <BSP_SD_IsDetected>
 8014fb2:	4603      	mov	r3, r0
 8014fb4:	2b01      	cmp	r3, #1
 8014fb6:	d001      	beq.n	8014fbc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8014fb8:	2302      	movs	r3, #2
 8014fba:	e012      	b.n	8014fe2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 8014fbc:	480b      	ldr	r0, [pc, #44]	; (8014fec <BSP_SD_Init+0x48>)
 8014fbe:	f7f9 f85d 	bl	800e07c <HAL_SD_Init>
 8014fc2:	4603      	mov	r3, r0
 8014fc4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8014fc6:	79fb      	ldrb	r3, [r7, #7]
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	d109      	bne.n	8014fe0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8014fcc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8014fd0:	4806      	ldr	r0, [pc, #24]	; (8014fec <BSP_SD_Init+0x48>)
 8014fd2:	f7f9 ff13 	bl	800edfc <HAL_SD_ConfigWideBusOperation>
 8014fd6:	4603      	mov	r3, r0
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d001      	beq.n	8014fe0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8014fdc:	2301      	movs	r3, #1
 8014fde:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8014fe0:	79fb      	ldrb	r3, [r7, #7]
}
 8014fe2:	4618      	mov	r0, r3
 8014fe4:	3708      	adds	r7, #8
 8014fe6:	46bd      	mov	sp, r7
 8014fe8:	bd80      	pop	{r7, pc}
 8014fea:	bf00      	nop
 8014fec:	24000ec4 	.word	0x24000ec4

08014ff0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8014ff0:	b580      	push	{r7, lr}
 8014ff2:	b086      	sub	sp, #24
 8014ff4:	af00      	add	r7, sp, #0
 8014ff6:	60f8      	str	r0, [r7, #12]
 8014ff8:	60b9      	str	r1, [r7, #8]
 8014ffa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8014ffc:	2300      	movs	r3, #0
 8014ffe:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	68ba      	ldr	r2, [r7, #8]
 8015004:	68f9      	ldr	r1, [r7, #12]
 8015006:	4806      	ldr	r0, [pc, #24]	; (8015020 <BSP_SD_ReadBlocks_DMA+0x30>)
 8015008:	f7f9 f958 	bl	800e2bc <HAL_SD_ReadBlocks_DMA>
 801500c:	4603      	mov	r3, r0
 801500e:	2b00      	cmp	r3, #0
 8015010:	d001      	beq.n	8015016 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8015012:	2301      	movs	r3, #1
 8015014:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8015016:	7dfb      	ldrb	r3, [r7, #23]
}
 8015018:	4618      	mov	r0, r3
 801501a:	3718      	adds	r7, #24
 801501c:	46bd      	mov	sp, r7
 801501e:	bd80      	pop	{r7, pc}
 8015020:	24000ec4 	.word	0x24000ec4

08015024 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8015024:	b580      	push	{r7, lr}
 8015026:	b086      	sub	sp, #24
 8015028:	af00      	add	r7, sp, #0
 801502a:	60f8      	str	r0, [r7, #12]
 801502c:	60b9      	str	r1, [r7, #8]
 801502e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8015030:	2300      	movs	r3, #0
 8015032:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	68ba      	ldr	r2, [r7, #8]
 8015038:	68f9      	ldr	r1, [r7, #12]
 801503a:	4806      	ldr	r0, [pc, #24]	; (8015054 <BSP_SD_WriteBlocks_DMA+0x30>)
 801503c:	f7f9 f9e6 	bl	800e40c <HAL_SD_WriteBlocks_DMA>
 8015040:	4603      	mov	r3, r0
 8015042:	2b00      	cmp	r3, #0
 8015044:	d001      	beq.n	801504a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8015046:	2301      	movs	r3, #1
 8015048:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801504a:	7dfb      	ldrb	r3, [r7, #23]
}
 801504c:	4618      	mov	r0, r3
 801504e:	3718      	adds	r7, #24
 8015050:	46bd      	mov	sp, r7
 8015052:	bd80      	pop	{r7, pc}
 8015054:	24000ec4 	.word	0x24000ec4

08015058 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8015058:	b580      	push	{r7, lr}
 801505a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 801505c:	4805      	ldr	r0, [pc, #20]	; (8015074 <BSP_SD_GetCardState+0x1c>)
 801505e:	f7f9 ffdf 	bl	800f020 <HAL_SD_GetCardState>
 8015062:	4603      	mov	r3, r0
 8015064:	2b04      	cmp	r3, #4
 8015066:	bf14      	ite	ne
 8015068:	2301      	movne	r3, #1
 801506a:	2300      	moveq	r3, #0
 801506c:	b2db      	uxtb	r3, r3
}
 801506e:	4618      	mov	r0, r3
 8015070:	bd80      	pop	{r7, pc}
 8015072:	bf00      	nop
 8015074:	24000ec4 	.word	0x24000ec4

08015078 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8015078:	b580      	push	{r7, lr}
 801507a:	b082      	sub	sp, #8
 801507c:	af00      	add	r7, sp, #0
 801507e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 8015080:	6879      	ldr	r1, [r7, #4]
 8015082:	4803      	ldr	r0, [pc, #12]	; (8015090 <BSP_SD_GetCardInfo+0x18>)
 8015084:	f7f9 fe8e 	bl	800eda4 <HAL_SD_GetCardInfo>
}
 8015088:	bf00      	nop
 801508a:	3708      	adds	r7, #8
 801508c:	46bd      	mov	sp, r7
 801508e:	bd80      	pop	{r7, pc}
 8015090:	24000ec4 	.word	0x24000ec4

08015094 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015094:	b580      	push	{r7, lr}
 8015096:	b082      	sub	sp, #8
 8015098:	af00      	add	r7, sp, #0
 801509a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 801509c:	f000 f9a0 	bl	80153e0 <BSP_SD_WriteCpltCallback>
}
 80150a0:	bf00      	nop
 80150a2:	3708      	adds	r7, #8
 80150a4:	46bd      	mov	sp, r7
 80150a6:	bd80      	pop	{r7, pc}

080150a8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80150a8:	b580      	push	{r7, lr}
 80150aa:	b082      	sub	sp, #8
 80150ac:	af00      	add	r7, sp, #0
 80150ae:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80150b0:	f000 f9a2 	bl	80153f8 <BSP_SD_ReadCpltCallback>
}
 80150b4:	bf00      	nop
 80150b6:	3708      	adds	r7, #8
 80150b8:	46bd      	mov	sp, r7
 80150ba:	bd80      	pop	{r7, pc}

080150bc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80150bc:	b580      	push	{r7, lr}
 80150be:	b082      	sub	sp, #8
 80150c0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80150c2:	2301      	movs	r3, #1
 80150c4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80150c6:	f000 f80b 	bl	80150e0 <BSP_PlatformIsDetected>
 80150ca:	4603      	mov	r3, r0
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d101      	bne.n	80150d4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80150d0:	2300      	movs	r3, #0
 80150d2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80150d4:	79fb      	ldrb	r3, [r7, #7]
 80150d6:	b2db      	uxtb	r3, r3
}
 80150d8:	4618      	mov	r0, r3
 80150da:	3708      	adds	r7, #8
 80150dc:	46bd      	mov	sp, r7
 80150de:	bd80      	pop	{r7, pc}

080150e0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80150e0:	b580      	push	{r7, lr}
 80150e2:	b082      	sub	sp, #8
 80150e4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80150e6:	2301      	movs	r3, #1
 80150e8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80150ea:	2104      	movs	r1, #4
 80150ec:	4806      	ldr	r0, [pc, #24]	; (8015108 <BSP_PlatformIsDetected+0x28>)
 80150ee:	f7f3 fb8d 	bl	800880c <HAL_GPIO_ReadPin>
 80150f2:	4603      	mov	r3, r0
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	d001      	beq.n	80150fc <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80150f8:	2300      	movs	r3, #0
 80150fa:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80150fc:	79fb      	ldrb	r3, [r7, #7]
}
 80150fe:	4618      	mov	r0, r3
 8015100:	3708      	adds	r7, #8
 8015102:	46bd      	mov	sp, r7
 8015104:	bd80      	pop	{r7, pc}
 8015106:	bf00      	nop
 8015108:	58020400 	.word	0x58020400

0801510c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 801510c:	b580      	push	{r7, lr}
 801510e:	b084      	sub	sp, #16
 8015110:	af00      	add	r7, sp, #0
 8015112:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8015114:	f7ef f8d4 	bl	80042c0 <HAL_GetTick>
 8015118:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 801511a:	e006      	b.n	801512a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801511c:	f7ff ff9c 	bl	8015058 <BSP_SD_GetCardState>
 8015120:	4603      	mov	r3, r0
 8015122:	2b00      	cmp	r3, #0
 8015124:	d101      	bne.n	801512a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8015126:	2300      	movs	r3, #0
 8015128:	e009      	b.n	801513e <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 801512a:	f7ef f8c9 	bl	80042c0 <HAL_GetTick>
 801512e:	4602      	mov	r2, r0
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	1ad3      	subs	r3, r2, r3
 8015134:	687a      	ldr	r2, [r7, #4]
 8015136:	429a      	cmp	r2, r3
 8015138:	d8f0      	bhi.n	801511c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 801513a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801513e:	4618      	mov	r0, r3
 8015140:	3710      	adds	r7, #16
 8015142:	46bd      	mov	sp, r7
 8015144:	bd80      	pop	{r7, pc}
	...

08015148 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8015148:	b580      	push	{r7, lr}
 801514a:	b082      	sub	sp, #8
 801514c:	af00      	add	r7, sp, #0
 801514e:	4603      	mov	r3, r0
 8015150:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8015152:	4b0b      	ldr	r3, [pc, #44]	; (8015180 <SD_CheckStatus+0x38>)
 8015154:	2201      	movs	r2, #1
 8015156:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8015158:	f7ff ff7e 	bl	8015058 <BSP_SD_GetCardState>
 801515c:	4603      	mov	r3, r0
 801515e:	2b00      	cmp	r3, #0
 8015160:	d107      	bne.n	8015172 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8015162:	4b07      	ldr	r3, [pc, #28]	; (8015180 <SD_CheckStatus+0x38>)
 8015164:	781b      	ldrb	r3, [r3, #0]
 8015166:	b2db      	uxtb	r3, r3
 8015168:	f023 0301 	bic.w	r3, r3, #1
 801516c:	b2da      	uxtb	r2, r3
 801516e:	4b04      	ldr	r3, [pc, #16]	; (8015180 <SD_CheckStatus+0x38>)
 8015170:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8015172:	4b03      	ldr	r3, [pc, #12]	; (8015180 <SD_CheckStatus+0x38>)
 8015174:	781b      	ldrb	r3, [r3, #0]
 8015176:	b2db      	uxtb	r3, r3
}
 8015178:	4618      	mov	r0, r3
 801517a:	3708      	adds	r7, #8
 801517c:	46bd      	mov	sp, r7
 801517e:	bd80      	pop	{r7, pc}
 8015180:	24000039 	.word	0x24000039

08015184 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b082      	sub	sp, #8
 8015188:	af00      	add	r7, sp, #0
 801518a:	4603      	mov	r3, r0
 801518c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 801518e:	f7ff ff09 	bl	8014fa4 <BSP_SD_Init>
 8015192:	4603      	mov	r3, r0
 8015194:	2b00      	cmp	r3, #0
 8015196:	d107      	bne.n	80151a8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8015198:	79fb      	ldrb	r3, [r7, #7]
 801519a:	4618      	mov	r0, r3
 801519c:	f7ff ffd4 	bl	8015148 <SD_CheckStatus>
 80151a0:	4603      	mov	r3, r0
 80151a2:	461a      	mov	r2, r3
 80151a4:	4b04      	ldr	r3, [pc, #16]	; (80151b8 <SD_initialize+0x34>)
 80151a6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80151a8:	4b03      	ldr	r3, [pc, #12]	; (80151b8 <SD_initialize+0x34>)
 80151aa:	781b      	ldrb	r3, [r3, #0]
 80151ac:	b2db      	uxtb	r3, r3
}
 80151ae:	4618      	mov	r0, r3
 80151b0:	3708      	adds	r7, #8
 80151b2:	46bd      	mov	sp, r7
 80151b4:	bd80      	pop	{r7, pc}
 80151b6:	bf00      	nop
 80151b8:	24000039 	.word	0x24000039

080151bc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80151bc:	b580      	push	{r7, lr}
 80151be:	b082      	sub	sp, #8
 80151c0:	af00      	add	r7, sp, #0
 80151c2:	4603      	mov	r3, r0
 80151c4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80151c6:	79fb      	ldrb	r3, [r7, #7]
 80151c8:	4618      	mov	r0, r3
 80151ca:	f7ff ffbd 	bl	8015148 <SD_CheckStatus>
 80151ce:	4603      	mov	r3, r0
}
 80151d0:	4618      	mov	r0, r3
 80151d2:	3708      	adds	r7, #8
 80151d4:	46bd      	mov	sp, r7
 80151d6:	bd80      	pop	{r7, pc}

080151d8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80151d8:	b580      	push	{r7, lr}
 80151da:	b086      	sub	sp, #24
 80151dc:	af00      	add	r7, sp, #0
 80151de:	60b9      	str	r1, [r7, #8]
 80151e0:	607a      	str	r2, [r7, #4]
 80151e2:	603b      	str	r3, [r7, #0]
 80151e4:	4603      	mov	r3, r0
 80151e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80151e8:	2301      	movs	r3, #1
 80151ea:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80151ec:	f247 5030 	movw	r0, #30000	; 0x7530
 80151f0:	f7ff ff8c 	bl	801510c <SD_CheckStatusWithTimeout>
 80151f4:	4603      	mov	r3, r0
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	da01      	bge.n	80151fe <SD_read+0x26>
  {
    return res;
 80151fa:	7dfb      	ldrb	r3, [r7, #23]
 80151fc:	e03b      	b.n	8015276 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80151fe:	683a      	ldr	r2, [r7, #0]
 8015200:	6879      	ldr	r1, [r7, #4]
 8015202:	68b8      	ldr	r0, [r7, #8]
 8015204:	f7ff fef4 	bl	8014ff0 <BSP_SD_ReadBlocks_DMA>
 8015208:	4603      	mov	r3, r0
 801520a:	2b00      	cmp	r3, #0
 801520c:	d132      	bne.n	8015274 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 801520e:	4b1c      	ldr	r3, [pc, #112]	; (8015280 <SD_read+0xa8>)
 8015210:	2200      	movs	r2, #0
 8015212:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8015214:	f7ef f854 	bl	80042c0 <HAL_GetTick>
 8015218:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801521a:	bf00      	nop
 801521c:	4b18      	ldr	r3, [pc, #96]	; (8015280 <SD_read+0xa8>)
 801521e:	681b      	ldr	r3, [r3, #0]
 8015220:	2b00      	cmp	r3, #0
 8015222:	d108      	bne.n	8015236 <SD_read+0x5e>
 8015224:	f7ef f84c 	bl	80042c0 <HAL_GetTick>
 8015228:	4602      	mov	r2, r0
 801522a:	693b      	ldr	r3, [r7, #16]
 801522c:	1ad3      	subs	r3, r2, r3
 801522e:	f247 522f 	movw	r2, #29999	; 0x752f
 8015232:	4293      	cmp	r3, r2
 8015234:	d9f2      	bls.n	801521c <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8015236:	4b12      	ldr	r3, [pc, #72]	; (8015280 <SD_read+0xa8>)
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	2b00      	cmp	r3, #0
 801523c:	d102      	bne.n	8015244 <SD_read+0x6c>
      {
        res = RES_ERROR;
 801523e:	2301      	movs	r3, #1
 8015240:	75fb      	strb	r3, [r7, #23]
 8015242:	e017      	b.n	8015274 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8015244:	4b0e      	ldr	r3, [pc, #56]	; (8015280 <SD_read+0xa8>)
 8015246:	2200      	movs	r2, #0
 8015248:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801524a:	f7ef f839 	bl	80042c0 <HAL_GetTick>
 801524e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015250:	e007      	b.n	8015262 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8015252:	f7ff ff01 	bl	8015058 <BSP_SD_GetCardState>
 8015256:	4603      	mov	r3, r0
 8015258:	2b00      	cmp	r3, #0
 801525a:	d102      	bne.n	8015262 <SD_read+0x8a>
          {
            res = RES_OK;
 801525c:	2300      	movs	r3, #0
 801525e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8015260:	e008      	b.n	8015274 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015262:	f7ef f82d 	bl	80042c0 <HAL_GetTick>
 8015266:	4602      	mov	r2, r0
 8015268:	693b      	ldr	r3, [r7, #16]
 801526a:	1ad3      	subs	r3, r2, r3
 801526c:	f247 522f 	movw	r2, #29999	; 0x752f
 8015270:	4293      	cmp	r3, r2
 8015272:	d9ee      	bls.n	8015252 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8015274:	7dfb      	ldrb	r3, [r7, #23]
}
 8015276:	4618      	mov	r0, r3
 8015278:	3718      	adds	r7, #24
 801527a:	46bd      	mov	sp, r7
 801527c:	bd80      	pop	{r7, pc}
 801527e:	bf00      	nop
 8015280:	24001614 	.word	0x24001614

08015284 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8015284:	b580      	push	{r7, lr}
 8015286:	b086      	sub	sp, #24
 8015288:	af00      	add	r7, sp, #0
 801528a:	60b9      	str	r1, [r7, #8]
 801528c:	607a      	str	r2, [r7, #4]
 801528e:	603b      	str	r3, [r7, #0]
 8015290:	4603      	mov	r3, r0
 8015292:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8015294:	2301      	movs	r3, #1
 8015296:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8015298:	4b24      	ldr	r3, [pc, #144]	; (801532c <SD_write+0xa8>)
 801529a:	2200      	movs	r2, #0
 801529c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801529e:	f247 5030 	movw	r0, #30000	; 0x7530
 80152a2:	f7ff ff33 	bl	801510c <SD_CheckStatusWithTimeout>
 80152a6:	4603      	mov	r3, r0
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	da01      	bge.n	80152b0 <SD_write+0x2c>
  {
    return res;
 80152ac:	7dfb      	ldrb	r3, [r7, #23]
 80152ae:	e038      	b.n	8015322 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80152b0:	683a      	ldr	r2, [r7, #0]
 80152b2:	6879      	ldr	r1, [r7, #4]
 80152b4:	68b8      	ldr	r0, [r7, #8]
 80152b6:	f7ff feb5 	bl	8015024 <BSP_SD_WriteBlocks_DMA>
 80152ba:	4603      	mov	r3, r0
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d12f      	bne.n	8015320 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80152c0:	f7ee fffe 	bl	80042c0 <HAL_GetTick>
 80152c4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80152c6:	bf00      	nop
 80152c8:	4b18      	ldr	r3, [pc, #96]	; (801532c <SD_write+0xa8>)
 80152ca:	681b      	ldr	r3, [r3, #0]
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	d108      	bne.n	80152e2 <SD_write+0x5e>
 80152d0:	f7ee fff6 	bl	80042c0 <HAL_GetTick>
 80152d4:	4602      	mov	r2, r0
 80152d6:	693b      	ldr	r3, [r7, #16]
 80152d8:	1ad3      	subs	r3, r2, r3
 80152da:	f247 522f 	movw	r2, #29999	; 0x752f
 80152de:	4293      	cmp	r3, r2
 80152e0:	d9f2      	bls.n	80152c8 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80152e2:	4b12      	ldr	r3, [pc, #72]	; (801532c <SD_write+0xa8>)
 80152e4:	681b      	ldr	r3, [r3, #0]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d102      	bne.n	80152f0 <SD_write+0x6c>
      {
        res = RES_ERROR;
 80152ea:	2301      	movs	r3, #1
 80152ec:	75fb      	strb	r3, [r7, #23]
 80152ee:	e017      	b.n	8015320 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80152f0:	4b0e      	ldr	r3, [pc, #56]	; (801532c <SD_write+0xa8>)
 80152f2:	2200      	movs	r2, #0
 80152f4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80152f6:	f7ee ffe3 	bl	80042c0 <HAL_GetTick>
 80152fa:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80152fc:	e007      	b.n	801530e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80152fe:	f7ff feab 	bl	8015058 <BSP_SD_GetCardState>
 8015302:	4603      	mov	r3, r0
 8015304:	2b00      	cmp	r3, #0
 8015306:	d102      	bne.n	801530e <SD_write+0x8a>
          {
            res = RES_OK;
 8015308:	2300      	movs	r3, #0
 801530a:	75fb      	strb	r3, [r7, #23]
            break;
 801530c:	e008      	b.n	8015320 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801530e:	f7ee ffd7 	bl	80042c0 <HAL_GetTick>
 8015312:	4602      	mov	r2, r0
 8015314:	693b      	ldr	r3, [r7, #16]
 8015316:	1ad3      	subs	r3, r2, r3
 8015318:	f247 522f 	movw	r2, #29999	; 0x752f
 801531c:	4293      	cmp	r3, r2
 801531e:	d9ee      	bls.n	80152fe <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8015320:	7dfb      	ldrb	r3, [r7, #23]
}
 8015322:	4618      	mov	r0, r3
 8015324:	3718      	adds	r7, #24
 8015326:	46bd      	mov	sp, r7
 8015328:	bd80      	pop	{r7, pc}
 801532a:	bf00      	nop
 801532c:	24001610 	.word	0x24001610

08015330 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8015330:	b580      	push	{r7, lr}
 8015332:	b08c      	sub	sp, #48	; 0x30
 8015334:	af00      	add	r7, sp, #0
 8015336:	4603      	mov	r3, r0
 8015338:	603a      	str	r2, [r7, #0]
 801533a:	71fb      	strb	r3, [r7, #7]
 801533c:	460b      	mov	r3, r1
 801533e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8015340:	2301      	movs	r3, #1
 8015342:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8015346:	4b25      	ldr	r3, [pc, #148]	; (80153dc <SD_ioctl+0xac>)
 8015348:	781b      	ldrb	r3, [r3, #0]
 801534a:	b2db      	uxtb	r3, r3
 801534c:	f003 0301 	and.w	r3, r3, #1
 8015350:	2b00      	cmp	r3, #0
 8015352:	d001      	beq.n	8015358 <SD_ioctl+0x28>
 8015354:	2303      	movs	r3, #3
 8015356:	e03c      	b.n	80153d2 <SD_ioctl+0xa2>

  switch (cmd)
 8015358:	79bb      	ldrb	r3, [r7, #6]
 801535a:	2b03      	cmp	r3, #3
 801535c:	d834      	bhi.n	80153c8 <SD_ioctl+0x98>
 801535e:	a201      	add	r2, pc, #4	; (adr r2, 8015364 <SD_ioctl+0x34>)
 8015360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015364:	08015375 	.word	0x08015375
 8015368:	0801537d 	.word	0x0801537d
 801536c:	08015395 	.word	0x08015395
 8015370:	080153af 	.word	0x080153af
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8015374:	2300      	movs	r3, #0
 8015376:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801537a:	e028      	b.n	80153ce <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 801537c:	f107 0308 	add.w	r3, r7, #8
 8015380:	4618      	mov	r0, r3
 8015382:	f7ff fe79 	bl	8015078 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8015386:	6a3a      	ldr	r2, [r7, #32]
 8015388:	683b      	ldr	r3, [r7, #0]
 801538a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801538c:	2300      	movs	r3, #0
 801538e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8015392:	e01c      	b.n	80153ce <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8015394:	f107 0308 	add.w	r3, r7, #8
 8015398:	4618      	mov	r0, r3
 801539a:	f7ff fe6d 	bl	8015078 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801539e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153a0:	b29a      	uxth	r2, r3
 80153a2:	683b      	ldr	r3, [r7, #0]
 80153a4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80153a6:	2300      	movs	r3, #0
 80153a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80153ac:	e00f      	b.n	80153ce <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80153ae:	f107 0308 	add.w	r3, r7, #8
 80153b2:	4618      	mov	r0, r3
 80153b4:	f7ff fe60 	bl	8015078 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80153b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153ba:	0a5a      	lsrs	r2, r3, #9
 80153bc:	683b      	ldr	r3, [r7, #0]
 80153be:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80153c0:	2300      	movs	r3, #0
 80153c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80153c6:	e002      	b.n	80153ce <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80153c8:	2304      	movs	r3, #4
 80153ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80153ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80153d2:	4618      	mov	r0, r3
 80153d4:	3730      	adds	r7, #48	; 0x30
 80153d6:	46bd      	mov	sp, r7
 80153d8:	bd80      	pop	{r7, pc}
 80153da:	bf00      	nop
 80153dc:	24000039 	.word	0x24000039

080153e0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80153e0:	b480      	push	{r7}
 80153e2:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80153e4:	4b03      	ldr	r3, [pc, #12]	; (80153f4 <BSP_SD_WriteCpltCallback+0x14>)
 80153e6:	2201      	movs	r2, #1
 80153e8:	601a      	str	r2, [r3, #0]
}
 80153ea:	bf00      	nop
 80153ec:	46bd      	mov	sp, r7
 80153ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153f2:	4770      	bx	lr
 80153f4:	24001610 	.word	0x24001610

080153f8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80153f8:	b480      	push	{r7}
 80153fa:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80153fc:	4b03      	ldr	r3, [pc, #12]	; (801540c <BSP_SD_ReadCpltCallback+0x14>)
 80153fe:	2201      	movs	r2, #1
 8015400:	601a      	str	r2, [r3, #0]
}
 8015402:	bf00      	nop
 8015404:	46bd      	mov	sp, r7
 8015406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801540a:	4770      	bx	lr
 801540c:	24001614 	.word	0x24001614

08015410 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015410:	b580      	push	{r7, lr}
 8015412:	b084      	sub	sp, #16
 8015414:	af00      	add	r7, sp, #0
 8015416:	6078      	str	r0, [r7, #4]
 8015418:	460b      	mov	r3, r1
 801541a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801541c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8015420:	f002 fcea 	bl	8017df8 <USBD_static_malloc>
 8015424:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015426:	68fb      	ldr	r3, [r7, #12]
 8015428:	2b00      	cmp	r3, #0
 801542a:	d109      	bne.n	8015440 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	32b0      	adds	r2, #176	; 0xb0
 8015436:	2100      	movs	r1, #0
 8015438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 801543c:	2302      	movs	r3, #2
 801543e:	e0d4      	b.n	80155ea <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015440:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8015444:	2100      	movs	r1, #0
 8015446:	68f8      	ldr	r0, [r7, #12]
 8015448:	f003 fc7d 	bl	8018d46 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 801544c:	687b      	ldr	r3, [r7, #4]
 801544e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	32b0      	adds	r2, #176	; 0xb0
 8015456:	68f9      	ldr	r1, [r7, #12]
 8015458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	32b0      	adds	r2, #176	; 0xb0
 8015466:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801546a:	687b      	ldr	r3, [r7, #4]
 801546c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	7c1b      	ldrb	r3, [r3, #16]
 8015474:	2b00      	cmp	r3, #0
 8015476:	d138      	bne.n	80154ea <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015478:	4b5e      	ldr	r3, [pc, #376]	; (80155f4 <USBD_CDC_Init+0x1e4>)
 801547a:	7819      	ldrb	r1, [r3, #0]
 801547c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015480:	2202      	movs	r2, #2
 8015482:	6878      	ldr	r0, [r7, #4]
 8015484:	f002 fb95 	bl	8017bb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015488:	4b5a      	ldr	r3, [pc, #360]	; (80155f4 <USBD_CDC_Init+0x1e4>)
 801548a:	781b      	ldrb	r3, [r3, #0]
 801548c:	f003 020f 	and.w	r2, r3, #15
 8015490:	6879      	ldr	r1, [r7, #4]
 8015492:	4613      	mov	r3, r2
 8015494:	009b      	lsls	r3, r3, #2
 8015496:	4413      	add	r3, r2
 8015498:	009b      	lsls	r3, r3, #2
 801549a:	440b      	add	r3, r1
 801549c:	3324      	adds	r3, #36	; 0x24
 801549e:	2201      	movs	r2, #1
 80154a0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80154a2:	4b55      	ldr	r3, [pc, #340]	; (80155f8 <USBD_CDC_Init+0x1e8>)
 80154a4:	7819      	ldrb	r1, [r3, #0]
 80154a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80154aa:	2202      	movs	r2, #2
 80154ac:	6878      	ldr	r0, [r7, #4]
 80154ae:	f002 fb80 	bl	8017bb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80154b2:	4b51      	ldr	r3, [pc, #324]	; (80155f8 <USBD_CDC_Init+0x1e8>)
 80154b4:	781b      	ldrb	r3, [r3, #0]
 80154b6:	f003 020f 	and.w	r2, r3, #15
 80154ba:	6879      	ldr	r1, [r7, #4]
 80154bc:	4613      	mov	r3, r2
 80154be:	009b      	lsls	r3, r3, #2
 80154c0:	4413      	add	r3, r2
 80154c2:	009b      	lsls	r3, r3, #2
 80154c4:	440b      	add	r3, r1
 80154c6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80154ca:	2201      	movs	r2, #1
 80154cc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80154ce:	4b4b      	ldr	r3, [pc, #300]	; (80155fc <USBD_CDC_Init+0x1ec>)
 80154d0:	781b      	ldrb	r3, [r3, #0]
 80154d2:	f003 020f 	and.w	r2, r3, #15
 80154d6:	6879      	ldr	r1, [r7, #4]
 80154d8:	4613      	mov	r3, r2
 80154da:	009b      	lsls	r3, r3, #2
 80154dc:	4413      	add	r3, r2
 80154de:	009b      	lsls	r3, r3, #2
 80154e0:	440b      	add	r3, r1
 80154e2:	3326      	adds	r3, #38	; 0x26
 80154e4:	2210      	movs	r2, #16
 80154e6:	801a      	strh	r2, [r3, #0]
 80154e8:	e035      	b.n	8015556 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80154ea:	4b42      	ldr	r3, [pc, #264]	; (80155f4 <USBD_CDC_Init+0x1e4>)
 80154ec:	7819      	ldrb	r1, [r3, #0]
 80154ee:	2340      	movs	r3, #64	; 0x40
 80154f0:	2202      	movs	r2, #2
 80154f2:	6878      	ldr	r0, [r7, #4]
 80154f4:	f002 fb5d 	bl	8017bb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80154f8:	4b3e      	ldr	r3, [pc, #248]	; (80155f4 <USBD_CDC_Init+0x1e4>)
 80154fa:	781b      	ldrb	r3, [r3, #0]
 80154fc:	f003 020f 	and.w	r2, r3, #15
 8015500:	6879      	ldr	r1, [r7, #4]
 8015502:	4613      	mov	r3, r2
 8015504:	009b      	lsls	r3, r3, #2
 8015506:	4413      	add	r3, r2
 8015508:	009b      	lsls	r3, r3, #2
 801550a:	440b      	add	r3, r1
 801550c:	3324      	adds	r3, #36	; 0x24
 801550e:	2201      	movs	r2, #1
 8015510:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015512:	4b39      	ldr	r3, [pc, #228]	; (80155f8 <USBD_CDC_Init+0x1e8>)
 8015514:	7819      	ldrb	r1, [r3, #0]
 8015516:	2340      	movs	r3, #64	; 0x40
 8015518:	2202      	movs	r2, #2
 801551a:	6878      	ldr	r0, [r7, #4]
 801551c:	f002 fb49 	bl	8017bb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015520:	4b35      	ldr	r3, [pc, #212]	; (80155f8 <USBD_CDC_Init+0x1e8>)
 8015522:	781b      	ldrb	r3, [r3, #0]
 8015524:	f003 020f 	and.w	r2, r3, #15
 8015528:	6879      	ldr	r1, [r7, #4]
 801552a:	4613      	mov	r3, r2
 801552c:	009b      	lsls	r3, r3, #2
 801552e:	4413      	add	r3, r2
 8015530:	009b      	lsls	r3, r3, #2
 8015532:	440b      	add	r3, r1
 8015534:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015538:	2201      	movs	r2, #1
 801553a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801553c:	4b2f      	ldr	r3, [pc, #188]	; (80155fc <USBD_CDC_Init+0x1ec>)
 801553e:	781b      	ldrb	r3, [r3, #0]
 8015540:	f003 020f 	and.w	r2, r3, #15
 8015544:	6879      	ldr	r1, [r7, #4]
 8015546:	4613      	mov	r3, r2
 8015548:	009b      	lsls	r3, r3, #2
 801554a:	4413      	add	r3, r2
 801554c:	009b      	lsls	r3, r3, #2
 801554e:	440b      	add	r3, r1
 8015550:	3326      	adds	r3, #38	; 0x26
 8015552:	2210      	movs	r2, #16
 8015554:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015556:	4b29      	ldr	r3, [pc, #164]	; (80155fc <USBD_CDC_Init+0x1ec>)
 8015558:	7819      	ldrb	r1, [r3, #0]
 801555a:	2308      	movs	r3, #8
 801555c:	2203      	movs	r2, #3
 801555e:	6878      	ldr	r0, [r7, #4]
 8015560:	f002 fb27 	bl	8017bb2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015564:	4b25      	ldr	r3, [pc, #148]	; (80155fc <USBD_CDC_Init+0x1ec>)
 8015566:	781b      	ldrb	r3, [r3, #0]
 8015568:	f003 020f 	and.w	r2, r3, #15
 801556c:	6879      	ldr	r1, [r7, #4]
 801556e:	4613      	mov	r3, r2
 8015570:	009b      	lsls	r3, r3, #2
 8015572:	4413      	add	r3, r2
 8015574:	009b      	lsls	r3, r3, #2
 8015576:	440b      	add	r3, r1
 8015578:	3324      	adds	r3, #36	; 0x24
 801557a:	2201      	movs	r2, #1
 801557c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	2200      	movs	r2, #0
 8015582:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801558c:	687a      	ldr	r2, [r7, #4]
 801558e:	33b0      	adds	r3, #176	; 0xb0
 8015590:	009b      	lsls	r3, r3, #2
 8015592:	4413      	add	r3, r2
 8015594:	685b      	ldr	r3, [r3, #4]
 8015596:	681b      	ldr	r3, [r3, #0]
 8015598:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	2200      	movs	r2, #0
 801559e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	2200      	movs	r2, #0
 80155a6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80155aa:	68fb      	ldr	r3, [r7, #12]
 80155ac:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	d101      	bne.n	80155b8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80155b4:	2302      	movs	r3, #2
 80155b6:	e018      	b.n	80155ea <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	7c1b      	ldrb	r3, [r3, #16]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d10a      	bne.n	80155d6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80155c0:	4b0d      	ldr	r3, [pc, #52]	; (80155f8 <USBD_CDC_Init+0x1e8>)
 80155c2:	7819      	ldrb	r1, [r3, #0]
 80155c4:	68fb      	ldr	r3, [r7, #12]
 80155c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80155ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80155ce:	6878      	ldr	r0, [r7, #4]
 80155d0:	f002 fbde 	bl	8017d90 <USBD_LL_PrepareReceive>
 80155d4:	e008      	b.n	80155e8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80155d6:	4b08      	ldr	r3, [pc, #32]	; (80155f8 <USBD_CDC_Init+0x1e8>)
 80155d8:	7819      	ldrb	r1, [r3, #0]
 80155da:	68fb      	ldr	r3, [r7, #12]
 80155dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80155e0:	2340      	movs	r3, #64	; 0x40
 80155e2:	6878      	ldr	r0, [r7, #4]
 80155e4:	f002 fbd4 	bl	8017d90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80155e8:	2300      	movs	r3, #0
}
 80155ea:	4618      	mov	r0, r3
 80155ec:	3710      	adds	r7, #16
 80155ee:	46bd      	mov	sp, r7
 80155f0:	bd80      	pop	{r7, pc}
 80155f2:	bf00      	nop
 80155f4:	240000c3 	.word	0x240000c3
 80155f8:	240000c4 	.word	0x240000c4
 80155fc:	240000c5 	.word	0x240000c5

08015600 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015600:	b580      	push	{r7, lr}
 8015602:	b082      	sub	sp, #8
 8015604:	af00      	add	r7, sp, #0
 8015606:	6078      	str	r0, [r7, #4]
 8015608:	460b      	mov	r3, r1
 801560a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801560c:	4b3a      	ldr	r3, [pc, #232]	; (80156f8 <USBD_CDC_DeInit+0xf8>)
 801560e:	781b      	ldrb	r3, [r3, #0]
 8015610:	4619      	mov	r1, r3
 8015612:	6878      	ldr	r0, [r7, #4]
 8015614:	f002 faf3 	bl	8017bfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015618:	4b37      	ldr	r3, [pc, #220]	; (80156f8 <USBD_CDC_DeInit+0xf8>)
 801561a:	781b      	ldrb	r3, [r3, #0]
 801561c:	f003 020f 	and.w	r2, r3, #15
 8015620:	6879      	ldr	r1, [r7, #4]
 8015622:	4613      	mov	r3, r2
 8015624:	009b      	lsls	r3, r3, #2
 8015626:	4413      	add	r3, r2
 8015628:	009b      	lsls	r3, r3, #2
 801562a:	440b      	add	r3, r1
 801562c:	3324      	adds	r3, #36	; 0x24
 801562e:	2200      	movs	r2, #0
 8015630:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8015632:	4b32      	ldr	r3, [pc, #200]	; (80156fc <USBD_CDC_DeInit+0xfc>)
 8015634:	781b      	ldrb	r3, [r3, #0]
 8015636:	4619      	mov	r1, r3
 8015638:	6878      	ldr	r0, [r7, #4]
 801563a:	f002 fae0 	bl	8017bfe <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801563e:	4b2f      	ldr	r3, [pc, #188]	; (80156fc <USBD_CDC_DeInit+0xfc>)
 8015640:	781b      	ldrb	r3, [r3, #0]
 8015642:	f003 020f 	and.w	r2, r3, #15
 8015646:	6879      	ldr	r1, [r7, #4]
 8015648:	4613      	mov	r3, r2
 801564a:	009b      	lsls	r3, r3, #2
 801564c:	4413      	add	r3, r2
 801564e:	009b      	lsls	r3, r3, #2
 8015650:	440b      	add	r3, r1
 8015652:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015656:	2200      	movs	r2, #0
 8015658:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801565a:	4b29      	ldr	r3, [pc, #164]	; (8015700 <USBD_CDC_DeInit+0x100>)
 801565c:	781b      	ldrb	r3, [r3, #0]
 801565e:	4619      	mov	r1, r3
 8015660:	6878      	ldr	r0, [r7, #4]
 8015662:	f002 facc 	bl	8017bfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8015666:	4b26      	ldr	r3, [pc, #152]	; (8015700 <USBD_CDC_DeInit+0x100>)
 8015668:	781b      	ldrb	r3, [r3, #0]
 801566a:	f003 020f 	and.w	r2, r3, #15
 801566e:	6879      	ldr	r1, [r7, #4]
 8015670:	4613      	mov	r3, r2
 8015672:	009b      	lsls	r3, r3, #2
 8015674:	4413      	add	r3, r2
 8015676:	009b      	lsls	r3, r3, #2
 8015678:	440b      	add	r3, r1
 801567a:	3324      	adds	r3, #36	; 0x24
 801567c:	2200      	movs	r2, #0
 801567e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8015680:	4b1f      	ldr	r3, [pc, #124]	; (8015700 <USBD_CDC_DeInit+0x100>)
 8015682:	781b      	ldrb	r3, [r3, #0]
 8015684:	f003 020f 	and.w	r2, r3, #15
 8015688:	6879      	ldr	r1, [r7, #4]
 801568a:	4613      	mov	r3, r2
 801568c:	009b      	lsls	r3, r3, #2
 801568e:	4413      	add	r3, r2
 8015690:	009b      	lsls	r3, r3, #2
 8015692:	440b      	add	r3, r1
 8015694:	3326      	adds	r3, #38	; 0x26
 8015696:	2200      	movs	r2, #0
 8015698:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	32b0      	adds	r2, #176	; 0xb0
 80156a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d01f      	beq.n	80156ec <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80156b2:	687a      	ldr	r2, [r7, #4]
 80156b4:	33b0      	adds	r3, #176	; 0xb0
 80156b6:	009b      	lsls	r3, r3, #2
 80156b8:	4413      	add	r3, r2
 80156ba:	685b      	ldr	r3, [r3, #4]
 80156bc:	685b      	ldr	r3, [r3, #4]
 80156be:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	32b0      	adds	r2, #176	; 0xb0
 80156ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80156ce:	4618      	mov	r0, r3
 80156d0:	f002 fba0 	bl	8017e14 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	32b0      	adds	r2, #176	; 0xb0
 80156de:	2100      	movs	r1, #0
 80156e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	2200      	movs	r2, #0
 80156e8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80156ec:	2300      	movs	r3, #0
}
 80156ee:	4618      	mov	r0, r3
 80156f0:	3708      	adds	r7, #8
 80156f2:	46bd      	mov	sp, r7
 80156f4:	bd80      	pop	{r7, pc}
 80156f6:	bf00      	nop
 80156f8:	240000c3 	.word	0x240000c3
 80156fc:	240000c4 	.word	0x240000c4
 8015700:	240000c5 	.word	0x240000c5

08015704 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8015704:	b580      	push	{r7, lr}
 8015706:	b086      	sub	sp, #24
 8015708:	af00      	add	r7, sp, #0
 801570a:	6078      	str	r0, [r7, #4]
 801570c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	32b0      	adds	r2, #176	; 0xb0
 8015718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801571c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801571e:	2300      	movs	r3, #0
 8015720:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8015722:	2300      	movs	r3, #0
 8015724:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8015726:	2300      	movs	r3, #0
 8015728:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801572a:	693b      	ldr	r3, [r7, #16]
 801572c:	2b00      	cmp	r3, #0
 801572e:	d101      	bne.n	8015734 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8015730:	2303      	movs	r3, #3
 8015732:	e0bf      	b.n	80158b4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015734:	683b      	ldr	r3, [r7, #0]
 8015736:	781b      	ldrb	r3, [r3, #0]
 8015738:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801573c:	2b00      	cmp	r3, #0
 801573e:	d050      	beq.n	80157e2 <USBD_CDC_Setup+0xde>
 8015740:	2b20      	cmp	r3, #32
 8015742:	f040 80af 	bne.w	80158a4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8015746:	683b      	ldr	r3, [r7, #0]
 8015748:	88db      	ldrh	r3, [r3, #6]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d03a      	beq.n	80157c4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801574e:	683b      	ldr	r3, [r7, #0]
 8015750:	781b      	ldrb	r3, [r3, #0]
 8015752:	b25b      	sxtb	r3, r3
 8015754:	2b00      	cmp	r3, #0
 8015756:	da1b      	bge.n	8015790 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801575e:	687a      	ldr	r2, [r7, #4]
 8015760:	33b0      	adds	r3, #176	; 0xb0
 8015762:	009b      	lsls	r3, r3, #2
 8015764:	4413      	add	r3, r2
 8015766:	685b      	ldr	r3, [r3, #4]
 8015768:	689b      	ldr	r3, [r3, #8]
 801576a:	683a      	ldr	r2, [r7, #0]
 801576c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801576e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015770:	683a      	ldr	r2, [r7, #0]
 8015772:	88d2      	ldrh	r2, [r2, #6]
 8015774:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8015776:	683b      	ldr	r3, [r7, #0]
 8015778:	88db      	ldrh	r3, [r3, #6]
 801577a:	2b07      	cmp	r3, #7
 801577c:	bf28      	it	cs
 801577e:	2307      	movcs	r3, #7
 8015780:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8015782:	693b      	ldr	r3, [r7, #16]
 8015784:	89fa      	ldrh	r2, [r7, #14]
 8015786:	4619      	mov	r1, r3
 8015788:	6878      	ldr	r0, [r7, #4]
 801578a:	f001 fd89 	bl	80172a0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801578e:	e090      	b.n	80158b2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015790:	683b      	ldr	r3, [r7, #0]
 8015792:	785a      	ldrb	r2, [r3, #1]
 8015794:	693b      	ldr	r3, [r7, #16]
 8015796:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801579a:	683b      	ldr	r3, [r7, #0]
 801579c:	88db      	ldrh	r3, [r3, #6]
 801579e:	2b3f      	cmp	r3, #63	; 0x3f
 80157a0:	d803      	bhi.n	80157aa <USBD_CDC_Setup+0xa6>
 80157a2:	683b      	ldr	r3, [r7, #0]
 80157a4:	88db      	ldrh	r3, [r3, #6]
 80157a6:	b2da      	uxtb	r2, r3
 80157a8:	e000      	b.n	80157ac <USBD_CDC_Setup+0xa8>
 80157aa:	2240      	movs	r2, #64	; 0x40
 80157ac:	693b      	ldr	r3, [r7, #16]
 80157ae:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80157b2:	6939      	ldr	r1, [r7, #16]
 80157b4:	693b      	ldr	r3, [r7, #16]
 80157b6:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80157ba:	461a      	mov	r2, r3
 80157bc:	6878      	ldr	r0, [r7, #4]
 80157be:	f001 fd9b 	bl	80172f8 <USBD_CtlPrepareRx>
      break;
 80157c2:	e076      	b.n	80158b2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80157ca:	687a      	ldr	r2, [r7, #4]
 80157cc:	33b0      	adds	r3, #176	; 0xb0
 80157ce:	009b      	lsls	r3, r3, #2
 80157d0:	4413      	add	r3, r2
 80157d2:	685b      	ldr	r3, [r3, #4]
 80157d4:	689b      	ldr	r3, [r3, #8]
 80157d6:	683a      	ldr	r2, [r7, #0]
 80157d8:	7850      	ldrb	r0, [r2, #1]
 80157da:	2200      	movs	r2, #0
 80157dc:	6839      	ldr	r1, [r7, #0]
 80157de:	4798      	blx	r3
      break;
 80157e0:	e067      	b.n	80158b2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80157e2:	683b      	ldr	r3, [r7, #0]
 80157e4:	785b      	ldrb	r3, [r3, #1]
 80157e6:	2b0b      	cmp	r3, #11
 80157e8:	d851      	bhi.n	801588e <USBD_CDC_Setup+0x18a>
 80157ea:	a201      	add	r2, pc, #4	; (adr r2, 80157f0 <USBD_CDC_Setup+0xec>)
 80157ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157f0:	08015821 	.word	0x08015821
 80157f4:	0801589d 	.word	0x0801589d
 80157f8:	0801588f 	.word	0x0801588f
 80157fc:	0801588f 	.word	0x0801588f
 8015800:	0801588f 	.word	0x0801588f
 8015804:	0801588f 	.word	0x0801588f
 8015808:	0801588f 	.word	0x0801588f
 801580c:	0801588f 	.word	0x0801588f
 8015810:	0801588f 	.word	0x0801588f
 8015814:	0801588f 	.word	0x0801588f
 8015818:	0801584b 	.word	0x0801584b
 801581c:	08015875 	.word	0x08015875
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015826:	b2db      	uxtb	r3, r3
 8015828:	2b03      	cmp	r3, #3
 801582a:	d107      	bne.n	801583c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801582c:	f107 030a 	add.w	r3, r7, #10
 8015830:	2202      	movs	r2, #2
 8015832:	4619      	mov	r1, r3
 8015834:	6878      	ldr	r0, [r7, #4]
 8015836:	f001 fd33 	bl	80172a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801583a:	e032      	b.n	80158a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801583c:	6839      	ldr	r1, [r7, #0]
 801583e:	6878      	ldr	r0, [r7, #4]
 8015840:	f001 fcbd 	bl	80171be <USBD_CtlError>
            ret = USBD_FAIL;
 8015844:	2303      	movs	r3, #3
 8015846:	75fb      	strb	r3, [r7, #23]
          break;
 8015848:	e02b      	b.n	80158a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015850:	b2db      	uxtb	r3, r3
 8015852:	2b03      	cmp	r3, #3
 8015854:	d107      	bne.n	8015866 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8015856:	f107 030d 	add.w	r3, r7, #13
 801585a:	2201      	movs	r2, #1
 801585c:	4619      	mov	r1, r3
 801585e:	6878      	ldr	r0, [r7, #4]
 8015860:	f001 fd1e 	bl	80172a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015864:	e01d      	b.n	80158a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015866:	6839      	ldr	r1, [r7, #0]
 8015868:	6878      	ldr	r0, [r7, #4]
 801586a:	f001 fca8 	bl	80171be <USBD_CtlError>
            ret = USBD_FAIL;
 801586e:	2303      	movs	r3, #3
 8015870:	75fb      	strb	r3, [r7, #23]
          break;
 8015872:	e016      	b.n	80158a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801587a:	b2db      	uxtb	r3, r3
 801587c:	2b03      	cmp	r3, #3
 801587e:	d00f      	beq.n	80158a0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015880:	6839      	ldr	r1, [r7, #0]
 8015882:	6878      	ldr	r0, [r7, #4]
 8015884:	f001 fc9b 	bl	80171be <USBD_CtlError>
            ret = USBD_FAIL;
 8015888:	2303      	movs	r3, #3
 801588a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801588c:	e008      	b.n	80158a0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801588e:	6839      	ldr	r1, [r7, #0]
 8015890:	6878      	ldr	r0, [r7, #4]
 8015892:	f001 fc94 	bl	80171be <USBD_CtlError>
          ret = USBD_FAIL;
 8015896:	2303      	movs	r3, #3
 8015898:	75fb      	strb	r3, [r7, #23]
          break;
 801589a:	e002      	b.n	80158a2 <USBD_CDC_Setup+0x19e>
          break;
 801589c:	bf00      	nop
 801589e:	e008      	b.n	80158b2 <USBD_CDC_Setup+0x1ae>
          break;
 80158a0:	bf00      	nop
      }
      break;
 80158a2:	e006      	b.n	80158b2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80158a4:	6839      	ldr	r1, [r7, #0]
 80158a6:	6878      	ldr	r0, [r7, #4]
 80158a8:	f001 fc89 	bl	80171be <USBD_CtlError>
      ret = USBD_FAIL;
 80158ac:	2303      	movs	r3, #3
 80158ae:	75fb      	strb	r3, [r7, #23]
      break;
 80158b0:	bf00      	nop
  }

  return (uint8_t)ret;
 80158b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80158b4:	4618      	mov	r0, r3
 80158b6:	3718      	adds	r7, #24
 80158b8:	46bd      	mov	sp, r7
 80158ba:	bd80      	pop	{r7, pc}

080158bc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80158bc:	b580      	push	{r7, lr}
 80158be:	b084      	sub	sp, #16
 80158c0:	af00      	add	r7, sp, #0
 80158c2:	6078      	str	r0, [r7, #4]
 80158c4:	460b      	mov	r3, r1
 80158c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80158ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	32b0      	adds	r2, #176	; 0xb0
 80158da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d101      	bne.n	80158e6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80158e2:	2303      	movs	r3, #3
 80158e4:	e065      	b.n	80159b2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	32b0      	adds	r2, #176	; 0xb0
 80158f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80158f4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80158f6:	78fb      	ldrb	r3, [r7, #3]
 80158f8:	f003 020f 	and.w	r2, r3, #15
 80158fc:	6879      	ldr	r1, [r7, #4]
 80158fe:	4613      	mov	r3, r2
 8015900:	009b      	lsls	r3, r3, #2
 8015902:	4413      	add	r3, r2
 8015904:	009b      	lsls	r3, r3, #2
 8015906:	440b      	add	r3, r1
 8015908:	3318      	adds	r3, #24
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	2b00      	cmp	r3, #0
 801590e:	d02f      	beq.n	8015970 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8015910:	78fb      	ldrb	r3, [r7, #3]
 8015912:	f003 020f 	and.w	r2, r3, #15
 8015916:	6879      	ldr	r1, [r7, #4]
 8015918:	4613      	mov	r3, r2
 801591a:	009b      	lsls	r3, r3, #2
 801591c:	4413      	add	r3, r2
 801591e:	009b      	lsls	r3, r3, #2
 8015920:	440b      	add	r3, r1
 8015922:	3318      	adds	r3, #24
 8015924:	681a      	ldr	r2, [r3, #0]
 8015926:	78fb      	ldrb	r3, [r7, #3]
 8015928:	f003 010f 	and.w	r1, r3, #15
 801592c:	68f8      	ldr	r0, [r7, #12]
 801592e:	460b      	mov	r3, r1
 8015930:	00db      	lsls	r3, r3, #3
 8015932:	440b      	add	r3, r1
 8015934:	009b      	lsls	r3, r3, #2
 8015936:	4403      	add	r3, r0
 8015938:	3344      	adds	r3, #68	; 0x44
 801593a:	681b      	ldr	r3, [r3, #0]
 801593c:	fbb2 f1f3 	udiv	r1, r2, r3
 8015940:	fb01 f303 	mul.w	r3, r1, r3
 8015944:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015946:	2b00      	cmp	r3, #0
 8015948:	d112      	bne.n	8015970 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801594a:	78fb      	ldrb	r3, [r7, #3]
 801594c:	f003 020f 	and.w	r2, r3, #15
 8015950:	6879      	ldr	r1, [r7, #4]
 8015952:	4613      	mov	r3, r2
 8015954:	009b      	lsls	r3, r3, #2
 8015956:	4413      	add	r3, r2
 8015958:	009b      	lsls	r3, r3, #2
 801595a:	440b      	add	r3, r1
 801595c:	3318      	adds	r3, #24
 801595e:	2200      	movs	r2, #0
 8015960:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015962:	78f9      	ldrb	r1, [r7, #3]
 8015964:	2300      	movs	r3, #0
 8015966:	2200      	movs	r2, #0
 8015968:	6878      	ldr	r0, [r7, #4]
 801596a:	f002 f9f0 	bl	8017d4e <USBD_LL_Transmit>
 801596e:	e01f      	b.n	80159b0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015970:	68bb      	ldr	r3, [r7, #8]
 8015972:	2200      	movs	r2, #0
 8015974:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801597e:	687a      	ldr	r2, [r7, #4]
 8015980:	33b0      	adds	r3, #176	; 0xb0
 8015982:	009b      	lsls	r3, r3, #2
 8015984:	4413      	add	r3, r2
 8015986:	685b      	ldr	r3, [r3, #4]
 8015988:	691b      	ldr	r3, [r3, #16]
 801598a:	2b00      	cmp	r3, #0
 801598c:	d010      	beq.n	80159b0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015994:	687a      	ldr	r2, [r7, #4]
 8015996:	33b0      	adds	r3, #176	; 0xb0
 8015998:	009b      	lsls	r3, r3, #2
 801599a:	4413      	add	r3, r2
 801599c:	685b      	ldr	r3, [r3, #4]
 801599e:	691b      	ldr	r3, [r3, #16]
 80159a0:	68ba      	ldr	r2, [r7, #8]
 80159a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80159a6:	68ba      	ldr	r2, [r7, #8]
 80159a8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80159ac:	78fa      	ldrb	r2, [r7, #3]
 80159ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80159b0:	2300      	movs	r3, #0
}
 80159b2:	4618      	mov	r0, r3
 80159b4:	3710      	adds	r7, #16
 80159b6:	46bd      	mov	sp, r7
 80159b8:	bd80      	pop	{r7, pc}

080159ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80159ba:	b580      	push	{r7, lr}
 80159bc:	b084      	sub	sp, #16
 80159be:	af00      	add	r7, sp, #0
 80159c0:	6078      	str	r0, [r7, #4]
 80159c2:	460b      	mov	r3, r1
 80159c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	32b0      	adds	r2, #176	; 0xb0
 80159d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159d4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	32b0      	adds	r2, #176	; 0xb0
 80159e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d101      	bne.n	80159ec <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80159e8:	2303      	movs	r3, #3
 80159ea:	e01a      	b.n	8015a22 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80159ec:	78fb      	ldrb	r3, [r7, #3]
 80159ee:	4619      	mov	r1, r3
 80159f0:	6878      	ldr	r0, [r7, #4]
 80159f2:	f002 f9ee 	bl	8017dd2 <USBD_LL_GetRxDataSize>
 80159f6:	4602      	mov	r2, r0
 80159f8:	68fb      	ldr	r3, [r7, #12]
 80159fa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015a04:	687a      	ldr	r2, [r7, #4]
 8015a06:	33b0      	adds	r3, #176	; 0xb0
 8015a08:	009b      	lsls	r3, r3, #2
 8015a0a:	4413      	add	r3, r2
 8015a0c:	685b      	ldr	r3, [r3, #4]
 8015a0e:	68db      	ldr	r3, [r3, #12]
 8015a10:	68fa      	ldr	r2, [r7, #12]
 8015a12:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8015a16:	68fa      	ldr	r2, [r7, #12]
 8015a18:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8015a1c:	4611      	mov	r1, r2
 8015a1e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015a20:	2300      	movs	r3, #0
}
 8015a22:	4618      	mov	r0, r3
 8015a24:	3710      	adds	r7, #16
 8015a26:	46bd      	mov	sp, r7
 8015a28:	bd80      	pop	{r7, pc}

08015a2a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015a2a:	b580      	push	{r7, lr}
 8015a2c:	b084      	sub	sp, #16
 8015a2e:	af00      	add	r7, sp, #0
 8015a30:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	32b0      	adds	r2, #176	; 0xb0
 8015a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a40:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015a42:	68fb      	ldr	r3, [r7, #12]
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d101      	bne.n	8015a4c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015a48:	2303      	movs	r3, #3
 8015a4a:	e025      	b.n	8015a98 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015a52:	687a      	ldr	r2, [r7, #4]
 8015a54:	33b0      	adds	r3, #176	; 0xb0
 8015a56:	009b      	lsls	r3, r3, #2
 8015a58:	4413      	add	r3, r2
 8015a5a:	685b      	ldr	r3, [r3, #4]
 8015a5c:	2b00      	cmp	r3, #0
 8015a5e:	d01a      	beq.n	8015a96 <USBD_CDC_EP0_RxReady+0x6c>
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8015a66:	2bff      	cmp	r3, #255	; 0xff
 8015a68:	d015      	beq.n	8015a96 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015a70:	687a      	ldr	r2, [r7, #4]
 8015a72:	33b0      	adds	r3, #176	; 0xb0
 8015a74:	009b      	lsls	r3, r3, #2
 8015a76:	4413      	add	r3, r2
 8015a78:	685b      	ldr	r3, [r3, #4]
 8015a7a:	689b      	ldr	r3, [r3, #8]
 8015a7c:	68fa      	ldr	r2, [r7, #12]
 8015a7e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8015a82:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015a84:	68fa      	ldr	r2, [r7, #12]
 8015a86:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015a8a:	b292      	uxth	r2, r2
 8015a8c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015a8e:	68fb      	ldr	r3, [r7, #12]
 8015a90:	22ff      	movs	r2, #255	; 0xff
 8015a92:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8015a96:	2300      	movs	r3, #0
}
 8015a98:	4618      	mov	r0, r3
 8015a9a:	3710      	adds	r7, #16
 8015a9c:	46bd      	mov	sp, r7
 8015a9e:	bd80      	pop	{r7, pc}

08015aa0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015aa0:	b580      	push	{r7, lr}
 8015aa2:	b086      	sub	sp, #24
 8015aa4:	af00      	add	r7, sp, #0
 8015aa6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015aa8:	2182      	movs	r1, #130	; 0x82
 8015aaa:	4818      	ldr	r0, [pc, #96]	; (8015b0c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015aac:	f000 fd4f 	bl	801654e <USBD_GetEpDesc>
 8015ab0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015ab2:	2101      	movs	r1, #1
 8015ab4:	4815      	ldr	r0, [pc, #84]	; (8015b0c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015ab6:	f000 fd4a 	bl	801654e <USBD_GetEpDesc>
 8015aba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015abc:	2181      	movs	r1, #129	; 0x81
 8015abe:	4813      	ldr	r0, [pc, #76]	; (8015b0c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015ac0:	f000 fd45 	bl	801654e <USBD_GetEpDesc>
 8015ac4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015ac6:	697b      	ldr	r3, [r7, #20]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d002      	beq.n	8015ad2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015acc:	697b      	ldr	r3, [r7, #20]
 8015ace:	2210      	movs	r2, #16
 8015ad0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015ad2:	693b      	ldr	r3, [r7, #16]
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d006      	beq.n	8015ae6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015ad8:	693b      	ldr	r3, [r7, #16]
 8015ada:	2200      	movs	r2, #0
 8015adc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015ae0:	711a      	strb	r2, [r3, #4]
 8015ae2:	2200      	movs	r2, #0
 8015ae4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015ae6:	68fb      	ldr	r3, [r7, #12]
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d006      	beq.n	8015afa <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015aec:	68fb      	ldr	r3, [r7, #12]
 8015aee:	2200      	movs	r2, #0
 8015af0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015af4:	711a      	strb	r2, [r3, #4]
 8015af6:	2200      	movs	r2, #0
 8015af8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	2243      	movs	r2, #67	; 0x43
 8015afe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015b00:	4b02      	ldr	r3, [pc, #8]	; (8015b0c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015b02:	4618      	mov	r0, r3
 8015b04:	3718      	adds	r7, #24
 8015b06:	46bd      	mov	sp, r7
 8015b08:	bd80      	pop	{r7, pc}
 8015b0a:	bf00      	nop
 8015b0c:	24000080 	.word	0x24000080

08015b10 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015b10:	b580      	push	{r7, lr}
 8015b12:	b086      	sub	sp, #24
 8015b14:	af00      	add	r7, sp, #0
 8015b16:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015b18:	2182      	movs	r1, #130	; 0x82
 8015b1a:	4818      	ldr	r0, [pc, #96]	; (8015b7c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015b1c:	f000 fd17 	bl	801654e <USBD_GetEpDesc>
 8015b20:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015b22:	2101      	movs	r1, #1
 8015b24:	4815      	ldr	r0, [pc, #84]	; (8015b7c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015b26:	f000 fd12 	bl	801654e <USBD_GetEpDesc>
 8015b2a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015b2c:	2181      	movs	r1, #129	; 0x81
 8015b2e:	4813      	ldr	r0, [pc, #76]	; (8015b7c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015b30:	f000 fd0d 	bl	801654e <USBD_GetEpDesc>
 8015b34:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015b36:	697b      	ldr	r3, [r7, #20]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d002      	beq.n	8015b42 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015b3c:	697b      	ldr	r3, [r7, #20]
 8015b3e:	2210      	movs	r2, #16
 8015b40:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015b42:	693b      	ldr	r3, [r7, #16]
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	d006      	beq.n	8015b56 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015b48:	693b      	ldr	r3, [r7, #16]
 8015b4a:	2200      	movs	r2, #0
 8015b4c:	711a      	strb	r2, [r3, #4]
 8015b4e:	2200      	movs	r2, #0
 8015b50:	f042 0202 	orr.w	r2, r2, #2
 8015b54:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d006      	beq.n	8015b6a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015b5c:	68fb      	ldr	r3, [r7, #12]
 8015b5e:	2200      	movs	r2, #0
 8015b60:	711a      	strb	r2, [r3, #4]
 8015b62:	2200      	movs	r2, #0
 8015b64:	f042 0202 	orr.w	r2, r2, #2
 8015b68:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	2243      	movs	r2, #67	; 0x43
 8015b6e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015b70:	4b02      	ldr	r3, [pc, #8]	; (8015b7c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015b72:	4618      	mov	r0, r3
 8015b74:	3718      	adds	r7, #24
 8015b76:	46bd      	mov	sp, r7
 8015b78:	bd80      	pop	{r7, pc}
 8015b7a:	bf00      	nop
 8015b7c:	24000080 	.word	0x24000080

08015b80 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015b80:	b580      	push	{r7, lr}
 8015b82:	b086      	sub	sp, #24
 8015b84:	af00      	add	r7, sp, #0
 8015b86:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015b88:	2182      	movs	r1, #130	; 0x82
 8015b8a:	4818      	ldr	r0, [pc, #96]	; (8015bec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015b8c:	f000 fcdf 	bl	801654e <USBD_GetEpDesc>
 8015b90:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015b92:	2101      	movs	r1, #1
 8015b94:	4815      	ldr	r0, [pc, #84]	; (8015bec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015b96:	f000 fcda 	bl	801654e <USBD_GetEpDesc>
 8015b9a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015b9c:	2181      	movs	r1, #129	; 0x81
 8015b9e:	4813      	ldr	r0, [pc, #76]	; (8015bec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015ba0:	f000 fcd5 	bl	801654e <USBD_GetEpDesc>
 8015ba4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015ba6:	697b      	ldr	r3, [r7, #20]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d002      	beq.n	8015bb2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015bac:	697b      	ldr	r3, [r7, #20]
 8015bae:	2210      	movs	r2, #16
 8015bb0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015bb2:	693b      	ldr	r3, [r7, #16]
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	d006      	beq.n	8015bc6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015bb8:	693b      	ldr	r3, [r7, #16]
 8015bba:	2200      	movs	r2, #0
 8015bbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015bc0:	711a      	strb	r2, [r3, #4]
 8015bc2:	2200      	movs	r2, #0
 8015bc4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015bc6:	68fb      	ldr	r3, [r7, #12]
 8015bc8:	2b00      	cmp	r3, #0
 8015bca:	d006      	beq.n	8015bda <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015bcc:	68fb      	ldr	r3, [r7, #12]
 8015bce:	2200      	movs	r2, #0
 8015bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015bd4:	711a      	strb	r2, [r3, #4]
 8015bd6:	2200      	movs	r2, #0
 8015bd8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	2243      	movs	r2, #67	; 0x43
 8015bde:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015be0:	4b02      	ldr	r3, [pc, #8]	; (8015bec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015be2:	4618      	mov	r0, r3
 8015be4:	3718      	adds	r7, #24
 8015be6:	46bd      	mov	sp, r7
 8015be8:	bd80      	pop	{r7, pc}
 8015bea:	bf00      	nop
 8015bec:	24000080 	.word	0x24000080

08015bf0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015bf0:	b480      	push	{r7}
 8015bf2:	b083      	sub	sp, #12
 8015bf4:	af00      	add	r7, sp, #0
 8015bf6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	220a      	movs	r2, #10
 8015bfc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015bfe:	4b03      	ldr	r3, [pc, #12]	; (8015c0c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015c00:	4618      	mov	r0, r3
 8015c02:	370c      	adds	r7, #12
 8015c04:	46bd      	mov	sp, r7
 8015c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c0a:	4770      	bx	lr
 8015c0c:	2400003c 	.word	0x2400003c

08015c10 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015c10:	b480      	push	{r7}
 8015c12:	b083      	sub	sp, #12
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
 8015c18:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015c1a:	683b      	ldr	r3, [r7, #0]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d101      	bne.n	8015c24 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015c20:	2303      	movs	r3, #3
 8015c22:	e009      	b.n	8015c38 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015c2a:	687a      	ldr	r2, [r7, #4]
 8015c2c:	33b0      	adds	r3, #176	; 0xb0
 8015c2e:	009b      	lsls	r3, r3, #2
 8015c30:	4413      	add	r3, r2
 8015c32:	683a      	ldr	r2, [r7, #0]
 8015c34:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015c36:	2300      	movs	r3, #0
}
 8015c38:	4618      	mov	r0, r3
 8015c3a:	370c      	adds	r7, #12
 8015c3c:	46bd      	mov	sp, r7
 8015c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c42:	4770      	bx	lr

08015c44 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015c44:	b480      	push	{r7}
 8015c46:	b087      	sub	sp, #28
 8015c48:	af00      	add	r7, sp, #0
 8015c4a:	60f8      	str	r0, [r7, #12]
 8015c4c:	60b9      	str	r1, [r7, #8]
 8015c4e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015c56:	68fb      	ldr	r3, [r7, #12]
 8015c58:	32b0      	adds	r2, #176	; 0xb0
 8015c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c5e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015c60:	697b      	ldr	r3, [r7, #20]
 8015c62:	2b00      	cmp	r3, #0
 8015c64:	d101      	bne.n	8015c6a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015c66:	2303      	movs	r3, #3
 8015c68:	e008      	b.n	8015c7c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015c6a:	697b      	ldr	r3, [r7, #20]
 8015c6c:	68ba      	ldr	r2, [r7, #8]
 8015c6e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8015c72:	697b      	ldr	r3, [r7, #20]
 8015c74:	687a      	ldr	r2, [r7, #4]
 8015c76:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8015c7a:	2300      	movs	r3, #0
}
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	371c      	adds	r7, #28
 8015c80:	46bd      	mov	sp, r7
 8015c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c86:	4770      	bx	lr

08015c88 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015c88:	b480      	push	{r7}
 8015c8a:	b085      	sub	sp, #20
 8015c8c:	af00      	add	r7, sp, #0
 8015c8e:	6078      	str	r0, [r7, #4]
 8015c90:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	32b0      	adds	r2, #176	; 0xb0
 8015c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ca0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015ca2:	68fb      	ldr	r3, [r7, #12]
 8015ca4:	2b00      	cmp	r3, #0
 8015ca6:	d101      	bne.n	8015cac <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015ca8:	2303      	movs	r3, #3
 8015caa:	e004      	b.n	8015cb6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015cac:	68fb      	ldr	r3, [r7, #12]
 8015cae:	683a      	ldr	r2, [r7, #0]
 8015cb0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8015cb4:	2300      	movs	r3, #0
}
 8015cb6:	4618      	mov	r0, r3
 8015cb8:	3714      	adds	r7, #20
 8015cba:	46bd      	mov	sp, r7
 8015cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cc0:	4770      	bx	lr
	...

08015cc4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015cc4:	b580      	push	{r7, lr}
 8015cc6:	b084      	sub	sp, #16
 8015cc8:	af00      	add	r7, sp, #0
 8015cca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015ccc:	687b      	ldr	r3, [r7, #4]
 8015cce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	32b0      	adds	r2, #176	; 0xb0
 8015cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015cda:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015cdc:	2301      	movs	r3, #1
 8015cde:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015ce0:	68bb      	ldr	r3, [r7, #8]
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d101      	bne.n	8015cea <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015ce6:	2303      	movs	r3, #3
 8015ce8:	e025      	b.n	8015d36 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015cea:	68bb      	ldr	r3, [r7, #8]
 8015cec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015cf0:	2b00      	cmp	r3, #0
 8015cf2:	d11f      	bne.n	8015d34 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015cf4:	68bb      	ldr	r3, [r7, #8]
 8015cf6:	2201      	movs	r2, #1
 8015cf8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015cfc:	4b10      	ldr	r3, [pc, #64]	; (8015d40 <USBD_CDC_TransmitPacket+0x7c>)
 8015cfe:	781b      	ldrb	r3, [r3, #0]
 8015d00:	f003 020f 	and.w	r2, r3, #15
 8015d04:	68bb      	ldr	r3, [r7, #8]
 8015d06:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8015d0a:	6878      	ldr	r0, [r7, #4]
 8015d0c:	4613      	mov	r3, r2
 8015d0e:	009b      	lsls	r3, r3, #2
 8015d10:	4413      	add	r3, r2
 8015d12:	009b      	lsls	r3, r3, #2
 8015d14:	4403      	add	r3, r0
 8015d16:	3318      	adds	r3, #24
 8015d18:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015d1a:	4b09      	ldr	r3, [pc, #36]	; (8015d40 <USBD_CDC_TransmitPacket+0x7c>)
 8015d1c:	7819      	ldrb	r1, [r3, #0]
 8015d1e:	68bb      	ldr	r3, [r7, #8]
 8015d20:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8015d24:	68bb      	ldr	r3, [r7, #8]
 8015d26:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8015d2a:	6878      	ldr	r0, [r7, #4]
 8015d2c:	f002 f80f 	bl	8017d4e <USBD_LL_Transmit>

    ret = USBD_OK;
 8015d30:	2300      	movs	r3, #0
 8015d32:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8015d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8015d36:	4618      	mov	r0, r3
 8015d38:	3710      	adds	r7, #16
 8015d3a:	46bd      	mov	sp, r7
 8015d3c:	bd80      	pop	{r7, pc}
 8015d3e:	bf00      	nop
 8015d40:	240000c3 	.word	0x240000c3

08015d44 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8015d44:	b580      	push	{r7, lr}
 8015d46:	b084      	sub	sp, #16
 8015d48:	af00      	add	r7, sp, #0
 8015d4a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	32b0      	adds	r2, #176	; 0xb0
 8015d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d5a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015d5c:	687b      	ldr	r3, [r7, #4]
 8015d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	32b0      	adds	r2, #176	; 0xb0
 8015d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d101      	bne.n	8015d72 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015d6e:	2303      	movs	r3, #3
 8015d70:	e018      	b.n	8015da4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	7c1b      	ldrb	r3, [r3, #16]
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d10a      	bne.n	8015d90 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015d7a:	4b0c      	ldr	r3, [pc, #48]	; (8015dac <USBD_CDC_ReceivePacket+0x68>)
 8015d7c:	7819      	ldrb	r1, [r3, #0]
 8015d7e:	68fb      	ldr	r3, [r7, #12]
 8015d80:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015d84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015d88:	6878      	ldr	r0, [r7, #4]
 8015d8a:	f002 f801 	bl	8017d90 <USBD_LL_PrepareReceive>
 8015d8e:	e008      	b.n	8015da2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015d90:	4b06      	ldr	r3, [pc, #24]	; (8015dac <USBD_CDC_ReceivePacket+0x68>)
 8015d92:	7819      	ldrb	r1, [r3, #0]
 8015d94:	68fb      	ldr	r3, [r7, #12]
 8015d96:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015d9a:	2340      	movs	r3, #64	; 0x40
 8015d9c:	6878      	ldr	r0, [r7, #4]
 8015d9e:	f001 fff7 	bl	8017d90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015da2:	2300      	movs	r3, #0
}
 8015da4:	4618      	mov	r0, r3
 8015da6:	3710      	adds	r7, #16
 8015da8:	46bd      	mov	sp, r7
 8015daa:	bd80      	pop	{r7, pc}
 8015dac:	240000c4 	.word	0x240000c4

08015db0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015db0:	b580      	push	{r7, lr}
 8015db2:	b086      	sub	sp, #24
 8015db4:	af00      	add	r7, sp, #0
 8015db6:	60f8      	str	r0, [r7, #12]
 8015db8:	60b9      	str	r1, [r7, #8]
 8015dba:	4613      	mov	r3, r2
 8015dbc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d101      	bne.n	8015dc8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015dc4:	2303      	movs	r3, #3
 8015dc6:	e01f      	b.n	8015e08 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	2200      	movs	r2, #0
 8015dcc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8015dd0:	68fb      	ldr	r3, [r7, #12]
 8015dd2:	2200      	movs	r2, #0
 8015dd4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8015dd8:	68fb      	ldr	r3, [r7, #12]
 8015dda:	2200      	movs	r2, #0
 8015ddc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015de0:	68bb      	ldr	r3, [r7, #8]
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d003      	beq.n	8015dee <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8015de6:	68fb      	ldr	r3, [r7, #12]
 8015de8:	68ba      	ldr	r2, [r7, #8]
 8015dea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015dee:	68fb      	ldr	r3, [r7, #12]
 8015df0:	2201      	movs	r2, #1
 8015df2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	79fa      	ldrb	r2, [r7, #7]
 8015dfa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015dfc:	68f8      	ldr	r0, [r7, #12]
 8015dfe:	f001 fe6b 	bl	8017ad8 <USBD_LL_Init>
 8015e02:	4603      	mov	r3, r0
 8015e04:	75fb      	strb	r3, [r7, #23]

  return ret;
 8015e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8015e08:	4618      	mov	r0, r3
 8015e0a:	3718      	adds	r7, #24
 8015e0c:	46bd      	mov	sp, r7
 8015e0e:	bd80      	pop	{r7, pc}

08015e10 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8015e10:	b580      	push	{r7, lr}
 8015e12:	b084      	sub	sp, #16
 8015e14:	af00      	add	r7, sp, #0
 8015e16:	6078      	str	r0, [r7, #4]
 8015e18:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015e1a:	2300      	movs	r3, #0
 8015e1c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8015e1e:	683b      	ldr	r3, [r7, #0]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d101      	bne.n	8015e28 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015e24:	2303      	movs	r3, #3
 8015e26:	e025      	b.n	8015e74 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	683a      	ldr	r2, [r7, #0]
 8015e2c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	32ae      	adds	r2, #174	; 0xae
 8015e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d00f      	beq.n	8015e64 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	32ae      	adds	r2, #174	; 0xae
 8015e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015e54:	f107 020e 	add.w	r2, r7, #14
 8015e58:	4610      	mov	r0, r2
 8015e5a:	4798      	blx	r3
 8015e5c:	4602      	mov	r2, r0
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015e6a:	1c5a      	adds	r2, r3, #1
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8015e72:	2300      	movs	r3, #0
}
 8015e74:	4618      	mov	r0, r3
 8015e76:	3710      	adds	r7, #16
 8015e78:	46bd      	mov	sp, r7
 8015e7a:	bd80      	pop	{r7, pc}

08015e7c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015e7c:	b580      	push	{r7, lr}
 8015e7e:	b082      	sub	sp, #8
 8015e80:	af00      	add	r7, sp, #0
 8015e82:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015e84:	6878      	ldr	r0, [r7, #4]
 8015e86:	f001 fe79 	bl	8017b7c <USBD_LL_Start>
 8015e8a:	4603      	mov	r3, r0
}
 8015e8c:	4618      	mov	r0, r3
 8015e8e:	3708      	adds	r7, #8
 8015e90:	46bd      	mov	sp, r7
 8015e92:	bd80      	pop	{r7, pc}

08015e94 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015e94:	b480      	push	{r7}
 8015e96:	b083      	sub	sp, #12
 8015e98:	af00      	add	r7, sp, #0
 8015e9a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015e9c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015e9e:	4618      	mov	r0, r3
 8015ea0:	370c      	adds	r7, #12
 8015ea2:	46bd      	mov	sp, r7
 8015ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ea8:	4770      	bx	lr

08015eaa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015eaa:	b580      	push	{r7, lr}
 8015eac:	b084      	sub	sp, #16
 8015eae:	af00      	add	r7, sp, #0
 8015eb0:	6078      	str	r0, [r7, #4]
 8015eb2:	460b      	mov	r3, r1
 8015eb4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015eb6:	2300      	movs	r3, #0
 8015eb8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d009      	beq.n	8015ed8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015eca:	681b      	ldr	r3, [r3, #0]
 8015ecc:	78fa      	ldrb	r2, [r7, #3]
 8015ece:	4611      	mov	r1, r2
 8015ed0:	6878      	ldr	r0, [r7, #4]
 8015ed2:	4798      	blx	r3
 8015ed4:	4603      	mov	r3, r0
 8015ed6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8015eda:	4618      	mov	r0, r3
 8015edc:	3710      	adds	r7, #16
 8015ede:	46bd      	mov	sp, r7
 8015ee0:	bd80      	pop	{r7, pc}

08015ee2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015ee2:	b580      	push	{r7, lr}
 8015ee4:	b084      	sub	sp, #16
 8015ee6:	af00      	add	r7, sp, #0
 8015ee8:	6078      	str	r0, [r7, #4]
 8015eea:	460b      	mov	r3, r1
 8015eec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015eee:	2300      	movs	r3, #0
 8015ef0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015ef8:	685b      	ldr	r3, [r3, #4]
 8015efa:	78fa      	ldrb	r2, [r7, #3]
 8015efc:	4611      	mov	r1, r2
 8015efe:	6878      	ldr	r0, [r7, #4]
 8015f00:	4798      	blx	r3
 8015f02:	4603      	mov	r3, r0
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d001      	beq.n	8015f0c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015f08:	2303      	movs	r3, #3
 8015f0a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f0e:	4618      	mov	r0, r3
 8015f10:	3710      	adds	r7, #16
 8015f12:	46bd      	mov	sp, r7
 8015f14:	bd80      	pop	{r7, pc}

08015f16 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015f16:	b580      	push	{r7, lr}
 8015f18:	b084      	sub	sp, #16
 8015f1a:	af00      	add	r7, sp, #0
 8015f1c:	6078      	str	r0, [r7, #4]
 8015f1e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015f26:	6839      	ldr	r1, [r7, #0]
 8015f28:	4618      	mov	r0, r3
 8015f2a:	f001 f90e 	bl	801714a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	2201      	movs	r2, #1
 8015f32:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8015f3c:	461a      	mov	r2, r3
 8015f3e:	687b      	ldr	r3, [r7, #4]
 8015f40:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8015f4a:	f003 031f 	and.w	r3, r3, #31
 8015f4e:	2b02      	cmp	r3, #2
 8015f50:	d01a      	beq.n	8015f88 <USBD_LL_SetupStage+0x72>
 8015f52:	2b02      	cmp	r3, #2
 8015f54:	d822      	bhi.n	8015f9c <USBD_LL_SetupStage+0x86>
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	d002      	beq.n	8015f60 <USBD_LL_SetupStage+0x4a>
 8015f5a:	2b01      	cmp	r3, #1
 8015f5c:	d00a      	beq.n	8015f74 <USBD_LL_SetupStage+0x5e>
 8015f5e:	e01d      	b.n	8015f9c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015f66:	4619      	mov	r1, r3
 8015f68:	6878      	ldr	r0, [r7, #4]
 8015f6a:	f000 fb65 	bl	8016638 <USBD_StdDevReq>
 8015f6e:	4603      	mov	r3, r0
 8015f70:	73fb      	strb	r3, [r7, #15]
      break;
 8015f72:	e020      	b.n	8015fb6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015f7a:	4619      	mov	r1, r3
 8015f7c:	6878      	ldr	r0, [r7, #4]
 8015f7e:	f000 fbcd 	bl	801671c <USBD_StdItfReq>
 8015f82:	4603      	mov	r3, r0
 8015f84:	73fb      	strb	r3, [r7, #15]
      break;
 8015f86:	e016      	b.n	8015fb6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015f8e:	4619      	mov	r1, r3
 8015f90:	6878      	ldr	r0, [r7, #4]
 8015f92:	f000 fc2f 	bl	80167f4 <USBD_StdEPReq>
 8015f96:	4603      	mov	r3, r0
 8015f98:	73fb      	strb	r3, [r7, #15]
      break;
 8015f9a:	e00c      	b.n	8015fb6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8015fa2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8015fa6:	b2db      	uxtb	r3, r3
 8015fa8:	4619      	mov	r1, r3
 8015faa:	6878      	ldr	r0, [r7, #4]
 8015fac:	f001 fe46 	bl	8017c3c <USBD_LL_StallEP>
 8015fb0:	4603      	mov	r3, r0
 8015fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8015fb4:	bf00      	nop
  }

  return ret;
 8015fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8015fb8:	4618      	mov	r0, r3
 8015fba:	3710      	adds	r7, #16
 8015fbc:	46bd      	mov	sp, r7
 8015fbe:	bd80      	pop	{r7, pc}

08015fc0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8015fc0:	b580      	push	{r7, lr}
 8015fc2:	b086      	sub	sp, #24
 8015fc4:	af00      	add	r7, sp, #0
 8015fc6:	60f8      	str	r0, [r7, #12]
 8015fc8:	460b      	mov	r3, r1
 8015fca:	607a      	str	r2, [r7, #4]
 8015fcc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8015fce:	2300      	movs	r3, #0
 8015fd0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8015fd2:	7afb      	ldrb	r3, [r7, #11]
 8015fd4:	2b00      	cmp	r3, #0
 8015fd6:	d16e      	bne.n	80160b6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8015fd8:	68fb      	ldr	r3, [r7, #12]
 8015fda:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8015fde:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8015fe0:	68fb      	ldr	r3, [r7, #12]
 8015fe2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8015fe6:	2b03      	cmp	r3, #3
 8015fe8:	f040 8098 	bne.w	801611c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8015fec:	693b      	ldr	r3, [r7, #16]
 8015fee:	689a      	ldr	r2, [r3, #8]
 8015ff0:	693b      	ldr	r3, [r7, #16]
 8015ff2:	68db      	ldr	r3, [r3, #12]
 8015ff4:	429a      	cmp	r2, r3
 8015ff6:	d913      	bls.n	8016020 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8015ff8:	693b      	ldr	r3, [r7, #16]
 8015ffa:	689a      	ldr	r2, [r3, #8]
 8015ffc:	693b      	ldr	r3, [r7, #16]
 8015ffe:	68db      	ldr	r3, [r3, #12]
 8016000:	1ad2      	subs	r2, r2, r3
 8016002:	693b      	ldr	r3, [r7, #16]
 8016004:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016006:	693b      	ldr	r3, [r7, #16]
 8016008:	68da      	ldr	r2, [r3, #12]
 801600a:	693b      	ldr	r3, [r7, #16]
 801600c:	689b      	ldr	r3, [r3, #8]
 801600e:	4293      	cmp	r3, r2
 8016010:	bf28      	it	cs
 8016012:	4613      	movcs	r3, r2
 8016014:	461a      	mov	r2, r3
 8016016:	6879      	ldr	r1, [r7, #4]
 8016018:	68f8      	ldr	r0, [r7, #12]
 801601a:	f001 f98a 	bl	8017332 <USBD_CtlContinueRx>
 801601e:	e07d      	b.n	801611c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016020:	68fb      	ldr	r3, [r7, #12]
 8016022:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8016026:	f003 031f 	and.w	r3, r3, #31
 801602a:	2b02      	cmp	r3, #2
 801602c:	d014      	beq.n	8016058 <USBD_LL_DataOutStage+0x98>
 801602e:	2b02      	cmp	r3, #2
 8016030:	d81d      	bhi.n	801606e <USBD_LL_DataOutStage+0xae>
 8016032:	2b00      	cmp	r3, #0
 8016034:	d002      	beq.n	801603c <USBD_LL_DataOutStage+0x7c>
 8016036:	2b01      	cmp	r3, #1
 8016038:	d003      	beq.n	8016042 <USBD_LL_DataOutStage+0x82>
 801603a:	e018      	b.n	801606e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801603c:	2300      	movs	r3, #0
 801603e:	75bb      	strb	r3, [r7, #22]
            break;
 8016040:	e018      	b.n	8016074 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016042:	68fb      	ldr	r3, [r7, #12]
 8016044:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8016048:	b2db      	uxtb	r3, r3
 801604a:	4619      	mov	r1, r3
 801604c:	68f8      	ldr	r0, [r7, #12]
 801604e:	f000 fa64 	bl	801651a <USBD_CoreFindIF>
 8016052:	4603      	mov	r3, r0
 8016054:	75bb      	strb	r3, [r7, #22]
            break;
 8016056:	e00d      	b.n	8016074 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016058:	68fb      	ldr	r3, [r7, #12]
 801605a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801605e:	b2db      	uxtb	r3, r3
 8016060:	4619      	mov	r1, r3
 8016062:	68f8      	ldr	r0, [r7, #12]
 8016064:	f000 fa66 	bl	8016534 <USBD_CoreFindEP>
 8016068:	4603      	mov	r3, r0
 801606a:	75bb      	strb	r3, [r7, #22]
            break;
 801606c:	e002      	b.n	8016074 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801606e:	2300      	movs	r3, #0
 8016070:	75bb      	strb	r3, [r7, #22]
            break;
 8016072:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016074:	7dbb      	ldrb	r3, [r7, #22]
 8016076:	2b00      	cmp	r3, #0
 8016078:	d119      	bne.n	80160ae <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016080:	b2db      	uxtb	r3, r3
 8016082:	2b03      	cmp	r3, #3
 8016084:	d113      	bne.n	80160ae <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016086:	7dba      	ldrb	r2, [r7, #22]
 8016088:	68fb      	ldr	r3, [r7, #12]
 801608a:	32ae      	adds	r2, #174	; 0xae
 801608c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016090:	691b      	ldr	r3, [r3, #16]
 8016092:	2b00      	cmp	r3, #0
 8016094:	d00b      	beq.n	80160ae <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016096:	7dba      	ldrb	r2, [r7, #22]
 8016098:	68fb      	ldr	r3, [r7, #12]
 801609a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801609e:	7dba      	ldrb	r2, [r7, #22]
 80160a0:	68fb      	ldr	r3, [r7, #12]
 80160a2:	32ae      	adds	r2, #174	; 0xae
 80160a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160a8:	691b      	ldr	r3, [r3, #16]
 80160aa:	68f8      	ldr	r0, [r7, #12]
 80160ac:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80160ae:	68f8      	ldr	r0, [r7, #12]
 80160b0:	f001 f950 	bl	8017354 <USBD_CtlSendStatus>
 80160b4:	e032      	b.n	801611c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80160b6:	7afb      	ldrb	r3, [r7, #11]
 80160b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80160bc:	b2db      	uxtb	r3, r3
 80160be:	4619      	mov	r1, r3
 80160c0:	68f8      	ldr	r0, [r7, #12]
 80160c2:	f000 fa37 	bl	8016534 <USBD_CoreFindEP>
 80160c6:	4603      	mov	r3, r0
 80160c8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80160ca:	7dbb      	ldrb	r3, [r7, #22]
 80160cc:	2bff      	cmp	r3, #255	; 0xff
 80160ce:	d025      	beq.n	801611c <USBD_LL_DataOutStage+0x15c>
 80160d0:	7dbb      	ldrb	r3, [r7, #22]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d122      	bne.n	801611c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80160dc:	b2db      	uxtb	r3, r3
 80160de:	2b03      	cmp	r3, #3
 80160e0:	d117      	bne.n	8016112 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80160e2:	7dba      	ldrb	r2, [r7, #22]
 80160e4:	68fb      	ldr	r3, [r7, #12]
 80160e6:	32ae      	adds	r2, #174	; 0xae
 80160e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160ec:	699b      	ldr	r3, [r3, #24]
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	d00f      	beq.n	8016112 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80160f2:	7dba      	ldrb	r2, [r7, #22]
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80160fa:	7dba      	ldrb	r2, [r7, #22]
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	32ae      	adds	r2, #174	; 0xae
 8016100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016104:	699b      	ldr	r3, [r3, #24]
 8016106:	7afa      	ldrb	r2, [r7, #11]
 8016108:	4611      	mov	r1, r2
 801610a:	68f8      	ldr	r0, [r7, #12]
 801610c:	4798      	blx	r3
 801610e:	4603      	mov	r3, r0
 8016110:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016112:	7dfb      	ldrb	r3, [r7, #23]
 8016114:	2b00      	cmp	r3, #0
 8016116:	d001      	beq.n	801611c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016118:	7dfb      	ldrb	r3, [r7, #23]
 801611a:	e000      	b.n	801611e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801611c:	2300      	movs	r3, #0
}
 801611e:	4618      	mov	r0, r3
 8016120:	3718      	adds	r7, #24
 8016122:	46bd      	mov	sp, r7
 8016124:	bd80      	pop	{r7, pc}

08016126 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016126:	b580      	push	{r7, lr}
 8016128:	b086      	sub	sp, #24
 801612a:	af00      	add	r7, sp, #0
 801612c:	60f8      	str	r0, [r7, #12]
 801612e:	460b      	mov	r3, r1
 8016130:	607a      	str	r2, [r7, #4]
 8016132:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016134:	7afb      	ldrb	r3, [r7, #11]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d16f      	bne.n	801621a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	3314      	adds	r3, #20
 801613e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016140:	68fb      	ldr	r3, [r7, #12]
 8016142:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8016146:	2b02      	cmp	r3, #2
 8016148:	d15a      	bne.n	8016200 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801614a:	693b      	ldr	r3, [r7, #16]
 801614c:	689a      	ldr	r2, [r3, #8]
 801614e:	693b      	ldr	r3, [r7, #16]
 8016150:	68db      	ldr	r3, [r3, #12]
 8016152:	429a      	cmp	r2, r3
 8016154:	d914      	bls.n	8016180 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016156:	693b      	ldr	r3, [r7, #16]
 8016158:	689a      	ldr	r2, [r3, #8]
 801615a:	693b      	ldr	r3, [r7, #16]
 801615c:	68db      	ldr	r3, [r3, #12]
 801615e:	1ad2      	subs	r2, r2, r3
 8016160:	693b      	ldr	r3, [r7, #16]
 8016162:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016164:	693b      	ldr	r3, [r7, #16]
 8016166:	689b      	ldr	r3, [r3, #8]
 8016168:	461a      	mov	r2, r3
 801616a:	6879      	ldr	r1, [r7, #4]
 801616c:	68f8      	ldr	r0, [r7, #12]
 801616e:	f001 f8b2 	bl	80172d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016172:	2300      	movs	r3, #0
 8016174:	2200      	movs	r2, #0
 8016176:	2100      	movs	r1, #0
 8016178:	68f8      	ldr	r0, [r7, #12]
 801617a:	f001 fe09 	bl	8017d90 <USBD_LL_PrepareReceive>
 801617e:	e03f      	b.n	8016200 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016180:	693b      	ldr	r3, [r7, #16]
 8016182:	68da      	ldr	r2, [r3, #12]
 8016184:	693b      	ldr	r3, [r7, #16]
 8016186:	689b      	ldr	r3, [r3, #8]
 8016188:	429a      	cmp	r2, r3
 801618a:	d11c      	bne.n	80161c6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801618c:	693b      	ldr	r3, [r7, #16]
 801618e:	685a      	ldr	r2, [r3, #4]
 8016190:	693b      	ldr	r3, [r7, #16]
 8016192:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016194:	429a      	cmp	r2, r3
 8016196:	d316      	bcc.n	80161c6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016198:	693b      	ldr	r3, [r7, #16]
 801619a:	685a      	ldr	r2, [r3, #4]
 801619c:	68fb      	ldr	r3, [r7, #12]
 801619e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80161a2:	429a      	cmp	r2, r3
 80161a4:	d20f      	bcs.n	80161c6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80161a6:	2200      	movs	r2, #0
 80161a8:	2100      	movs	r1, #0
 80161aa:	68f8      	ldr	r0, [r7, #12]
 80161ac:	f001 f893 	bl	80172d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80161b0:	68fb      	ldr	r3, [r7, #12]
 80161b2:	2200      	movs	r2, #0
 80161b4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80161b8:	2300      	movs	r3, #0
 80161ba:	2200      	movs	r2, #0
 80161bc:	2100      	movs	r1, #0
 80161be:	68f8      	ldr	r0, [r7, #12]
 80161c0:	f001 fde6 	bl	8017d90 <USBD_LL_PrepareReceive>
 80161c4:	e01c      	b.n	8016200 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80161c6:	68fb      	ldr	r3, [r7, #12]
 80161c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80161cc:	b2db      	uxtb	r3, r3
 80161ce:	2b03      	cmp	r3, #3
 80161d0:	d10f      	bne.n	80161f2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80161d2:	68fb      	ldr	r3, [r7, #12]
 80161d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80161d8:	68db      	ldr	r3, [r3, #12]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d009      	beq.n	80161f2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80161de:	68fb      	ldr	r3, [r7, #12]
 80161e0:	2200      	movs	r2, #0
 80161e2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80161e6:	68fb      	ldr	r3, [r7, #12]
 80161e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80161ec:	68db      	ldr	r3, [r3, #12]
 80161ee:	68f8      	ldr	r0, [r7, #12]
 80161f0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80161f2:	2180      	movs	r1, #128	; 0x80
 80161f4:	68f8      	ldr	r0, [r7, #12]
 80161f6:	f001 fd21 	bl	8017c3c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80161fa:	68f8      	ldr	r0, [r7, #12]
 80161fc:	f001 f8bd 	bl	801737a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016200:	68fb      	ldr	r3, [r7, #12]
 8016202:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8016206:	2b00      	cmp	r3, #0
 8016208:	d03a      	beq.n	8016280 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801620a:	68f8      	ldr	r0, [r7, #12]
 801620c:	f7ff fe42 	bl	8015e94 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	2200      	movs	r2, #0
 8016214:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8016218:	e032      	b.n	8016280 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801621a:	7afb      	ldrb	r3, [r7, #11]
 801621c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8016220:	b2db      	uxtb	r3, r3
 8016222:	4619      	mov	r1, r3
 8016224:	68f8      	ldr	r0, [r7, #12]
 8016226:	f000 f985 	bl	8016534 <USBD_CoreFindEP>
 801622a:	4603      	mov	r3, r0
 801622c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801622e:	7dfb      	ldrb	r3, [r7, #23]
 8016230:	2bff      	cmp	r3, #255	; 0xff
 8016232:	d025      	beq.n	8016280 <USBD_LL_DataInStage+0x15a>
 8016234:	7dfb      	ldrb	r3, [r7, #23]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d122      	bne.n	8016280 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801623a:	68fb      	ldr	r3, [r7, #12]
 801623c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016240:	b2db      	uxtb	r3, r3
 8016242:	2b03      	cmp	r3, #3
 8016244:	d11c      	bne.n	8016280 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016246:	7dfa      	ldrb	r2, [r7, #23]
 8016248:	68fb      	ldr	r3, [r7, #12]
 801624a:	32ae      	adds	r2, #174	; 0xae
 801624c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016250:	695b      	ldr	r3, [r3, #20]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d014      	beq.n	8016280 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016256:	7dfa      	ldrb	r2, [r7, #23]
 8016258:	68fb      	ldr	r3, [r7, #12]
 801625a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801625e:	7dfa      	ldrb	r2, [r7, #23]
 8016260:	68fb      	ldr	r3, [r7, #12]
 8016262:	32ae      	adds	r2, #174	; 0xae
 8016264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016268:	695b      	ldr	r3, [r3, #20]
 801626a:	7afa      	ldrb	r2, [r7, #11]
 801626c:	4611      	mov	r1, r2
 801626e:	68f8      	ldr	r0, [r7, #12]
 8016270:	4798      	blx	r3
 8016272:	4603      	mov	r3, r0
 8016274:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016276:	7dbb      	ldrb	r3, [r7, #22]
 8016278:	2b00      	cmp	r3, #0
 801627a:	d001      	beq.n	8016280 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801627c:	7dbb      	ldrb	r3, [r7, #22]
 801627e:	e000      	b.n	8016282 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016280:	2300      	movs	r3, #0
}
 8016282:	4618      	mov	r0, r3
 8016284:	3718      	adds	r7, #24
 8016286:	46bd      	mov	sp, r7
 8016288:	bd80      	pop	{r7, pc}

0801628a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801628a:	b580      	push	{r7, lr}
 801628c:	b084      	sub	sp, #16
 801628e:	af00      	add	r7, sp, #0
 8016290:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016292:	2300      	movs	r3, #0
 8016294:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	2201      	movs	r2, #1
 801629a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	2200      	movs	r2, #0
 80162a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	2200      	movs	r2, #0
 80162aa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	2200      	movs	r2, #0
 80162b0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	2200      	movs	r2, #0
 80162b8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d014      	beq.n	80162f0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80162cc:	685b      	ldr	r3, [r3, #4]
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	d00e      	beq.n	80162f0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80162d8:	685b      	ldr	r3, [r3, #4]
 80162da:	687a      	ldr	r2, [r7, #4]
 80162dc:	6852      	ldr	r2, [r2, #4]
 80162de:	b2d2      	uxtb	r2, r2
 80162e0:	4611      	mov	r1, r2
 80162e2:	6878      	ldr	r0, [r7, #4]
 80162e4:	4798      	blx	r3
 80162e6:	4603      	mov	r3, r0
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d001      	beq.n	80162f0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80162ec:	2303      	movs	r3, #3
 80162ee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80162f0:	2340      	movs	r3, #64	; 0x40
 80162f2:	2200      	movs	r2, #0
 80162f4:	2100      	movs	r1, #0
 80162f6:	6878      	ldr	r0, [r7, #4]
 80162f8:	f001 fc5b 	bl	8017bb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	2201      	movs	r2, #1
 8016300:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	2240      	movs	r2, #64	; 0x40
 8016308:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801630c:	2340      	movs	r3, #64	; 0x40
 801630e:	2200      	movs	r2, #0
 8016310:	2180      	movs	r1, #128	; 0x80
 8016312:	6878      	ldr	r0, [r7, #4]
 8016314:	f001 fc4d 	bl	8017bb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	2201      	movs	r2, #1
 801631c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	2240      	movs	r2, #64	; 0x40
 8016322:	621a      	str	r2, [r3, #32]

  return ret;
 8016324:	7bfb      	ldrb	r3, [r7, #15]
}
 8016326:	4618      	mov	r0, r3
 8016328:	3710      	adds	r7, #16
 801632a:	46bd      	mov	sp, r7
 801632c:	bd80      	pop	{r7, pc}

0801632e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801632e:	b480      	push	{r7}
 8016330:	b083      	sub	sp, #12
 8016332:	af00      	add	r7, sp, #0
 8016334:	6078      	str	r0, [r7, #4]
 8016336:	460b      	mov	r3, r1
 8016338:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	78fa      	ldrb	r2, [r7, #3]
 801633e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016340:	2300      	movs	r3, #0
}
 8016342:	4618      	mov	r0, r3
 8016344:	370c      	adds	r7, #12
 8016346:	46bd      	mov	sp, r7
 8016348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801634c:	4770      	bx	lr

0801634e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801634e:	b480      	push	{r7}
 8016350:	b083      	sub	sp, #12
 8016352:	af00      	add	r7, sp, #0
 8016354:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801635c:	b2db      	uxtb	r3, r3
 801635e:	2b04      	cmp	r3, #4
 8016360:	d006      	beq.n	8016370 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016362:	687b      	ldr	r3, [r7, #4]
 8016364:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016368:	b2da      	uxtb	r2, r3
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	2204      	movs	r2, #4
 8016374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8016378:	2300      	movs	r3, #0
}
 801637a:	4618      	mov	r0, r3
 801637c:	370c      	adds	r7, #12
 801637e:	46bd      	mov	sp, r7
 8016380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016384:	4770      	bx	lr

08016386 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016386:	b480      	push	{r7}
 8016388:	b083      	sub	sp, #12
 801638a:	af00      	add	r7, sp, #0
 801638c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016394:	b2db      	uxtb	r3, r3
 8016396:	2b04      	cmp	r3, #4
 8016398:	d106      	bne.n	80163a8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80163a0:	b2da      	uxtb	r2, r3
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80163a8:	2300      	movs	r3, #0
}
 80163aa:	4618      	mov	r0, r3
 80163ac:	370c      	adds	r7, #12
 80163ae:	46bd      	mov	sp, r7
 80163b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163b4:	4770      	bx	lr

080163b6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80163b6:	b580      	push	{r7, lr}
 80163b8:	b082      	sub	sp, #8
 80163ba:	af00      	add	r7, sp, #0
 80163bc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80163c4:	b2db      	uxtb	r3, r3
 80163c6:	2b03      	cmp	r3, #3
 80163c8:	d110      	bne.n	80163ec <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80163ca:	687b      	ldr	r3, [r7, #4]
 80163cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d00b      	beq.n	80163ec <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163da:	69db      	ldr	r3, [r3, #28]
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d005      	beq.n	80163ec <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163e6:	69db      	ldr	r3, [r3, #28]
 80163e8:	6878      	ldr	r0, [r7, #4]
 80163ea:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80163ec:	2300      	movs	r3, #0
}
 80163ee:	4618      	mov	r0, r3
 80163f0:	3708      	adds	r7, #8
 80163f2:	46bd      	mov	sp, r7
 80163f4:	bd80      	pop	{r7, pc}

080163f6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80163f6:	b580      	push	{r7, lr}
 80163f8:	b082      	sub	sp, #8
 80163fa:	af00      	add	r7, sp, #0
 80163fc:	6078      	str	r0, [r7, #4]
 80163fe:	460b      	mov	r3, r1
 8016400:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	32ae      	adds	r2, #174	; 0xae
 801640c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016410:	2b00      	cmp	r3, #0
 8016412:	d101      	bne.n	8016418 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016414:	2303      	movs	r3, #3
 8016416:	e01c      	b.n	8016452 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801641e:	b2db      	uxtb	r3, r3
 8016420:	2b03      	cmp	r3, #3
 8016422:	d115      	bne.n	8016450 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	32ae      	adds	r2, #174	; 0xae
 801642e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016432:	6a1b      	ldr	r3, [r3, #32]
 8016434:	2b00      	cmp	r3, #0
 8016436:	d00b      	beq.n	8016450 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	32ae      	adds	r2, #174	; 0xae
 8016442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016446:	6a1b      	ldr	r3, [r3, #32]
 8016448:	78fa      	ldrb	r2, [r7, #3]
 801644a:	4611      	mov	r1, r2
 801644c:	6878      	ldr	r0, [r7, #4]
 801644e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016450:	2300      	movs	r3, #0
}
 8016452:	4618      	mov	r0, r3
 8016454:	3708      	adds	r7, #8
 8016456:	46bd      	mov	sp, r7
 8016458:	bd80      	pop	{r7, pc}

0801645a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801645a:	b580      	push	{r7, lr}
 801645c:	b082      	sub	sp, #8
 801645e:	af00      	add	r7, sp, #0
 8016460:	6078      	str	r0, [r7, #4]
 8016462:	460b      	mov	r3, r1
 8016464:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	32ae      	adds	r2, #174	; 0xae
 8016470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016474:	2b00      	cmp	r3, #0
 8016476:	d101      	bne.n	801647c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016478:	2303      	movs	r3, #3
 801647a:	e01c      	b.n	80164b6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016482:	b2db      	uxtb	r3, r3
 8016484:	2b03      	cmp	r3, #3
 8016486:	d115      	bne.n	80164b4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	32ae      	adds	r2, #174	; 0xae
 8016492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016498:	2b00      	cmp	r3, #0
 801649a:	d00b      	beq.n	80164b4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	32ae      	adds	r2, #174	; 0xae
 80164a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80164ac:	78fa      	ldrb	r2, [r7, #3]
 80164ae:	4611      	mov	r1, r2
 80164b0:	6878      	ldr	r0, [r7, #4]
 80164b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80164b4:	2300      	movs	r3, #0
}
 80164b6:	4618      	mov	r0, r3
 80164b8:	3708      	adds	r7, #8
 80164ba:	46bd      	mov	sp, r7
 80164bc:	bd80      	pop	{r7, pc}

080164be <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80164be:	b480      	push	{r7}
 80164c0:	b083      	sub	sp, #12
 80164c2:	af00      	add	r7, sp, #0
 80164c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80164c6:	2300      	movs	r3, #0
}
 80164c8:	4618      	mov	r0, r3
 80164ca:	370c      	adds	r7, #12
 80164cc:	46bd      	mov	sp, r7
 80164ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164d2:	4770      	bx	lr

080164d4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80164d4:	b580      	push	{r7, lr}
 80164d6:	b084      	sub	sp, #16
 80164d8:	af00      	add	r7, sp, #0
 80164da:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80164dc:	2300      	movs	r3, #0
 80164de:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	2201      	movs	r2, #1
 80164e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d00e      	beq.n	8016510 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80164f8:	685b      	ldr	r3, [r3, #4]
 80164fa:	687a      	ldr	r2, [r7, #4]
 80164fc:	6852      	ldr	r2, [r2, #4]
 80164fe:	b2d2      	uxtb	r2, r2
 8016500:	4611      	mov	r1, r2
 8016502:	6878      	ldr	r0, [r7, #4]
 8016504:	4798      	blx	r3
 8016506:	4603      	mov	r3, r0
 8016508:	2b00      	cmp	r3, #0
 801650a:	d001      	beq.n	8016510 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 801650c:	2303      	movs	r3, #3
 801650e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016510:	7bfb      	ldrb	r3, [r7, #15]
}
 8016512:	4618      	mov	r0, r3
 8016514:	3710      	adds	r7, #16
 8016516:	46bd      	mov	sp, r7
 8016518:	bd80      	pop	{r7, pc}

0801651a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801651a:	b480      	push	{r7}
 801651c:	b083      	sub	sp, #12
 801651e:	af00      	add	r7, sp, #0
 8016520:	6078      	str	r0, [r7, #4]
 8016522:	460b      	mov	r3, r1
 8016524:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016526:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016528:	4618      	mov	r0, r3
 801652a:	370c      	adds	r7, #12
 801652c:	46bd      	mov	sp, r7
 801652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016532:	4770      	bx	lr

08016534 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016534:	b480      	push	{r7}
 8016536:	b083      	sub	sp, #12
 8016538:	af00      	add	r7, sp, #0
 801653a:	6078      	str	r0, [r7, #4]
 801653c:	460b      	mov	r3, r1
 801653e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016540:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016542:	4618      	mov	r0, r3
 8016544:	370c      	adds	r7, #12
 8016546:	46bd      	mov	sp, r7
 8016548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801654c:	4770      	bx	lr

0801654e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801654e:	b580      	push	{r7, lr}
 8016550:	b086      	sub	sp, #24
 8016552:	af00      	add	r7, sp, #0
 8016554:	6078      	str	r0, [r7, #4]
 8016556:	460b      	mov	r3, r1
 8016558:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801655e:	687b      	ldr	r3, [r7, #4]
 8016560:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016562:	2300      	movs	r3, #0
 8016564:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016566:	68fb      	ldr	r3, [r7, #12]
 8016568:	885b      	ldrh	r3, [r3, #2]
 801656a:	b29a      	uxth	r2, r3
 801656c:	68fb      	ldr	r3, [r7, #12]
 801656e:	781b      	ldrb	r3, [r3, #0]
 8016570:	b29b      	uxth	r3, r3
 8016572:	429a      	cmp	r2, r3
 8016574:	d920      	bls.n	80165b8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	781b      	ldrb	r3, [r3, #0]
 801657a:	b29b      	uxth	r3, r3
 801657c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801657e:	e013      	b.n	80165a8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016580:	f107 030a 	add.w	r3, r7, #10
 8016584:	4619      	mov	r1, r3
 8016586:	6978      	ldr	r0, [r7, #20]
 8016588:	f000 f81b 	bl	80165c2 <USBD_GetNextDesc>
 801658c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801658e:	697b      	ldr	r3, [r7, #20]
 8016590:	785b      	ldrb	r3, [r3, #1]
 8016592:	2b05      	cmp	r3, #5
 8016594:	d108      	bne.n	80165a8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016596:	697b      	ldr	r3, [r7, #20]
 8016598:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801659a:	693b      	ldr	r3, [r7, #16]
 801659c:	789b      	ldrb	r3, [r3, #2]
 801659e:	78fa      	ldrb	r2, [r7, #3]
 80165a0:	429a      	cmp	r2, r3
 80165a2:	d008      	beq.n	80165b6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80165a4:	2300      	movs	r3, #0
 80165a6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80165a8:	68fb      	ldr	r3, [r7, #12]
 80165aa:	885b      	ldrh	r3, [r3, #2]
 80165ac:	b29a      	uxth	r2, r3
 80165ae:	897b      	ldrh	r3, [r7, #10]
 80165b0:	429a      	cmp	r2, r3
 80165b2:	d8e5      	bhi.n	8016580 <USBD_GetEpDesc+0x32>
 80165b4:	e000      	b.n	80165b8 <USBD_GetEpDesc+0x6a>
          break;
 80165b6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80165b8:	693b      	ldr	r3, [r7, #16]
}
 80165ba:	4618      	mov	r0, r3
 80165bc:	3718      	adds	r7, #24
 80165be:	46bd      	mov	sp, r7
 80165c0:	bd80      	pop	{r7, pc}

080165c2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80165c2:	b480      	push	{r7}
 80165c4:	b085      	sub	sp, #20
 80165c6:	af00      	add	r7, sp, #0
 80165c8:	6078      	str	r0, [r7, #4]
 80165ca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80165d0:	683b      	ldr	r3, [r7, #0]
 80165d2:	881a      	ldrh	r2, [r3, #0]
 80165d4:	68fb      	ldr	r3, [r7, #12]
 80165d6:	781b      	ldrb	r3, [r3, #0]
 80165d8:	b29b      	uxth	r3, r3
 80165da:	4413      	add	r3, r2
 80165dc:	b29a      	uxth	r2, r3
 80165de:	683b      	ldr	r3, [r7, #0]
 80165e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80165e2:	68fb      	ldr	r3, [r7, #12]
 80165e4:	781b      	ldrb	r3, [r3, #0]
 80165e6:	461a      	mov	r2, r3
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	4413      	add	r3, r2
 80165ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80165ee:	68fb      	ldr	r3, [r7, #12]
}
 80165f0:	4618      	mov	r0, r3
 80165f2:	3714      	adds	r7, #20
 80165f4:	46bd      	mov	sp, r7
 80165f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165fa:	4770      	bx	lr

080165fc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80165fc:	b480      	push	{r7}
 80165fe:	b087      	sub	sp, #28
 8016600:	af00      	add	r7, sp, #0
 8016602:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8016608:	697b      	ldr	r3, [r7, #20]
 801660a:	781b      	ldrb	r3, [r3, #0]
 801660c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801660e:	697b      	ldr	r3, [r7, #20]
 8016610:	3301      	adds	r3, #1
 8016612:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8016614:	697b      	ldr	r3, [r7, #20]
 8016616:	781b      	ldrb	r3, [r3, #0]
 8016618:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801661a:	8a3b      	ldrh	r3, [r7, #16]
 801661c:	021b      	lsls	r3, r3, #8
 801661e:	b21a      	sxth	r2, r3
 8016620:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016624:	4313      	orrs	r3, r2
 8016626:	b21b      	sxth	r3, r3
 8016628:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801662a:	89fb      	ldrh	r3, [r7, #14]
}
 801662c:	4618      	mov	r0, r3
 801662e:	371c      	adds	r7, #28
 8016630:	46bd      	mov	sp, r7
 8016632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016636:	4770      	bx	lr

08016638 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016638:	b580      	push	{r7, lr}
 801663a:	b084      	sub	sp, #16
 801663c:	af00      	add	r7, sp, #0
 801663e:	6078      	str	r0, [r7, #4]
 8016640:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016642:	2300      	movs	r3, #0
 8016644:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016646:	683b      	ldr	r3, [r7, #0]
 8016648:	781b      	ldrb	r3, [r3, #0]
 801664a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801664e:	2b40      	cmp	r3, #64	; 0x40
 8016650:	d005      	beq.n	801665e <USBD_StdDevReq+0x26>
 8016652:	2b40      	cmp	r3, #64	; 0x40
 8016654:	d857      	bhi.n	8016706 <USBD_StdDevReq+0xce>
 8016656:	2b00      	cmp	r3, #0
 8016658:	d00f      	beq.n	801667a <USBD_StdDevReq+0x42>
 801665a:	2b20      	cmp	r3, #32
 801665c:	d153      	bne.n	8016706 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	32ae      	adds	r2, #174	; 0xae
 8016668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801666c:	689b      	ldr	r3, [r3, #8]
 801666e:	6839      	ldr	r1, [r7, #0]
 8016670:	6878      	ldr	r0, [r7, #4]
 8016672:	4798      	blx	r3
 8016674:	4603      	mov	r3, r0
 8016676:	73fb      	strb	r3, [r7, #15]
      break;
 8016678:	e04a      	b.n	8016710 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801667a:	683b      	ldr	r3, [r7, #0]
 801667c:	785b      	ldrb	r3, [r3, #1]
 801667e:	2b09      	cmp	r3, #9
 8016680:	d83b      	bhi.n	80166fa <USBD_StdDevReq+0xc2>
 8016682:	a201      	add	r2, pc, #4	; (adr r2, 8016688 <USBD_StdDevReq+0x50>)
 8016684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016688:	080166dd 	.word	0x080166dd
 801668c:	080166f1 	.word	0x080166f1
 8016690:	080166fb 	.word	0x080166fb
 8016694:	080166e7 	.word	0x080166e7
 8016698:	080166fb 	.word	0x080166fb
 801669c:	080166bb 	.word	0x080166bb
 80166a0:	080166b1 	.word	0x080166b1
 80166a4:	080166fb 	.word	0x080166fb
 80166a8:	080166d3 	.word	0x080166d3
 80166ac:	080166c5 	.word	0x080166c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80166b0:	6839      	ldr	r1, [r7, #0]
 80166b2:	6878      	ldr	r0, [r7, #4]
 80166b4:	f000 fa3c 	bl	8016b30 <USBD_GetDescriptor>
          break;
 80166b8:	e024      	b.n	8016704 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80166ba:	6839      	ldr	r1, [r7, #0]
 80166bc:	6878      	ldr	r0, [r7, #4]
 80166be:	f000 fba1 	bl	8016e04 <USBD_SetAddress>
          break;
 80166c2:	e01f      	b.n	8016704 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80166c4:	6839      	ldr	r1, [r7, #0]
 80166c6:	6878      	ldr	r0, [r7, #4]
 80166c8:	f000 fbe0 	bl	8016e8c <USBD_SetConfig>
 80166cc:	4603      	mov	r3, r0
 80166ce:	73fb      	strb	r3, [r7, #15]
          break;
 80166d0:	e018      	b.n	8016704 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80166d2:	6839      	ldr	r1, [r7, #0]
 80166d4:	6878      	ldr	r0, [r7, #4]
 80166d6:	f000 fc83 	bl	8016fe0 <USBD_GetConfig>
          break;
 80166da:	e013      	b.n	8016704 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80166dc:	6839      	ldr	r1, [r7, #0]
 80166de:	6878      	ldr	r0, [r7, #4]
 80166e0:	f000 fcb4 	bl	801704c <USBD_GetStatus>
          break;
 80166e4:	e00e      	b.n	8016704 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80166e6:	6839      	ldr	r1, [r7, #0]
 80166e8:	6878      	ldr	r0, [r7, #4]
 80166ea:	f000 fce3 	bl	80170b4 <USBD_SetFeature>
          break;
 80166ee:	e009      	b.n	8016704 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80166f0:	6839      	ldr	r1, [r7, #0]
 80166f2:	6878      	ldr	r0, [r7, #4]
 80166f4:	f000 fd07 	bl	8017106 <USBD_ClrFeature>
          break;
 80166f8:	e004      	b.n	8016704 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80166fa:	6839      	ldr	r1, [r7, #0]
 80166fc:	6878      	ldr	r0, [r7, #4]
 80166fe:	f000 fd5e 	bl	80171be <USBD_CtlError>
          break;
 8016702:	bf00      	nop
      }
      break;
 8016704:	e004      	b.n	8016710 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8016706:	6839      	ldr	r1, [r7, #0]
 8016708:	6878      	ldr	r0, [r7, #4]
 801670a:	f000 fd58 	bl	80171be <USBD_CtlError>
      break;
 801670e:	bf00      	nop
  }

  return ret;
 8016710:	7bfb      	ldrb	r3, [r7, #15]
}
 8016712:	4618      	mov	r0, r3
 8016714:	3710      	adds	r7, #16
 8016716:	46bd      	mov	sp, r7
 8016718:	bd80      	pop	{r7, pc}
 801671a:	bf00      	nop

0801671c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801671c:	b580      	push	{r7, lr}
 801671e:	b084      	sub	sp, #16
 8016720:	af00      	add	r7, sp, #0
 8016722:	6078      	str	r0, [r7, #4]
 8016724:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016726:	2300      	movs	r3, #0
 8016728:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801672a:	683b      	ldr	r3, [r7, #0]
 801672c:	781b      	ldrb	r3, [r3, #0]
 801672e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016732:	2b40      	cmp	r3, #64	; 0x40
 8016734:	d005      	beq.n	8016742 <USBD_StdItfReq+0x26>
 8016736:	2b40      	cmp	r3, #64	; 0x40
 8016738:	d852      	bhi.n	80167e0 <USBD_StdItfReq+0xc4>
 801673a:	2b00      	cmp	r3, #0
 801673c:	d001      	beq.n	8016742 <USBD_StdItfReq+0x26>
 801673e:	2b20      	cmp	r3, #32
 8016740:	d14e      	bne.n	80167e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016748:	b2db      	uxtb	r3, r3
 801674a:	3b01      	subs	r3, #1
 801674c:	2b02      	cmp	r3, #2
 801674e:	d840      	bhi.n	80167d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8016750:	683b      	ldr	r3, [r7, #0]
 8016752:	889b      	ldrh	r3, [r3, #4]
 8016754:	b2db      	uxtb	r3, r3
 8016756:	2b01      	cmp	r3, #1
 8016758:	d836      	bhi.n	80167c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801675a:	683b      	ldr	r3, [r7, #0]
 801675c:	889b      	ldrh	r3, [r3, #4]
 801675e:	b2db      	uxtb	r3, r3
 8016760:	4619      	mov	r1, r3
 8016762:	6878      	ldr	r0, [r7, #4]
 8016764:	f7ff fed9 	bl	801651a <USBD_CoreFindIF>
 8016768:	4603      	mov	r3, r0
 801676a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801676c:	7bbb      	ldrb	r3, [r7, #14]
 801676e:	2bff      	cmp	r3, #255	; 0xff
 8016770:	d01d      	beq.n	80167ae <USBD_StdItfReq+0x92>
 8016772:	7bbb      	ldrb	r3, [r7, #14]
 8016774:	2b00      	cmp	r3, #0
 8016776:	d11a      	bne.n	80167ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8016778:	7bba      	ldrb	r2, [r7, #14]
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	32ae      	adds	r2, #174	; 0xae
 801677e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016782:	689b      	ldr	r3, [r3, #8]
 8016784:	2b00      	cmp	r3, #0
 8016786:	d00f      	beq.n	80167a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8016788:	7bba      	ldrb	r2, [r7, #14]
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016790:	7bba      	ldrb	r2, [r7, #14]
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	32ae      	adds	r2, #174	; 0xae
 8016796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801679a:	689b      	ldr	r3, [r3, #8]
 801679c:	6839      	ldr	r1, [r7, #0]
 801679e:	6878      	ldr	r0, [r7, #4]
 80167a0:	4798      	blx	r3
 80167a2:	4603      	mov	r3, r0
 80167a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80167a6:	e004      	b.n	80167b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80167a8:	2303      	movs	r3, #3
 80167aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80167ac:	e001      	b.n	80167b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80167ae:	2303      	movs	r3, #3
 80167b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80167b2:	683b      	ldr	r3, [r7, #0]
 80167b4:	88db      	ldrh	r3, [r3, #6]
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	d110      	bne.n	80167dc <USBD_StdItfReq+0xc0>
 80167ba:	7bfb      	ldrb	r3, [r7, #15]
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d10d      	bne.n	80167dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80167c0:	6878      	ldr	r0, [r7, #4]
 80167c2:	f000 fdc7 	bl	8017354 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80167c6:	e009      	b.n	80167dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80167c8:	6839      	ldr	r1, [r7, #0]
 80167ca:	6878      	ldr	r0, [r7, #4]
 80167cc:	f000 fcf7 	bl	80171be <USBD_CtlError>
          break;
 80167d0:	e004      	b.n	80167dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80167d2:	6839      	ldr	r1, [r7, #0]
 80167d4:	6878      	ldr	r0, [r7, #4]
 80167d6:	f000 fcf2 	bl	80171be <USBD_CtlError>
          break;
 80167da:	e000      	b.n	80167de <USBD_StdItfReq+0xc2>
          break;
 80167dc:	bf00      	nop
      }
      break;
 80167de:	e004      	b.n	80167ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80167e0:	6839      	ldr	r1, [r7, #0]
 80167e2:	6878      	ldr	r0, [r7, #4]
 80167e4:	f000 fceb 	bl	80171be <USBD_CtlError>
      break;
 80167e8:	bf00      	nop
  }

  return ret;
 80167ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80167ec:	4618      	mov	r0, r3
 80167ee:	3710      	adds	r7, #16
 80167f0:	46bd      	mov	sp, r7
 80167f2:	bd80      	pop	{r7, pc}

080167f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80167f4:	b580      	push	{r7, lr}
 80167f6:	b084      	sub	sp, #16
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	6078      	str	r0, [r7, #4]
 80167fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80167fe:	2300      	movs	r3, #0
 8016800:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8016802:	683b      	ldr	r3, [r7, #0]
 8016804:	889b      	ldrh	r3, [r3, #4]
 8016806:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016808:	683b      	ldr	r3, [r7, #0]
 801680a:	781b      	ldrb	r3, [r3, #0]
 801680c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016810:	2b40      	cmp	r3, #64	; 0x40
 8016812:	d007      	beq.n	8016824 <USBD_StdEPReq+0x30>
 8016814:	2b40      	cmp	r3, #64	; 0x40
 8016816:	f200 817f 	bhi.w	8016b18 <USBD_StdEPReq+0x324>
 801681a:	2b00      	cmp	r3, #0
 801681c:	d02a      	beq.n	8016874 <USBD_StdEPReq+0x80>
 801681e:	2b20      	cmp	r3, #32
 8016820:	f040 817a 	bne.w	8016b18 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8016824:	7bbb      	ldrb	r3, [r7, #14]
 8016826:	4619      	mov	r1, r3
 8016828:	6878      	ldr	r0, [r7, #4]
 801682a:	f7ff fe83 	bl	8016534 <USBD_CoreFindEP>
 801682e:	4603      	mov	r3, r0
 8016830:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016832:	7b7b      	ldrb	r3, [r7, #13]
 8016834:	2bff      	cmp	r3, #255	; 0xff
 8016836:	f000 8174 	beq.w	8016b22 <USBD_StdEPReq+0x32e>
 801683a:	7b7b      	ldrb	r3, [r7, #13]
 801683c:	2b00      	cmp	r3, #0
 801683e:	f040 8170 	bne.w	8016b22 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8016842:	7b7a      	ldrb	r2, [r7, #13]
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801684a:	7b7a      	ldrb	r2, [r7, #13]
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	32ae      	adds	r2, #174	; 0xae
 8016850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016854:	689b      	ldr	r3, [r3, #8]
 8016856:	2b00      	cmp	r3, #0
 8016858:	f000 8163 	beq.w	8016b22 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801685c:	7b7a      	ldrb	r2, [r7, #13]
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	32ae      	adds	r2, #174	; 0xae
 8016862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016866:	689b      	ldr	r3, [r3, #8]
 8016868:	6839      	ldr	r1, [r7, #0]
 801686a:	6878      	ldr	r0, [r7, #4]
 801686c:	4798      	blx	r3
 801686e:	4603      	mov	r3, r0
 8016870:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016872:	e156      	b.n	8016b22 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016874:	683b      	ldr	r3, [r7, #0]
 8016876:	785b      	ldrb	r3, [r3, #1]
 8016878:	2b03      	cmp	r3, #3
 801687a:	d008      	beq.n	801688e <USBD_StdEPReq+0x9a>
 801687c:	2b03      	cmp	r3, #3
 801687e:	f300 8145 	bgt.w	8016b0c <USBD_StdEPReq+0x318>
 8016882:	2b00      	cmp	r3, #0
 8016884:	f000 809b 	beq.w	80169be <USBD_StdEPReq+0x1ca>
 8016888:	2b01      	cmp	r3, #1
 801688a:	d03c      	beq.n	8016906 <USBD_StdEPReq+0x112>
 801688c:	e13e      	b.n	8016b0c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016894:	b2db      	uxtb	r3, r3
 8016896:	2b02      	cmp	r3, #2
 8016898:	d002      	beq.n	80168a0 <USBD_StdEPReq+0xac>
 801689a:	2b03      	cmp	r3, #3
 801689c:	d016      	beq.n	80168cc <USBD_StdEPReq+0xd8>
 801689e:	e02c      	b.n	80168fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80168a0:	7bbb      	ldrb	r3, [r7, #14]
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d00d      	beq.n	80168c2 <USBD_StdEPReq+0xce>
 80168a6:	7bbb      	ldrb	r3, [r7, #14]
 80168a8:	2b80      	cmp	r3, #128	; 0x80
 80168aa:	d00a      	beq.n	80168c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80168ac:	7bbb      	ldrb	r3, [r7, #14]
 80168ae:	4619      	mov	r1, r3
 80168b0:	6878      	ldr	r0, [r7, #4]
 80168b2:	f001 f9c3 	bl	8017c3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80168b6:	2180      	movs	r1, #128	; 0x80
 80168b8:	6878      	ldr	r0, [r7, #4]
 80168ba:	f001 f9bf 	bl	8017c3c <USBD_LL_StallEP>
 80168be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80168c0:	e020      	b.n	8016904 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80168c2:	6839      	ldr	r1, [r7, #0]
 80168c4:	6878      	ldr	r0, [r7, #4]
 80168c6:	f000 fc7a 	bl	80171be <USBD_CtlError>
              break;
 80168ca:	e01b      	b.n	8016904 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80168cc:	683b      	ldr	r3, [r7, #0]
 80168ce:	885b      	ldrh	r3, [r3, #2]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d10e      	bne.n	80168f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80168d4:	7bbb      	ldrb	r3, [r7, #14]
 80168d6:	2b00      	cmp	r3, #0
 80168d8:	d00b      	beq.n	80168f2 <USBD_StdEPReq+0xfe>
 80168da:	7bbb      	ldrb	r3, [r7, #14]
 80168dc:	2b80      	cmp	r3, #128	; 0x80
 80168de:	d008      	beq.n	80168f2 <USBD_StdEPReq+0xfe>
 80168e0:	683b      	ldr	r3, [r7, #0]
 80168e2:	88db      	ldrh	r3, [r3, #6]
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d104      	bne.n	80168f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80168e8:	7bbb      	ldrb	r3, [r7, #14]
 80168ea:	4619      	mov	r1, r3
 80168ec:	6878      	ldr	r0, [r7, #4]
 80168ee:	f001 f9a5 	bl	8017c3c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80168f2:	6878      	ldr	r0, [r7, #4]
 80168f4:	f000 fd2e 	bl	8017354 <USBD_CtlSendStatus>

              break;
 80168f8:	e004      	b.n	8016904 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80168fa:	6839      	ldr	r1, [r7, #0]
 80168fc:	6878      	ldr	r0, [r7, #4]
 80168fe:	f000 fc5e 	bl	80171be <USBD_CtlError>
              break;
 8016902:	bf00      	nop
          }
          break;
 8016904:	e107      	b.n	8016b16 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801690c:	b2db      	uxtb	r3, r3
 801690e:	2b02      	cmp	r3, #2
 8016910:	d002      	beq.n	8016918 <USBD_StdEPReq+0x124>
 8016912:	2b03      	cmp	r3, #3
 8016914:	d016      	beq.n	8016944 <USBD_StdEPReq+0x150>
 8016916:	e04b      	b.n	80169b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016918:	7bbb      	ldrb	r3, [r7, #14]
 801691a:	2b00      	cmp	r3, #0
 801691c:	d00d      	beq.n	801693a <USBD_StdEPReq+0x146>
 801691e:	7bbb      	ldrb	r3, [r7, #14]
 8016920:	2b80      	cmp	r3, #128	; 0x80
 8016922:	d00a      	beq.n	801693a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016924:	7bbb      	ldrb	r3, [r7, #14]
 8016926:	4619      	mov	r1, r3
 8016928:	6878      	ldr	r0, [r7, #4]
 801692a:	f001 f987 	bl	8017c3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801692e:	2180      	movs	r1, #128	; 0x80
 8016930:	6878      	ldr	r0, [r7, #4]
 8016932:	f001 f983 	bl	8017c3c <USBD_LL_StallEP>
 8016936:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016938:	e040      	b.n	80169bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801693a:	6839      	ldr	r1, [r7, #0]
 801693c:	6878      	ldr	r0, [r7, #4]
 801693e:	f000 fc3e 	bl	80171be <USBD_CtlError>
              break;
 8016942:	e03b      	b.n	80169bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016944:	683b      	ldr	r3, [r7, #0]
 8016946:	885b      	ldrh	r3, [r3, #2]
 8016948:	2b00      	cmp	r3, #0
 801694a:	d136      	bne.n	80169ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801694c:	7bbb      	ldrb	r3, [r7, #14]
 801694e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016952:	2b00      	cmp	r3, #0
 8016954:	d004      	beq.n	8016960 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8016956:	7bbb      	ldrb	r3, [r7, #14]
 8016958:	4619      	mov	r1, r3
 801695a:	6878      	ldr	r0, [r7, #4]
 801695c:	f001 f98d 	bl	8017c7a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016960:	6878      	ldr	r0, [r7, #4]
 8016962:	f000 fcf7 	bl	8017354 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8016966:	7bbb      	ldrb	r3, [r7, #14]
 8016968:	4619      	mov	r1, r3
 801696a:	6878      	ldr	r0, [r7, #4]
 801696c:	f7ff fde2 	bl	8016534 <USBD_CoreFindEP>
 8016970:	4603      	mov	r3, r0
 8016972:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016974:	7b7b      	ldrb	r3, [r7, #13]
 8016976:	2bff      	cmp	r3, #255	; 0xff
 8016978:	d01f      	beq.n	80169ba <USBD_StdEPReq+0x1c6>
 801697a:	7b7b      	ldrb	r3, [r7, #13]
 801697c:	2b00      	cmp	r3, #0
 801697e:	d11c      	bne.n	80169ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016980:	7b7a      	ldrb	r2, [r7, #13]
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8016988:	7b7a      	ldrb	r2, [r7, #13]
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	32ae      	adds	r2, #174	; 0xae
 801698e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016992:	689b      	ldr	r3, [r3, #8]
 8016994:	2b00      	cmp	r3, #0
 8016996:	d010      	beq.n	80169ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016998:	7b7a      	ldrb	r2, [r7, #13]
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	32ae      	adds	r2, #174	; 0xae
 801699e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80169a2:	689b      	ldr	r3, [r3, #8]
 80169a4:	6839      	ldr	r1, [r7, #0]
 80169a6:	6878      	ldr	r0, [r7, #4]
 80169a8:	4798      	blx	r3
 80169aa:	4603      	mov	r3, r0
 80169ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80169ae:	e004      	b.n	80169ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80169b0:	6839      	ldr	r1, [r7, #0]
 80169b2:	6878      	ldr	r0, [r7, #4]
 80169b4:	f000 fc03 	bl	80171be <USBD_CtlError>
              break;
 80169b8:	e000      	b.n	80169bc <USBD_StdEPReq+0x1c8>
              break;
 80169ba:	bf00      	nop
          }
          break;
 80169bc:	e0ab      	b.n	8016b16 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80169c4:	b2db      	uxtb	r3, r3
 80169c6:	2b02      	cmp	r3, #2
 80169c8:	d002      	beq.n	80169d0 <USBD_StdEPReq+0x1dc>
 80169ca:	2b03      	cmp	r3, #3
 80169cc:	d032      	beq.n	8016a34 <USBD_StdEPReq+0x240>
 80169ce:	e097      	b.n	8016b00 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80169d0:	7bbb      	ldrb	r3, [r7, #14]
 80169d2:	2b00      	cmp	r3, #0
 80169d4:	d007      	beq.n	80169e6 <USBD_StdEPReq+0x1f2>
 80169d6:	7bbb      	ldrb	r3, [r7, #14]
 80169d8:	2b80      	cmp	r3, #128	; 0x80
 80169da:	d004      	beq.n	80169e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80169dc:	6839      	ldr	r1, [r7, #0]
 80169de:	6878      	ldr	r0, [r7, #4]
 80169e0:	f000 fbed 	bl	80171be <USBD_CtlError>
                break;
 80169e4:	e091      	b.n	8016b0a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80169e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	da0b      	bge.n	8016a06 <USBD_StdEPReq+0x212>
 80169ee:	7bbb      	ldrb	r3, [r7, #14]
 80169f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80169f4:	4613      	mov	r3, r2
 80169f6:	009b      	lsls	r3, r3, #2
 80169f8:	4413      	add	r3, r2
 80169fa:	009b      	lsls	r3, r3, #2
 80169fc:	3310      	adds	r3, #16
 80169fe:	687a      	ldr	r2, [r7, #4]
 8016a00:	4413      	add	r3, r2
 8016a02:	3304      	adds	r3, #4
 8016a04:	e00b      	b.n	8016a1e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016a06:	7bbb      	ldrb	r3, [r7, #14]
 8016a08:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016a0c:	4613      	mov	r3, r2
 8016a0e:	009b      	lsls	r3, r3, #2
 8016a10:	4413      	add	r3, r2
 8016a12:	009b      	lsls	r3, r3, #2
 8016a14:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016a18:	687a      	ldr	r2, [r7, #4]
 8016a1a:	4413      	add	r3, r2
 8016a1c:	3304      	adds	r3, #4
 8016a1e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016a20:	68bb      	ldr	r3, [r7, #8]
 8016a22:	2200      	movs	r2, #0
 8016a24:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016a26:	68bb      	ldr	r3, [r7, #8]
 8016a28:	2202      	movs	r2, #2
 8016a2a:	4619      	mov	r1, r3
 8016a2c:	6878      	ldr	r0, [r7, #4]
 8016a2e:	f000 fc37 	bl	80172a0 <USBD_CtlSendData>
              break;
 8016a32:	e06a      	b.n	8016b0a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016a34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	da11      	bge.n	8016a60 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016a3c:	7bbb      	ldrb	r3, [r7, #14]
 8016a3e:	f003 020f 	and.w	r2, r3, #15
 8016a42:	6879      	ldr	r1, [r7, #4]
 8016a44:	4613      	mov	r3, r2
 8016a46:	009b      	lsls	r3, r3, #2
 8016a48:	4413      	add	r3, r2
 8016a4a:	009b      	lsls	r3, r3, #2
 8016a4c:	440b      	add	r3, r1
 8016a4e:	3324      	adds	r3, #36	; 0x24
 8016a50:	881b      	ldrh	r3, [r3, #0]
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d117      	bne.n	8016a86 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016a56:	6839      	ldr	r1, [r7, #0]
 8016a58:	6878      	ldr	r0, [r7, #4]
 8016a5a:	f000 fbb0 	bl	80171be <USBD_CtlError>
                  break;
 8016a5e:	e054      	b.n	8016b0a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016a60:	7bbb      	ldrb	r3, [r7, #14]
 8016a62:	f003 020f 	and.w	r2, r3, #15
 8016a66:	6879      	ldr	r1, [r7, #4]
 8016a68:	4613      	mov	r3, r2
 8016a6a:	009b      	lsls	r3, r3, #2
 8016a6c:	4413      	add	r3, r2
 8016a6e:	009b      	lsls	r3, r3, #2
 8016a70:	440b      	add	r3, r1
 8016a72:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8016a76:	881b      	ldrh	r3, [r3, #0]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d104      	bne.n	8016a86 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016a7c:	6839      	ldr	r1, [r7, #0]
 8016a7e:	6878      	ldr	r0, [r7, #4]
 8016a80:	f000 fb9d 	bl	80171be <USBD_CtlError>
                  break;
 8016a84:	e041      	b.n	8016b0a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016a86:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016a8a:	2b00      	cmp	r3, #0
 8016a8c:	da0b      	bge.n	8016aa6 <USBD_StdEPReq+0x2b2>
 8016a8e:	7bbb      	ldrb	r3, [r7, #14]
 8016a90:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016a94:	4613      	mov	r3, r2
 8016a96:	009b      	lsls	r3, r3, #2
 8016a98:	4413      	add	r3, r2
 8016a9a:	009b      	lsls	r3, r3, #2
 8016a9c:	3310      	adds	r3, #16
 8016a9e:	687a      	ldr	r2, [r7, #4]
 8016aa0:	4413      	add	r3, r2
 8016aa2:	3304      	adds	r3, #4
 8016aa4:	e00b      	b.n	8016abe <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016aa6:	7bbb      	ldrb	r3, [r7, #14]
 8016aa8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016aac:	4613      	mov	r3, r2
 8016aae:	009b      	lsls	r3, r3, #2
 8016ab0:	4413      	add	r3, r2
 8016ab2:	009b      	lsls	r3, r3, #2
 8016ab4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016ab8:	687a      	ldr	r2, [r7, #4]
 8016aba:	4413      	add	r3, r2
 8016abc:	3304      	adds	r3, #4
 8016abe:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016ac0:	7bbb      	ldrb	r3, [r7, #14]
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d002      	beq.n	8016acc <USBD_StdEPReq+0x2d8>
 8016ac6:	7bbb      	ldrb	r3, [r7, #14]
 8016ac8:	2b80      	cmp	r3, #128	; 0x80
 8016aca:	d103      	bne.n	8016ad4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016acc:	68bb      	ldr	r3, [r7, #8]
 8016ace:	2200      	movs	r2, #0
 8016ad0:	601a      	str	r2, [r3, #0]
 8016ad2:	e00e      	b.n	8016af2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016ad4:	7bbb      	ldrb	r3, [r7, #14]
 8016ad6:	4619      	mov	r1, r3
 8016ad8:	6878      	ldr	r0, [r7, #4]
 8016ada:	f001 f8ed 	bl	8017cb8 <USBD_LL_IsStallEP>
 8016ade:	4603      	mov	r3, r0
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d003      	beq.n	8016aec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016ae4:	68bb      	ldr	r3, [r7, #8]
 8016ae6:	2201      	movs	r2, #1
 8016ae8:	601a      	str	r2, [r3, #0]
 8016aea:	e002      	b.n	8016af2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016aec:	68bb      	ldr	r3, [r7, #8]
 8016aee:	2200      	movs	r2, #0
 8016af0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016af2:	68bb      	ldr	r3, [r7, #8]
 8016af4:	2202      	movs	r2, #2
 8016af6:	4619      	mov	r1, r3
 8016af8:	6878      	ldr	r0, [r7, #4]
 8016afa:	f000 fbd1 	bl	80172a0 <USBD_CtlSendData>
              break;
 8016afe:	e004      	b.n	8016b0a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016b00:	6839      	ldr	r1, [r7, #0]
 8016b02:	6878      	ldr	r0, [r7, #4]
 8016b04:	f000 fb5b 	bl	80171be <USBD_CtlError>
              break;
 8016b08:	bf00      	nop
          }
          break;
 8016b0a:	e004      	b.n	8016b16 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016b0c:	6839      	ldr	r1, [r7, #0]
 8016b0e:	6878      	ldr	r0, [r7, #4]
 8016b10:	f000 fb55 	bl	80171be <USBD_CtlError>
          break;
 8016b14:	bf00      	nop
      }
      break;
 8016b16:	e005      	b.n	8016b24 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016b18:	6839      	ldr	r1, [r7, #0]
 8016b1a:	6878      	ldr	r0, [r7, #4]
 8016b1c:	f000 fb4f 	bl	80171be <USBD_CtlError>
      break;
 8016b20:	e000      	b.n	8016b24 <USBD_StdEPReq+0x330>
      break;
 8016b22:	bf00      	nop
  }

  return ret;
 8016b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8016b26:	4618      	mov	r0, r3
 8016b28:	3710      	adds	r7, #16
 8016b2a:	46bd      	mov	sp, r7
 8016b2c:	bd80      	pop	{r7, pc}
	...

08016b30 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016b30:	b580      	push	{r7, lr}
 8016b32:	b084      	sub	sp, #16
 8016b34:	af00      	add	r7, sp, #0
 8016b36:	6078      	str	r0, [r7, #4]
 8016b38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016b3a:	2300      	movs	r3, #0
 8016b3c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016b3e:	2300      	movs	r3, #0
 8016b40:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016b42:	2300      	movs	r3, #0
 8016b44:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016b46:	683b      	ldr	r3, [r7, #0]
 8016b48:	885b      	ldrh	r3, [r3, #2]
 8016b4a:	0a1b      	lsrs	r3, r3, #8
 8016b4c:	b29b      	uxth	r3, r3
 8016b4e:	3b01      	subs	r3, #1
 8016b50:	2b06      	cmp	r3, #6
 8016b52:	f200 8128 	bhi.w	8016da6 <USBD_GetDescriptor+0x276>
 8016b56:	a201      	add	r2, pc, #4	; (adr r2, 8016b5c <USBD_GetDescriptor+0x2c>)
 8016b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b5c:	08016b79 	.word	0x08016b79
 8016b60:	08016b91 	.word	0x08016b91
 8016b64:	08016bd1 	.word	0x08016bd1
 8016b68:	08016da7 	.word	0x08016da7
 8016b6c:	08016da7 	.word	0x08016da7
 8016b70:	08016d47 	.word	0x08016d47
 8016b74:	08016d73 	.word	0x08016d73
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	687a      	ldr	r2, [r7, #4]
 8016b82:	7c12      	ldrb	r2, [r2, #16]
 8016b84:	f107 0108 	add.w	r1, r7, #8
 8016b88:	4610      	mov	r0, r2
 8016b8a:	4798      	blx	r3
 8016b8c:	60f8      	str	r0, [r7, #12]
      break;
 8016b8e:	e112      	b.n	8016db6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016b90:	687b      	ldr	r3, [r7, #4]
 8016b92:	7c1b      	ldrb	r3, [r3, #16]
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d10d      	bne.n	8016bb4 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016ba0:	f107 0208 	add.w	r2, r7, #8
 8016ba4:	4610      	mov	r0, r2
 8016ba6:	4798      	blx	r3
 8016ba8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016baa:	68fb      	ldr	r3, [r7, #12]
 8016bac:	3301      	adds	r3, #1
 8016bae:	2202      	movs	r2, #2
 8016bb0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016bb2:	e100      	b.n	8016db6 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016bbc:	f107 0208 	add.w	r2, r7, #8
 8016bc0:	4610      	mov	r0, r2
 8016bc2:	4798      	blx	r3
 8016bc4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016bc6:	68fb      	ldr	r3, [r7, #12]
 8016bc8:	3301      	adds	r3, #1
 8016bca:	2202      	movs	r2, #2
 8016bcc:	701a      	strb	r2, [r3, #0]
      break;
 8016bce:	e0f2      	b.n	8016db6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016bd0:	683b      	ldr	r3, [r7, #0]
 8016bd2:	885b      	ldrh	r3, [r3, #2]
 8016bd4:	b2db      	uxtb	r3, r3
 8016bd6:	2b05      	cmp	r3, #5
 8016bd8:	f200 80ac 	bhi.w	8016d34 <USBD_GetDescriptor+0x204>
 8016bdc:	a201      	add	r2, pc, #4	; (adr r2, 8016be4 <USBD_GetDescriptor+0xb4>)
 8016bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016be2:	bf00      	nop
 8016be4:	08016bfd 	.word	0x08016bfd
 8016be8:	08016c31 	.word	0x08016c31
 8016bec:	08016c65 	.word	0x08016c65
 8016bf0:	08016c99 	.word	0x08016c99
 8016bf4:	08016ccd 	.word	0x08016ccd
 8016bf8:	08016d01 	.word	0x08016d01
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c02:	685b      	ldr	r3, [r3, #4]
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d00b      	beq.n	8016c20 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c0e:	685b      	ldr	r3, [r3, #4]
 8016c10:	687a      	ldr	r2, [r7, #4]
 8016c12:	7c12      	ldrb	r2, [r2, #16]
 8016c14:	f107 0108 	add.w	r1, r7, #8
 8016c18:	4610      	mov	r0, r2
 8016c1a:	4798      	blx	r3
 8016c1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c1e:	e091      	b.n	8016d44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016c20:	6839      	ldr	r1, [r7, #0]
 8016c22:	6878      	ldr	r0, [r7, #4]
 8016c24:	f000 facb 	bl	80171be <USBD_CtlError>
            err++;
 8016c28:	7afb      	ldrb	r3, [r7, #11]
 8016c2a:	3301      	adds	r3, #1
 8016c2c:	72fb      	strb	r3, [r7, #11]
          break;
 8016c2e:	e089      	b.n	8016d44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c36:	689b      	ldr	r3, [r3, #8]
 8016c38:	2b00      	cmp	r3, #0
 8016c3a:	d00b      	beq.n	8016c54 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c42:	689b      	ldr	r3, [r3, #8]
 8016c44:	687a      	ldr	r2, [r7, #4]
 8016c46:	7c12      	ldrb	r2, [r2, #16]
 8016c48:	f107 0108 	add.w	r1, r7, #8
 8016c4c:	4610      	mov	r0, r2
 8016c4e:	4798      	blx	r3
 8016c50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c52:	e077      	b.n	8016d44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016c54:	6839      	ldr	r1, [r7, #0]
 8016c56:	6878      	ldr	r0, [r7, #4]
 8016c58:	f000 fab1 	bl	80171be <USBD_CtlError>
            err++;
 8016c5c:	7afb      	ldrb	r3, [r7, #11]
 8016c5e:	3301      	adds	r3, #1
 8016c60:	72fb      	strb	r3, [r7, #11]
          break;
 8016c62:	e06f      	b.n	8016d44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c6a:	68db      	ldr	r3, [r3, #12]
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	d00b      	beq.n	8016c88 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016c70:	687b      	ldr	r3, [r7, #4]
 8016c72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c76:	68db      	ldr	r3, [r3, #12]
 8016c78:	687a      	ldr	r2, [r7, #4]
 8016c7a:	7c12      	ldrb	r2, [r2, #16]
 8016c7c:	f107 0108 	add.w	r1, r7, #8
 8016c80:	4610      	mov	r0, r2
 8016c82:	4798      	blx	r3
 8016c84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c86:	e05d      	b.n	8016d44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016c88:	6839      	ldr	r1, [r7, #0]
 8016c8a:	6878      	ldr	r0, [r7, #4]
 8016c8c:	f000 fa97 	bl	80171be <USBD_CtlError>
            err++;
 8016c90:	7afb      	ldrb	r3, [r7, #11]
 8016c92:	3301      	adds	r3, #1
 8016c94:	72fb      	strb	r3, [r7, #11]
          break;
 8016c96:	e055      	b.n	8016d44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c9e:	691b      	ldr	r3, [r3, #16]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d00b      	beq.n	8016cbc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016caa:	691b      	ldr	r3, [r3, #16]
 8016cac:	687a      	ldr	r2, [r7, #4]
 8016cae:	7c12      	ldrb	r2, [r2, #16]
 8016cb0:	f107 0108 	add.w	r1, r7, #8
 8016cb4:	4610      	mov	r0, r2
 8016cb6:	4798      	blx	r3
 8016cb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016cba:	e043      	b.n	8016d44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016cbc:	6839      	ldr	r1, [r7, #0]
 8016cbe:	6878      	ldr	r0, [r7, #4]
 8016cc0:	f000 fa7d 	bl	80171be <USBD_CtlError>
            err++;
 8016cc4:	7afb      	ldrb	r3, [r7, #11]
 8016cc6:	3301      	adds	r3, #1
 8016cc8:	72fb      	strb	r3, [r7, #11]
          break;
 8016cca:	e03b      	b.n	8016d44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016cd2:	695b      	ldr	r3, [r3, #20]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d00b      	beq.n	8016cf0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016cde:	695b      	ldr	r3, [r3, #20]
 8016ce0:	687a      	ldr	r2, [r7, #4]
 8016ce2:	7c12      	ldrb	r2, [r2, #16]
 8016ce4:	f107 0108 	add.w	r1, r7, #8
 8016ce8:	4610      	mov	r0, r2
 8016cea:	4798      	blx	r3
 8016cec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016cee:	e029      	b.n	8016d44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016cf0:	6839      	ldr	r1, [r7, #0]
 8016cf2:	6878      	ldr	r0, [r7, #4]
 8016cf4:	f000 fa63 	bl	80171be <USBD_CtlError>
            err++;
 8016cf8:	7afb      	ldrb	r3, [r7, #11]
 8016cfa:	3301      	adds	r3, #1
 8016cfc:	72fb      	strb	r3, [r7, #11]
          break;
 8016cfe:	e021      	b.n	8016d44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d06:	699b      	ldr	r3, [r3, #24]
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d00b      	beq.n	8016d24 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016d0c:	687b      	ldr	r3, [r7, #4]
 8016d0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d12:	699b      	ldr	r3, [r3, #24]
 8016d14:	687a      	ldr	r2, [r7, #4]
 8016d16:	7c12      	ldrb	r2, [r2, #16]
 8016d18:	f107 0108 	add.w	r1, r7, #8
 8016d1c:	4610      	mov	r0, r2
 8016d1e:	4798      	blx	r3
 8016d20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016d22:	e00f      	b.n	8016d44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016d24:	6839      	ldr	r1, [r7, #0]
 8016d26:	6878      	ldr	r0, [r7, #4]
 8016d28:	f000 fa49 	bl	80171be <USBD_CtlError>
            err++;
 8016d2c:	7afb      	ldrb	r3, [r7, #11]
 8016d2e:	3301      	adds	r3, #1
 8016d30:	72fb      	strb	r3, [r7, #11]
          break;
 8016d32:	e007      	b.n	8016d44 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8016d34:	6839      	ldr	r1, [r7, #0]
 8016d36:	6878      	ldr	r0, [r7, #4]
 8016d38:	f000 fa41 	bl	80171be <USBD_CtlError>
          err++;
 8016d3c:	7afb      	ldrb	r3, [r7, #11]
 8016d3e:	3301      	adds	r3, #1
 8016d40:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8016d42:	bf00      	nop
      }
      break;
 8016d44:	e037      	b.n	8016db6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	7c1b      	ldrb	r3, [r3, #16]
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d109      	bne.n	8016d62 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016d56:	f107 0208 	add.w	r2, r7, #8
 8016d5a:	4610      	mov	r0, r2
 8016d5c:	4798      	blx	r3
 8016d5e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016d60:	e029      	b.n	8016db6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8016d62:	6839      	ldr	r1, [r7, #0]
 8016d64:	6878      	ldr	r0, [r7, #4]
 8016d66:	f000 fa2a 	bl	80171be <USBD_CtlError>
        err++;
 8016d6a:	7afb      	ldrb	r3, [r7, #11]
 8016d6c:	3301      	adds	r3, #1
 8016d6e:	72fb      	strb	r3, [r7, #11]
      break;
 8016d70:	e021      	b.n	8016db6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	7c1b      	ldrb	r3, [r3, #16]
 8016d76:	2b00      	cmp	r3, #0
 8016d78:	d10d      	bne.n	8016d96 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016d82:	f107 0208 	add.w	r2, r7, #8
 8016d86:	4610      	mov	r0, r2
 8016d88:	4798      	blx	r3
 8016d8a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	3301      	adds	r3, #1
 8016d90:	2207      	movs	r2, #7
 8016d92:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016d94:	e00f      	b.n	8016db6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8016d96:	6839      	ldr	r1, [r7, #0]
 8016d98:	6878      	ldr	r0, [r7, #4]
 8016d9a:	f000 fa10 	bl	80171be <USBD_CtlError>
        err++;
 8016d9e:	7afb      	ldrb	r3, [r7, #11]
 8016da0:	3301      	adds	r3, #1
 8016da2:	72fb      	strb	r3, [r7, #11]
      break;
 8016da4:	e007      	b.n	8016db6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8016da6:	6839      	ldr	r1, [r7, #0]
 8016da8:	6878      	ldr	r0, [r7, #4]
 8016daa:	f000 fa08 	bl	80171be <USBD_CtlError>
      err++;
 8016dae:	7afb      	ldrb	r3, [r7, #11]
 8016db0:	3301      	adds	r3, #1
 8016db2:	72fb      	strb	r3, [r7, #11]
      break;
 8016db4:	bf00      	nop
  }

  if (err != 0U)
 8016db6:	7afb      	ldrb	r3, [r7, #11]
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d11e      	bne.n	8016dfa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8016dbc:	683b      	ldr	r3, [r7, #0]
 8016dbe:	88db      	ldrh	r3, [r3, #6]
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d016      	beq.n	8016df2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8016dc4:	893b      	ldrh	r3, [r7, #8]
 8016dc6:	2b00      	cmp	r3, #0
 8016dc8:	d00e      	beq.n	8016de8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8016dca:	683b      	ldr	r3, [r7, #0]
 8016dcc:	88da      	ldrh	r2, [r3, #6]
 8016dce:	893b      	ldrh	r3, [r7, #8]
 8016dd0:	4293      	cmp	r3, r2
 8016dd2:	bf28      	it	cs
 8016dd4:	4613      	movcs	r3, r2
 8016dd6:	b29b      	uxth	r3, r3
 8016dd8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8016dda:	893b      	ldrh	r3, [r7, #8]
 8016ddc:	461a      	mov	r2, r3
 8016dde:	68f9      	ldr	r1, [r7, #12]
 8016de0:	6878      	ldr	r0, [r7, #4]
 8016de2:	f000 fa5d 	bl	80172a0 <USBD_CtlSendData>
 8016de6:	e009      	b.n	8016dfc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8016de8:	6839      	ldr	r1, [r7, #0]
 8016dea:	6878      	ldr	r0, [r7, #4]
 8016dec:	f000 f9e7 	bl	80171be <USBD_CtlError>
 8016df0:	e004      	b.n	8016dfc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016df2:	6878      	ldr	r0, [r7, #4]
 8016df4:	f000 faae 	bl	8017354 <USBD_CtlSendStatus>
 8016df8:	e000      	b.n	8016dfc <USBD_GetDescriptor+0x2cc>
    return;
 8016dfa:	bf00      	nop
  }
}
 8016dfc:	3710      	adds	r7, #16
 8016dfe:	46bd      	mov	sp, r7
 8016e00:	bd80      	pop	{r7, pc}
 8016e02:	bf00      	nop

08016e04 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016e04:	b580      	push	{r7, lr}
 8016e06:	b084      	sub	sp, #16
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	6078      	str	r0, [r7, #4]
 8016e0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8016e0e:	683b      	ldr	r3, [r7, #0]
 8016e10:	889b      	ldrh	r3, [r3, #4]
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d131      	bne.n	8016e7a <USBD_SetAddress+0x76>
 8016e16:	683b      	ldr	r3, [r7, #0]
 8016e18:	88db      	ldrh	r3, [r3, #6]
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	d12d      	bne.n	8016e7a <USBD_SetAddress+0x76>
 8016e1e:	683b      	ldr	r3, [r7, #0]
 8016e20:	885b      	ldrh	r3, [r3, #2]
 8016e22:	2b7f      	cmp	r3, #127	; 0x7f
 8016e24:	d829      	bhi.n	8016e7a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016e26:	683b      	ldr	r3, [r7, #0]
 8016e28:	885b      	ldrh	r3, [r3, #2]
 8016e2a:	b2db      	uxtb	r3, r3
 8016e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016e30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016e38:	b2db      	uxtb	r3, r3
 8016e3a:	2b03      	cmp	r3, #3
 8016e3c:	d104      	bne.n	8016e48 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8016e3e:	6839      	ldr	r1, [r7, #0]
 8016e40:	6878      	ldr	r0, [r7, #4]
 8016e42:	f000 f9bc 	bl	80171be <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e46:	e01d      	b.n	8016e84 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	7bfa      	ldrb	r2, [r7, #15]
 8016e4c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8016e50:	7bfb      	ldrb	r3, [r7, #15]
 8016e52:	4619      	mov	r1, r3
 8016e54:	6878      	ldr	r0, [r7, #4]
 8016e56:	f000 ff5b 	bl	8017d10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016e5a:	6878      	ldr	r0, [r7, #4]
 8016e5c:	f000 fa7a 	bl	8017354 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8016e60:	7bfb      	ldrb	r3, [r7, #15]
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	d004      	beq.n	8016e70 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	2202      	movs	r2, #2
 8016e6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e6e:	e009      	b.n	8016e84 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	2201      	movs	r2, #1
 8016e74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e78:	e004      	b.n	8016e84 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016e7a:	6839      	ldr	r1, [r7, #0]
 8016e7c:	6878      	ldr	r0, [r7, #4]
 8016e7e:	f000 f99e 	bl	80171be <USBD_CtlError>
  }
}
 8016e82:	bf00      	nop
 8016e84:	bf00      	nop
 8016e86:	3710      	adds	r7, #16
 8016e88:	46bd      	mov	sp, r7
 8016e8a:	bd80      	pop	{r7, pc}

08016e8c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016e8c:	b580      	push	{r7, lr}
 8016e8e:	b084      	sub	sp, #16
 8016e90:	af00      	add	r7, sp, #0
 8016e92:	6078      	str	r0, [r7, #4]
 8016e94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016e96:	2300      	movs	r3, #0
 8016e98:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016e9a:	683b      	ldr	r3, [r7, #0]
 8016e9c:	885b      	ldrh	r3, [r3, #2]
 8016e9e:	b2da      	uxtb	r2, r3
 8016ea0:	4b4e      	ldr	r3, [pc, #312]	; (8016fdc <USBD_SetConfig+0x150>)
 8016ea2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016ea4:	4b4d      	ldr	r3, [pc, #308]	; (8016fdc <USBD_SetConfig+0x150>)
 8016ea6:	781b      	ldrb	r3, [r3, #0]
 8016ea8:	2b01      	cmp	r3, #1
 8016eaa:	d905      	bls.n	8016eb8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016eac:	6839      	ldr	r1, [r7, #0]
 8016eae:	6878      	ldr	r0, [r7, #4]
 8016eb0:	f000 f985 	bl	80171be <USBD_CtlError>
    return USBD_FAIL;
 8016eb4:	2303      	movs	r3, #3
 8016eb6:	e08c      	b.n	8016fd2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016ebe:	b2db      	uxtb	r3, r3
 8016ec0:	2b02      	cmp	r3, #2
 8016ec2:	d002      	beq.n	8016eca <USBD_SetConfig+0x3e>
 8016ec4:	2b03      	cmp	r3, #3
 8016ec6:	d029      	beq.n	8016f1c <USBD_SetConfig+0x90>
 8016ec8:	e075      	b.n	8016fb6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016eca:	4b44      	ldr	r3, [pc, #272]	; (8016fdc <USBD_SetConfig+0x150>)
 8016ecc:	781b      	ldrb	r3, [r3, #0]
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	d020      	beq.n	8016f14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016ed2:	4b42      	ldr	r3, [pc, #264]	; (8016fdc <USBD_SetConfig+0x150>)
 8016ed4:	781b      	ldrb	r3, [r3, #0]
 8016ed6:	461a      	mov	r2, r3
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016edc:	4b3f      	ldr	r3, [pc, #252]	; (8016fdc <USBD_SetConfig+0x150>)
 8016ede:	781b      	ldrb	r3, [r3, #0]
 8016ee0:	4619      	mov	r1, r3
 8016ee2:	6878      	ldr	r0, [r7, #4]
 8016ee4:	f7fe ffe1 	bl	8015eaa <USBD_SetClassConfig>
 8016ee8:	4603      	mov	r3, r0
 8016eea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016eec:	7bfb      	ldrb	r3, [r7, #15]
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	d008      	beq.n	8016f04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016ef2:	6839      	ldr	r1, [r7, #0]
 8016ef4:	6878      	ldr	r0, [r7, #4]
 8016ef6:	f000 f962 	bl	80171be <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	2202      	movs	r2, #2
 8016efe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016f02:	e065      	b.n	8016fd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016f04:	6878      	ldr	r0, [r7, #4]
 8016f06:	f000 fa25 	bl	8017354 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	2203      	movs	r2, #3
 8016f0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8016f12:	e05d      	b.n	8016fd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016f14:	6878      	ldr	r0, [r7, #4]
 8016f16:	f000 fa1d 	bl	8017354 <USBD_CtlSendStatus>
      break;
 8016f1a:	e059      	b.n	8016fd0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016f1c:	4b2f      	ldr	r3, [pc, #188]	; (8016fdc <USBD_SetConfig+0x150>)
 8016f1e:	781b      	ldrb	r3, [r3, #0]
 8016f20:	2b00      	cmp	r3, #0
 8016f22:	d112      	bne.n	8016f4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	2202      	movs	r2, #2
 8016f28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8016f2c:	4b2b      	ldr	r3, [pc, #172]	; (8016fdc <USBD_SetConfig+0x150>)
 8016f2e:	781b      	ldrb	r3, [r3, #0]
 8016f30:	461a      	mov	r2, r3
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016f36:	4b29      	ldr	r3, [pc, #164]	; (8016fdc <USBD_SetConfig+0x150>)
 8016f38:	781b      	ldrb	r3, [r3, #0]
 8016f3a:	4619      	mov	r1, r3
 8016f3c:	6878      	ldr	r0, [r7, #4]
 8016f3e:	f7fe ffd0 	bl	8015ee2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8016f42:	6878      	ldr	r0, [r7, #4]
 8016f44:	f000 fa06 	bl	8017354 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016f48:	e042      	b.n	8016fd0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8016f4a:	4b24      	ldr	r3, [pc, #144]	; (8016fdc <USBD_SetConfig+0x150>)
 8016f4c:	781b      	ldrb	r3, [r3, #0]
 8016f4e:	461a      	mov	r2, r3
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	685b      	ldr	r3, [r3, #4]
 8016f54:	429a      	cmp	r2, r3
 8016f56:	d02a      	beq.n	8016fae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	685b      	ldr	r3, [r3, #4]
 8016f5c:	b2db      	uxtb	r3, r3
 8016f5e:	4619      	mov	r1, r3
 8016f60:	6878      	ldr	r0, [r7, #4]
 8016f62:	f7fe ffbe 	bl	8015ee2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8016f66:	4b1d      	ldr	r3, [pc, #116]	; (8016fdc <USBD_SetConfig+0x150>)
 8016f68:	781b      	ldrb	r3, [r3, #0]
 8016f6a:	461a      	mov	r2, r3
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016f70:	4b1a      	ldr	r3, [pc, #104]	; (8016fdc <USBD_SetConfig+0x150>)
 8016f72:	781b      	ldrb	r3, [r3, #0]
 8016f74:	4619      	mov	r1, r3
 8016f76:	6878      	ldr	r0, [r7, #4]
 8016f78:	f7fe ff97 	bl	8015eaa <USBD_SetClassConfig>
 8016f7c:	4603      	mov	r3, r0
 8016f7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016f80:	7bfb      	ldrb	r3, [r7, #15]
 8016f82:	2b00      	cmp	r3, #0
 8016f84:	d00f      	beq.n	8016fa6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016f86:	6839      	ldr	r1, [r7, #0]
 8016f88:	6878      	ldr	r0, [r7, #4]
 8016f8a:	f000 f918 	bl	80171be <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	685b      	ldr	r3, [r3, #4]
 8016f92:	b2db      	uxtb	r3, r3
 8016f94:	4619      	mov	r1, r3
 8016f96:	6878      	ldr	r0, [r7, #4]
 8016f98:	f7fe ffa3 	bl	8015ee2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f9c:	687b      	ldr	r3, [r7, #4]
 8016f9e:	2202      	movs	r2, #2
 8016fa0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8016fa4:	e014      	b.n	8016fd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016fa6:	6878      	ldr	r0, [r7, #4]
 8016fa8:	f000 f9d4 	bl	8017354 <USBD_CtlSendStatus>
      break;
 8016fac:	e010      	b.n	8016fd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016fae:	6878      	ldr	r0, [r7, #4]
 8016fb0:	f000 f9d0 	bl	8017354 <USBD_CtlSendStatus>
      break;
 8016fb4:	e00c      	b.n	8016fd0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8016fb6:	6839      	ldr	r1, [r7, #0]
 8016fb8:	6878      	ldr	r0, [r7, #4]
 8016fba:	f000 f900 	bl	80171be <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016fbe:	4b07      	ldr	r3, [pc, #28]	; (8016fdc <USBD_SetConfig+0x150>)
 8016fc0:	781b      	ldrb	r3, [r3, #0]
 8016fc2:	4619      	mov	r1, r3
 8016fc4:	6878      	ldr	r0, [r7, #4]
 8016fc6:	f7fe ff8c 	bl	8015ee2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8016fca:	2303      	movs	r3, #3
 8016fcc:	73fb      	strb	r3, [r7, #15]
      break;
 8016fce:	bf00      	nop
  }

  return ret;
 8016fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8016fd2:	4618      	mov	r0, r3
 8016fd4:	3710      	adds	r7, #16
 8016fd6:	46bd      	mov	sp, r7
 8016fd8:	bd80      	pop	{r7, pc}
 8016fda:	bf00      	nop
 8016fdc:	24001618 	.word	0x24001618

08016fe0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016fe0:	b580      	push	{r7, lr}
 8016fe2:	b082      	sub	sp, #8
 8016fe4:	af00      	add	r7, sp, #0
 8016fe6:	6078      	str	r0, [r7, #4]
 8016fe8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8016fea:	683b      	ldr	r3, [r7, #0]
 8016fec:	88db      	ldrh	r3, [r3, #6]
 8016fee:	2b01      	cmp	r3, #1
 8016ff0:	d004      	beq.n	8016ffc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8016ff2:	6839      	ldr	r1, [r7, #0]
 8016ff4:	6878      	ldr	r0, [r7, #4]
 8016ff6:	f000 f8e2 	bl	80171be <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8016ffa:	e023      	b.n	8017044 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017002:	b2db      	uxtb	r3, r3
 8017004:	2b02      	cmp	r3, #2
 8017006:	dc02      	bgt.n	801700e <USBD_GetConfig+0x2e>
 8017008:	2b00      	cmp	r3, #0
 801700a:	dc03      	bgt.n	8017014 <USBD_GetConfig+0x34>
 801700c:	e015      	b.n	801703a <USBD_GetConfig+0x5a>
 801700e:	2b03      	cmp	r3, #3
 8017010:	d00b      	beq.n	801702a <USBD_GetConfig+0x4a>
 8017012:	e012      	b.n	801703a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	2200      	movs	r2, #0
 8017018:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	3308      	adds	r3, #8
 801701e:	2201      	movs	r2, #1
 8017020:	4619      	mov	r1, r3
 8017022:	6878      	ldr	r0, [r7, #4]
 8017024:	f000 f93c 	bl	80172a0 <USBD_CtlSendData>
        break;
 8017028:	e00c      	b.n	8017044 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	3304      	adds	r3, #4
 801702e:	2201      	movs	r2, #1
 8017030:	4619      	mov	r1, r3
 8017032:	6878      	ldr	r0, [r7, #4]
 8017034:	f000 f934 	bl	80172a0 <USBD_CtlSendData>
        break;
 8017038:	e004      	b.n	8017044 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801703a:	6839      	ldr	r1, [r7, #0]
 801703c:	6878      	ldr	r0, [r7, #4]
 801703e:	f000 f8be 	bl	80171be <USBD_CtlError>
        break;
 8017042:	bf00      	nop
}
 8017044:	bf00      	nop
 8017046:	3708      	adds	r7, #8
 8017048:	46bd      	mov	sp, r7
 801704a:	bd80      	pop	{r7, pc}

0801704c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801704c:	b580      	push	{r7, lr}
 801704e:	b082      	sub	sp, #8
 8017050:	af00      	add	r7, sp, #0
 8017052:	6078      	str	r0, [r7, #4]
 8017054:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017056:	687b      	ldr	r3, [r7, #4]
 8017058:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801705c:	b2db      	uxtb	r3, r3
 801705e:	3b01      	subs	r3, #1
 8017060:	2b02      	cmp	r3, #2
 8017062:	d81e      	bhi.n	80170a2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017064:	683b      	ldr	r3, [r7, #0]
 8017066:	88db      	ldrh	r3, [r3, #6]
 8017068:	2b02      	cmp	r3, #2
 801706a:	d004      	beq.n	8017076 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801706c:	6839      	ldr	r1, [r7, #0]
 801706e:	6878      	ldr	r0, [r7, #4]
 8017070:	f000 f8a5 	bl	80171be <USBD_CtlError>
        break;
 8017074:	e01a      	b.n	80170ac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	2201      	movs	r2, #1
 801707a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801707c:	687b      	ldr	r3, [r7, #4]
 801707e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8017082:	2b00      	cmp	r3, #0
 8017084:	d005      	beq.n	8017092 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	68db      	ldr	r3, [r3, #12]
 801708a:	f043 0202 	orr.w	r2, r3, #2
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	330c      	adds	r3, #12
 8017096:	2202      	movs	r2, #2
 8017098:	4619      	mov	r1, r3
 801709a:	6878      	ldr	r0, [r7, #4]
 801709c:	f000 f900 	bl	80172a0 <USBD_CtlSendData>
      break;
 80170a0:	e004      	b.n	80170ac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80170a2:	6839      	ldr	r1, [r7, #0]
 80170a4:	6878      	ldr	r0, [r7, #4]
 80170a6:	f000 f88a 	bl	80171be <USBD_CtlError>
      break;
 80170aa:	bf00      	nop
  }
}
 80170ac:	bf00      	nop
 80170ae:	3708      	adds	r7, #8
 80170b0:	46bd      	mov	sp, r7
 80170b2:	bd80      	pop	{r7, pc}

080170b4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170b4:	b580      	push	{r7, lr}
 80170b6:	b082      	sub	sp, #8
 80170b8:	af00      	add	r7, sp, #0
 80170ba:	6078      	str	r0, [r7, #4]
 80170bc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80170be:	683b      	ldr	r3, [r7, #0]
 80170c0:	885b      	ldrh	r3, [r3, #2]
 80170c2:	2b01      	cmp	r3, #1
 80170c4:	d107      	bne.n	80170d6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	2201      	movs	r2, #1
 80170ca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80170ce:	6878      	ldr	r0, [r7, #4]
 80170d0:	f000 f940 	bl	8017354 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80170d4:	e013      	b.n	80170fe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80170d6:	683b      	ldr	r3, [r7, #0]
 80170d8:	885b      	ldrh	r3, [r3, #2]
 80170da:	2b02      	cmp	r3, #2
 80170dc:	d10b      	bne.n	80170f6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80170de:	683b      	ldr	r3, [r7, #0]
 80170e0:	889b      	ldrh	r3, [r3, #4]
 80170e2:	0a1b      	lsrs	r3, r3, #8
 80170e4:	b29b      	uxth	r3, r3
 80170e6:	b2da      	uxtb	r2, r3
 80170e8:	687b      	ldr	r3, [r7, #4]
 80170ea:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80170ee:	6878      	ldr	r0, [r7, #4]
 80170f0:	f000 f930 	bl	8017354 <USBD_CtlSendStatus>
}
 80170f4:	e003      	b.n	80170fe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80170f6:	6839      	ldr	r1, [r7, #0]
 80170f8:	6878      	ldr	r0, [r7, #4]
 80170fa:	f000 f860 	bl	80171be <USBD_CtlError>
}
 80170fe:	bf00      	nop
 8017100:	3708      	adds	r7, #8
 8017102:	46bd      	mov	sp, r7
 8017104:	bd80      	pop	{r7, pc}

08017106 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017106:	b580      	push	{r7, lr}
 8017108:	b082      	sub	sp, #8
 801710a:	af00      	add	r7, sp, #0
 801710c:	6078      	str	r0, [r7, #4]
 801710e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017116:	b2db      	uxtb	r3, r3
 8017118:	3b01      	subs	r3, #1
 801711a:	2b02      	cmp	r3, #2
 801711c:	d80b      	bhi.n	8017136 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801711e:	683b      	ldr	r3, [r7, #0]
 8017120:	885b      	ldrh	r3, [r3, #2]
 8017122:	2b01      	cmp	r3, #1
 8017124:	d10c      	bne.n	8017140 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	2200      	movs	r2, #0
 801712a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801712e:	6878      	ldr	r0, [r7, #4]
 8017130:	f000 f910 	bl	8017354 <USBD_CtlSendStatus>
      }
      break;
 8017134:	e004      	b.n	8017140 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017136:	6839      	ldr	r1, [r7, #0]
 8017138:	6878      	ldr	r0, [r7, #4]
 801713a:	f000 f840 	bl	80171be <USBD_CtlError>
      break;
 801713e:	e000      	b.n	8017142 <USBD_ClrFeature+0x3c>
      break;
 8017140:	bf00      	nop
  }
}
 8017142:	bf00      	nop
 8017144:	3708      	adds	r7, #8
 8017146:	46bd      	mov	sp, r7
 8017148:	bd80      	pop	{r7, pc}

0801714a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801714a:	b580      	push	{r7, lr}
 801714c:	b084      	sub	sp, #16
 801714e:	af00      	add	r7, sp, #0
 8017150:	6078      	str	r0, [r7, #4]
 8017152:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017154:	683b      	ldr	r3, [r7, #0]
 8017156:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	781a      	ldrb	r2, [r3, #0]
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017160:	68fb      	ldr	r3, [r7, #12]
 8017162:	3301      	adds	r3, #1
 8017164:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	781a      	ldrb	r2, [r3, #0]
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801716e:	68fb      	ldr	r3, [r7, #12]
 8017170:	3301      	adds	r3, #1
 8017172:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017174:	68f8      	ldr	r0, [r7, #12]
 8017176:	f7ff fa41 	bl	80165fc <SWAPBYTE>
 801717a:	4603      	mov	r3, r0
 801717c:	461a      	mov	r2, r3
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017182:	68fb      	ldr	r3, [r7, #12]
 8017184:	3301      	adds	r3, #1
 8017186:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	3301      	adds	r3, #1
 801718c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801718e:	68f8      	ldr	r0, [r7, #12]
 8017190:	f7ff fa34 	bl	80165fc <SWAPBYTE>
 8017194:	4603      	mov	r3, r0
 8017196:	461a      	mov	r2, r3
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801719c:	68fb      	ldr	r3, [r7, #12]
 801719e:	3301      	adds	r3, #1
 80171a0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80171a2:	68fb      	ldr	r3, [r7, #12]
 80171a4:	3301      	adds	r3, #1
 80171a6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80171a8:	68f8      	ldr	r0, [r7, #12]
 80171aa:	f7ff fa27 	bl	80165fc <SWAPBYTE>
 80171ae:	4603      	mov	r3, r0
 80171b0:	461a      	mov	r2, r3
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	80da      	strh	r2, [r3, #6]
}
 80171b6:	bf00      	nop
 80171b8:	3710      	adds	r7, #16
 80171ba:	46bd      	mov	sp, r7
 80171bc:	bd80      	pop	{r7, pc}

080171be <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80171be:	b580      	push	{r7, lr}
 80171c0:	b082      	sub	sp, #8
 80171c2:	af00      	add	r7, sp, #0
 80171c4:	6078      	str	r0, [r7, #4]
 80171c6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80171c8:	2180      	movs	r1, #128	; 0x80
 80171ca:	6878      	ldr	r0, [r7, #4]
 80171cc:	f000 fd36 	bl	8017c3c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80171d0:	2100      	movs	r1, #0
 80171d2:	6878      	ldr	r0, [r7, #4]
 80171d4:	f000 fd32 	bl	8017c3c <USBD_LL_StallEP>
}
 80171d8:	bf00      	nop
 80171da:	3708      	adds	r7, #8
 80171dc:	46bd      	mov	sp, r7
 80171de:	bd80      	pop	{r7, pc}

080171e0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80171e0:	b580      	push	{r7, lr}
 80171e2:	b086      	sub	sp, #24
 80171e4:	af00      	add	r7, sp, #0
 80171e6:	60f8      	str	r0, [r7, #12]
 80171e8:	60b9      	str	r1, [r7, #8]
 80171ea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80171ec:	2300      	movs	r3, #0
 80171ee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d036      	beq.n	8017264 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80171f6:	68fb      	ldr	r3, [r7, #12]
 80171f8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80171fa:	6938      	ldr	r0, [r7, #16]
 80171fc:	f000 f836 	bl	801726c <USBD_GetLen>
 8017200:	4603      	mov	r3, r0
 8017202:	3301      	adds	r3, #1
 8017204:	b29b      	uxth	r3, r3
 8017206:	005b      	lsls	r3, r3, #1
 8017208:	b29a      	uxth	r2, r3
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801720e:	7dfb      	ldrb	r3, [r7, #23]
 8017210:	68ba      	ldr	r2, [r7, #8]
 8017212:	4413      	add	r3, r2
 8017214:	687a      	ldr	r2, [r7, #4]
 8017216:	7812      	ldrb	r2, [r2, #0]
 8017218:	701a      	strb	r2, [r3, #0]
  idx++;
 801721a:	7dfb      	ldrb	r3, [r7, #23]
 801721c:	3301      	adds	r3, #1
 801721e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017220:	7dfb      	ldrb	r3, [r7, #23]
 8017222:	68ba      	ldr	r2, [r7, #8]
 8017224:	4413      	add	r3, r2
 8017226:	2203      	movs	r2, #3
 8017228:	701a      	strb	r2, [r3, #0]
  idx++;
 801722a:	7dfb      	ldrb	r3, [r7, #23]
 801722c:	3301      	adds	r3, #1
 801722e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017230:	e013      	b.n	801725a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8017232:	7dfb      	ldrb	r3, [r7, #23]
 8017234:	68ba      	ldr	r2, [r7, #8]
 8017236:	4413      	add	r3, r2
 8017238:	693a      	ldr	r2, [r7, #16]
 801723a:	7812      	ldrb	r2, [r2, #0]
 801723c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801723e:	693b      	ldr	r3, [r7, #16]
 8017240:	3301      	adds	r3, #1
 8017242:	613b      	str	r3, [r7, #16]
    idx++;
 8017244:	7dfb      	ldrb	r3, [r7, #23]
 8017246:	3301      	adds	r3, #1
 8017248:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801724a:	7dfb      	ldrb	r3, [r7, #23]
 801724c:	68ba      	ldr	r2, [r7, #8]
 801724e:	4413      	add	r3, r2
 8017250:	2200      	movs	r2, #0
 8017252:	701a      	strb	r2, [r3, #0]
    idx++;
 8017254:	7dfb      	ldrb	r3, [r7, #23]
 8017256:	3301      	adds	r3, #1
 8017258:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801725a:	693b      	ldr	r3, [r7, #16]
 801725c:	781b      	ldrb	r3, [r3, #0]
 801725e:	2b00      	cmp	r3, #0
 8017260:	d1e7      	bne.n	8017232 <USBD_GetString+0x52>
 8017262:	e000      	b.n	8017266 <USBD_GetString+0x86>
    return;
 8017264:	bf00      	nop
  }
}
 8017266:	3718      	adds	r7, #24
 8017268:	46bd      	mov	sp, r7
 801726a:	bd80      	pop	{r7, pc}

0801726c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801726c:	b480      	push	{r7}
 801726e:	b085      	sub	sp, #20
 8017270:	af00      	add	r7, sp, #0
 8017272:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017274:	2300      	movs	r3, #0
 8017276:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801727c:	e005      	b.n	801728a <USBD_GetLen+0x1e>
  {
    len++;
 801727e:	7bfb      	ldrb	r3, [r7, #15]
 8017280:	3301      	adds	r3, #1
 8017282:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017284:	68bb      	ldr	r3, [r7, #8]
 8017286:	3301      	adds	r3, #1
 8017288:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801728a:	68bb      	ldr	r3, [r7, #8]
 801728c:	781b      	ldrb	r3, [r3, #0]
 801728e:	2b00      	cmp	r3, #0
 8017290:	d1f5      	bne.n	801727e <USBD_GetLen+0x12>
  }

  return len;
 8017292:	7bfb      	ldrb	r3, [r7, #15]
}
 8017294:	4618      	mov	r0, r3
 8017296:	3714      	adds	r7, #20
 8017298:	46bd      	mov	sp, r7
 801729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801729e:	4770      	bx	lr

080172a0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80172a0:	b580      	push	{r7, lr}
 80172a2:	b084      	sub	sp, #16
 80172a4:	af00      	add	r7, sp, #0
 80172a6:	60f8      	str	r0, [r7, #12]
 80172a8:	60b9      	str	r1, [r7, #8]
 80172aa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80172ac:	68fb      	ldr	r3, [r7, #12]
 80172ae:	2202      	movs	r2, #2
 80172b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80172b4:	68fb      	ldr	r3, [r7, #12]
 80172b6:	687a      	ldr	r2, [r7, #4]
 80172b8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80172ba:	68fb      	ldr	r3, [r7, #12]
 80172bc:	687a      	ldr	r2, [r7, #4]
 80172be:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80172c0:	687b      	ldr	r3, [r7, #4]
 80172c2:	68ba      	ldr	r2, [r7, #8]
 80172c4:	2100      	movs	r1, #0
 80172c6:	68f8      	ldr	r0, [r7, #12]
 80172c8:	f000 fd41 	bl	8017d4e <USBD_LL_Transmit>

  return USBD_OK;
 80172cc:	2300      	movs	r3, #0
}
 80172ce:	4618      	mov	r0, r3
 80172d0:	3710      	adds	r7, #16
 80172d2:	46bd      	mov	sp, r7
 80172d4:	bd80      	pop	{r7, pc}

080172d6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80172d6:	b580      	push	{r7, lr}
 80172d8:	b084      	sub	sp, #16
 80172da:	af00      	add	r7, sp, #0
 80172dc:	60f8      	str	r0, [r7, #12]
 80172de:	60b9      	str	r1, [r7, #8]
 80172e0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	68ba      	ldr	r2, [r7, #8]
 80172e6:	2100      	movs	r1, #0
 80172e8:	68f8      	ldr	r0, [r7, #12]
 80172ea:	f000 fd30 	bl	8017d4e <USBD_LL_Transmit>

  return USBD_OK;
 80172ee:	2300      	movs	r3, #0
}
 80172f0:	4618      	mov	r0, r3
 80172f2:	3710      	adds	r7, #16
 80172f4:	46bd      	mov	sp, r7
 80172f6:	bd80      	pop	{r7, pc}

080172f8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80172f8:	b580      	push	{r7, lr}
 80172fa:	b084      	sub	sp, #16
 80172fc:	af00      	add	r7, sp, #0
 80172fe:	60f8      	str	r0, [r7, #12]
 8017300:	60b9      	str	r1, [r7, #8]
 8017302:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017304:	68fb      	ldr	r3, [r7, #12]
 8017306:	2203      	movs	r2, #3
 8017308:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801730c:	68fb      	ldr	r3, [r7, #12]
 801730e:	687a      	ldr	r2, [r7, #4]
 8017310:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017314:	68fb      	ldr	r3, [r7, #12]
 8017316:	687a      	ldr	r2, [r7, #4]
 8017318:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801731c:	687b      	ldr	r3, [r7, #4]
 801731e:	68ba      	ldr	r2, [r7, #8]
 8017320:	2100      	movs	r1, #0
 8017322:	68f8      	ldr	r0, [r7, #12]
 8017324:	f000 fd34 	bl	8017d90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017328:	2300      	movs	r3, #0
}
 801732a:	4618      	mov	r0, r3
 801732c:	3710      	adds	r7, #16
 801732e:	46bd      	mov	sp, r7
 8017330:	bd80      	pop	{r7, pc}

08017332 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017332:	b580      	push	{r7, lr}
 8017334:	b084      	sub	sp, #16
 8017336:	af00      	add	r7, sp, #0
 8017338:	60f8      	str	r0, [r7, #12]
 801733a:	60b9      	str	r1, [r7, #8]
 801733c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	68ba      	ldr	r2, [r7, #8]
 8017342:	2100      	movs	r1, #0
 8017344:	68f8      	ldr	r0, [r7, #12]
 8017346:	f000 fd23 	bl	8017d90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801734a:	2300      	movs	r3, #0
}
 801734c:	4618      	mov	r0, r3
 801734e:	3710      	adds	r7, #16
 8017350:	46bd      	mov	sp, r7
 8017352:	bd80      	pop	{r7, pc}

08017354 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017354:	b580      	push	{r7, lr}
 8017356:	b082      	sub	sp, #8
 8017358:	af00      	add	r7, sp, #0
 801735a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	2204      	movs	r2, #4
 8017360:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017364:	2300      	movs	r3, #0
 8017366:	2200      	movs	r2, #0
 8017368:	2100      	movs	r1, #0
 801736a:	6878      	ldr	r0, [r7, #4]
 801736c:	f000 fcef 	bl	8017d4e <USBD_LL_Transmit>

  return USBD_OK;
 8017370:	2300      	movs	r3, #0
}
 8017372:	4618      	mov	r0, r3
 8017374:	3708      	adds	r7, #8
 8017376:	46bd      	mov	sp, r7
 8017378:	bd80      	pop	{r7, pc}

0801737a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801737a:	b580      	push	{r7, lr}
 801737c:	b082      	sub	sp, #8
 801737e:	af00      	add	r7, sp, #0
 8017380:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	2205      	movs	r2, #5
 8017386:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801738a:	2300      	movs	r3, #0
 801738c:	2200      	movs	r2, #0
 801738e:	2100      	movs	r1, #0
 8017390:	6878      	ldr	r0, [r7, #4]
 8017392:	f000 fcfd 	bl	8017d90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017396:	2300      	movs	r3, #0
}
 8017398:	4618      	mov	r0, r3
 801739a:	3708      	adds	r7, #8
 801739c:	46bd      	mov	sp, r7
 801739e:	bd80      	pop	{r7, pc}

080173a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80173a0:	b480      	push	{r7}
 80173a2:	b087      	sub	sp, #28
 80173a4:	af00      	add	r7, sp, #0
 80173a6:	60f8      	str	r0, [r7, #12]
 80173a8:	60b9      	str	r1, [r7, #8]
 80173aa:	4613      	mov	r3, r2
 80173ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80173ae:	2301      	movs	r3, #1
 80173b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80173b2:	2300      	movs	r3, #0
 80173b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80173b6:	4b1f      	ldr	r3, [pc, #124]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173b8:	7a5b      	ldrb	r3, [r3, #9]
 80173ba:	b2db      	uxtb	r3, r3
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d131      	bne.n	8017424 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80173c0:	4b1c      	ldr	r3, [pc, #112]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173c2:	7a5b      	ldrb	r3, [r3, #9]
 80173c4:	b2db      	uxtb	r3, r3
 80173c6:	461a      	mov	r2, r3
 80173c8:	4b1a      	ldr	r3, [pc, #104]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173ca:	2100      	movs	r1, #0
 80173cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80173ce:	4b19      	ldr	r3, [pc, #100]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173d0:	7a5b      	ldrb	r3, [r3, #9]
 80173d2:	b2db      	uxtb	r3, r3
 80173d4:	4a17      	ldr	r2, [pc, #92]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173d6:	009b      	lsls	r3, r3, #2
 80173d8:	4413      	add	r3, r2
 80173da:	68fa      	ldr	r2, [r7, #12]
 80173dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80173de:	4b15      	ldr	r3, [pc, #84]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173e0:	7a5b      	ldrb	r3, [r3, #9]
 80173e2:	b2db      	uxtb	r3, r3
 80173e4:	461a      	mov	r2, r3
 80173e6:	4b13      	ldr	r3, [pc, #76]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173e8:	4413      	add	r3, r2
 80173ea:	79fa      	ldrb	r2, [r7, #7]
 80173ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80173ee:	4b11      	ldr	r3, [pc, #68]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173f0:	7a5b      	ldrb	r3, [r3, #9]
 80173f2:	b2db      	uxtb	r3, r3
 80173f4:	1c5a      	adds	r2, r3, #1
 80173f6:	b2d1      	uxtb	r1, r2
 80173f8:	4a0e      	ldr	r2, [pc, #56]	; (8017434 <FATFS_LinkDriverEx+0x94>)
 80173fa:	7251      	strb	r1, [r2, #9]
 80173fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80173fe:	7dbb      	ldrb	r3, [r7, #22]
 8017400:	3330      	adds	r3, #48	; 0x30
 8017402:	b2da      	uxtb	r2, r3
 8017404:	68bb      	ldr	r3, [r7, #8]
 8017406:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8017408:	68bb      	ldr	r3, [r7, #8]
 801740a:	3301      	adds	r3, #1
 801740c:	223a      	movs	r2, #58	; 0x3a
 801740e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017410:	68bb      	ldr	r3, [r7, #8]
 8017412:	3302      	adds	r3, #2
 8017414:	222f      	movs	r2, #47	; 0x2f
 8017416:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8017418:	68bb      	ldr	r3, [r7, #8]
 801741a:	3303      	adds	r3, #3
 801741c:	2200      	movs	r2, #0
 801741e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017420:	2300      	movs	r3, #0
 8017422:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017424:	7dfb      	ldrb	r3, [r7, #23]
}
 8017426:	4618      	mov	r0, r3
 8017428:	371c      	adds	r7, #28
 801742a:	46bd      	mov	sp, r7
 801742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017430:	4770      	bx	lr
 8017432:	bf00      	nop
 8017434:	2400161c 	.word	0x2400161c

08017438 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8017438:	b580      	push	{r7, lr}
 801743a:	b082      	sub	sp, #8
 801743c:	af00      	add	r7, sp, #0
 801743e:	6078      	str	r0, [r7, #4]
 8017440:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017442:	2200      	movs	r2, #0
 8017444:	6839      	ldr	r1, [r7, #0]
 8017446:	6878      	ldr	r0, [r7, #4]
 8017448:	f7ff ffaa 	bl	80173a0 <FATFS_LinkDriverEx>
 801744c:	4603      	mov	r3, r0
}
 801744e:	4618      	mov	r0, r3
 8017450:	3708      	adds	r7, #8
 8017452:	46bd      	mov	sp, r7
 8017454:	bd80      	pop	{r7, pc}
	...

08017458 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017458:	b580      	push	{r7, lr}
 801745a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 801745c:	2201      	movs	r2, #1
 801745e:	4913      	ldr	r1, [pc, #76]	; (80174ac <MX_USB_DEVICE_Init+0x54>)
 8017460:	4813      	ldr	r0, [pc, #76]	; (80174b0 <MX_USB_DEVICE_Init+0x58>)
 8017462:	f7fe fca5 	bl	8015db0 <USBD_Init>
 8017466:	4603      	mov	r3, r0
 8017468:	2b00      	cmp	r3, #0
 801746a:	d001      	beq.n	8017470 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801746c:	f7eb fd6e 	bl	8002f4c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8017470:	4910      	ldr	r1, [pc, #64]	; (80174b4 <MX_USB_DEVICE_Init+0x5c>)
 8017472:	480f      	ldr	r0, [pc, #60]	; (80174b0 <MX_USB_DEVICE_Init+0x58>)
 8017474:	f7fe fccc 	bl	8015e10 <USBD_RegisterClass>
 8017478:	4603      	mov	r3, r0
 801747a:	2b00      	cmp	r3, #0
 801747c:	d001      	beq.n	8017482 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801747e:	f7eb fd65 	bl	8002f4c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8017482:	490d      	ldr	r1, [pc, #52]	; (80174b8 <MX_USB_DEVICE_Init+0x60>)
 8017484:	480a      	ldr	r0, [pc, #40]	; (80174b0 <MX_USB_DEVICE_Init+0x58>)
 8017486:	f7fe fbc3 	bl	8015c10 <USBD_CDC_RegisterInterface>
 801748a:	4603      	mov	r3, r0
 801748c:	2b00      	cmp	r3, #0
 801748e:	d001      	beq.n	8017494 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017490:	f7eb fd5c 	bl	8002f4c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8017494:	4806      	ldr	r0, [pc, #24]	; (80174b0 <MX_USB_DEVICE_Init+0x58>)
 8017496:	f7fe fcf1 	bl	8015e7c <USBD_Start>
 801749a:	4603      	mov	r3, r0
 801749c:	2b00      	cmp	r3, #0
 801749e:	d001      	beq.n	80174a4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80174a0:	f7eb fd54 	bl	8002f4c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80174a4:	f7f3 fa24 	bl	800a8f0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80174a8:	bf00      	nop
 80174aa:	bd80      	pop	{r7, pc}
 80174ac:	240000dc 	.word	0x240000dc
 80174b0:	24001628 	.word	0x24001628
 80174b4:	24000048 	.word	0x24000048
 80174b8:	240000c8 	.word	0x240000c8

080174bc <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 80174bc:	b580      	push	{r7, lr}
 80174be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 80174c0:	2200      	movs	r2, #0
 80174c2:	4905      	ldr	r1, [pc, #20]	; (80174d8 <CDC_Init_HS+0x1c>)
 80174c4:	4805      	ldr	r0, [pc, #20]	; (80174dc <CDC_Init_HS+0x20>)
 80174c6:	f7fe fbbd 	bl	8015c44 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 80174ca:	4905      	ldr	r1, [pc, #20]	; (80174e0 <CDC_Init_HS+0x24>)
 80174cc:	4803      	ldr	r0, [pc, #12]	; (80174dc <CDC_Init_HS+0x20>)
 80174ce:	f7fe fbdb 	bl	8015c88 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80174d2:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80174d4:	4618      	mov	r0, r3
 80174d6:	bd80      	pop	{r7, pc}
 80174d8:	24002104 	.word	0x24002104
 80174dc:	24001628 	.word	0x24001628
 80174e0:	24001904 	.word	0x24001904

080174e4 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 80174e4:	b480      	push	{r7}
 80174e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 80174e8:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 80174ea:	4618      	mov	r0, r3
 80174ec:	46bd      	mov	sp, r7
 80174ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174f2:	4770      	bx	lr

080174f4 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80174f4:	b480      	push	{r7}
 80174f6:	b083      	sub	sp, #12
 80174f8:	af00      	add	r7, sp, #0
 80174fa:	4603      	mov	r3, r0
 80174fc:	6039      	str	r1, [r7, #0]
 80174fe:	71fb      	strb	r3, [r7, #7]
 8017500:	4613      	mov	r3, r2
 8017502:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8017504:	79fb      	ldrb	r3, [r7, #7]
 8017506:	2b23      	cmp	r3, #35	; 0x23
 8017508:	d84a      	bhi.n	80175a0 <CDC_Control_HS+0xac>
 801750a:	a201      	add	r2, pc, #4	; (adr r2, 8017510 <CDC_Control_HS+0x1c>)
 801750c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017510:	080175a1 	.word	0x080175a1
 8017514:	080175a1 	.word	0x080175a1
 8017518:	080175a1 	.word	0x080175a1
 801751c:	080175a1 	.word	0x080175a1
 8017520:	080175a1 	.word	0x080175a1
 8017524:	080175a1 	.word	0x080175a1
 8017528:	080175a1 	.word	0x080175a1
 801752c:	080175a1 	.word	0x080175a1
 8017530:	080175a1 	.word	0x080175a1
 8017534:	080175a1 	.word	0x080175a1
 8017538:	080175a1 	.word	0x080175a1
 801753c:	080175a1 	.word	0x080175a1
 8017540:	080175a1 	.word	0x080175a1
 8017544:	080175a1 	.word	0x080175a1
 8017548:	080175a1 	.word	0x080175a1
 801754c:	080175a1 	.word	0x080175a1
 8017550:	080175a1 	.word	0x080175a1
 8017554:	080175a1 	.word	0x080175a1
 8017558:	080175a1 	.word	0x080175a1
 801755c:	080175a1 	.word	0x080175a1
 8017560:	080175a1 	.word	0x080175a1
 8017564:	080175a1 	.word	0x080175a1
 8017568:	080175a1 	.word	0x080175a1
 801756c:	080175a1 	.word	0x080175a1
 8017570:	080175a1 	.word	0x080175a1
 8017574:	080175a1 	.word	0x080175a1
 8017578:	080175a1 	.word	0x080175a1
 801757c:	080175a1 	.word	0x080175a1
 8017580:	080175a1 	.word	0x080175a1
 8017584:	080175a1 	.word	0x080175a1
 8017588:	080175a1 	.word	0x080175a1
 801758c:	080175a1 	.word	0x080175a1
 8017590:	080175a1 	.word	0x080175a1
 8017594:	080175a1 	.word	0x080175a1
 8017598:	080175a1 	.word	0x080175a1
 801759c:	080175a1 	.word	0x080175a1
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 80175a0:	bf00      	nop
  }

  return (USBD_OK);
 80175a2:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 80175a4:	4618      	mov	r0, r3
 80175a6:	370c      	adds	r7, #12
 80175a8:	46bd      	mov	sp, r7
 80175aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ae:	4770      	bx	lr

080175b0 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 80175b0:	b580      	push	{r7, lr}
 80175b2:	b082      	sub	sp, #8
 80175b4:	af00      	add	r7, sp, #0
 80175b6:	6078      	str	r0, [r7, #4]
 80175b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 80175ba:	6879      	ldr	r1, [r7, #4]
 80175bc:	4805      	ldr	r0, [pc, #20]	; (80175d4 <CDC_Receive_HS+0x24>)
 80175be:	f7fe fb63 	bl	8015c88 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 80175c2:	4804      	ldr	r0, [pc, #16]	; (80175d4 <CDC_Receive_HS+0x24>)
 80175c4:	f7fe fbbe 	bl	8015d44 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80175c8:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 80175ca:	4618      	mov	r0, r3
 80175cc:	3708      	adds	r7, #8
 80175ce:	46bd      	mov	sp, r7
 80175d0:	bd80      	pop	{r7, pc}
 80175d2:	bf00      	nop
 80175d4:	24001628 	.word	0x24001628

080175d8 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 80175d8:	b580      	push	{r7, lr}
 80175da:	b084      	sub	sp, #16
 80175dc:	af00      	add	r7, sp, #0
 80175de:	6078      	str	r0, [r7, #4]
 80175e0:	460b      	mov	r3, r1
 80175e2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80175e4:	2300      	movs	r3, #0
 80175e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 80175e8:	4b0d      	ldr	r3, [pc, #52]	; (8017620 <CDC_Transmit_HS+0x48>)
 80175ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80175ee:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80175f0:	68bb      	ldr	r3, [r7, #8]
 80175f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	d001      	beq.n	80175fe <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 80175fa:	2301      	movs	r3, #1
 80175fc:	e00b      	b.n	8017616 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 80175fe:	887b      	ldrh	r3, [r7, #2]
 8017600:	461a      	mov	r2, r3
 8017602:	6879      	ldr	r1, [r7, #4]
 8017604:	4806      	ldr	r0, [pc, #24]	; (8017620 <CDC_Transmit_HS+0x48>)
 8017606:	f7fe fb1d 	bl	8015c44 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 801760a:	4805      	ldr	r0, [pc, #20]	; (8017620 <CDC_Transmit_HS+0x48>)
 801760c:	f7fe fb5a 	bl	8015cc4 <USBD_CDC_TransmitPacket>
 8017610:	4603      	mov	r3, r0
 8017612:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8017614:	7bfb      	ldrb	r3, [r7, #15]
}
 8017616:	4618      	mov	r0, r3
 8017618:	3710      	adds	r7, #16
 801761a:	46bd      	mov	sp, r7
 801761c:	bd80      	pop	{r7, pc}
 801761e:	bf00      	nop
 8017620:	24001628 	.word	0x24001628

08017624 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017624:	b480      	push	{r7}
 8017626:	b087      	sub	sp, #28
 8017628:	af00      	add	r7, sp, #0
 801762a:	60f8      	str	r0, [r7, #12]
 801762c:	60b9      	str	r1, [r7, #8]
 801762e:	4613      	mov	r3, r2
 8017630:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017632:	2300      	movs	r3, #0
 8017634:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8017636:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801763a:	4618      	mov	r0, r3
 801763c:	371c      	adds	r7, #28
 801763e:	46bd      	mov	sp, r7
 8017640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017644:	4770      	bx	lr
	...

08017648 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017648:	b480      	push	{r7}
 801764a:	b083      	sub	sp, #12
 801764c:	af00      	add	r7, sp, #0
 801764e:	4603      	mov	r3, r0
 8017650:	6039      	str	r1, [r7, #0]
 8017652:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8017654:	683b      	ldr	r3, [r7, #0]
 8017656:	2212      	movs	r2, #18
 8017658:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 801765a:	4b03      	ldr	r3, [pc, #12]	; (8017668 <USBD_HS_DeviceDescriptor+0x20>)
}
 801765c:	4618      	mov	r0, r3
 801765e:	370c      	adds	r7, #12
 8017660:	46bd      	mov	sp, r7
 8017662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017666:	4770      	bx	lr
 8017668:	240000f8 	.word	0x240000f8

0801766c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801766c:	b480      	push	{r7}
 801766e:	b083      	sub	sp, #12
 8017670:	af00      	add	r7, sp, #0
 8017672:	4603      	mov	r3, r0
 8017674:	6039      	str	r1, [r7, #0]
 8017676:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017678:	683b      	ldr	r3, [r7, #0]
 801767a:	2204      	movs	r2, #4
 801767c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801767e:	4b03      	ldr	r3, [pc, #12]	; (801768c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8017680:	4618      	mov	r0, r3
 8017682:	370c      	adds	r7, #12
 8017684:	46bd      	mov	sp, r7
 8017686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801768a:	4770      	bx	lr
 801768c:	2400010c 	.word	0x2400010c

08017690 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017690:	b580      	push	{r7, lr}
 8017692:	b082      	sub	sp, #8
 8017694:	af00      	add	r7, sp, #0
 8017696:	4603      	mov	r3, r0
 8017698:	6039      	str	r1, [r7, #0]
 801769a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801769c:	79fb      	ldrb	r3, [r7, #7]
 801769e:	2b00      	cmp	r3, #0
 80176a0:	d105      	bne.n	80176ae <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80176a2:	683a      	ldr	r2, [r7, #0]
 80176a4:	4907      	ldr	r1, [pc, #28]	; (80176c4 <USBD_HS_ProductStrDescriptor+0x34>)
 80176a6:	4808      	ldr	r0, [pc, #32]	; (80176c8 <USBD_HS_ProductStrDescriptor+0x38>)
 80176a8:	f7ff fd9a 	bl	80171e0 <USBD_GetString>
 80176ac:	e004      	b.n	80176b8 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80176ae:	683a      	ldr	r2, [r7, #0]
 80176b0:	4904      	ldr	r1, [pc, #16]	; (80176c4 <USBD_HS_ProductStrDescriptor+0x34>)
 80176b2:	4805      	ldr	r0, [pc, #20]	; (80176c8 <USBD_HS_ProductStrDescriptor+0x38>)
 80176b4:	f7ff fd94 	bl	80171e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80176b8:	4b02      	ldr	r3, [pc, #8]	; (80176c4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 80176ba:	4618      	mov	r0, r3
 80176bc:	3708      	adds	r7, #8
 80176be:	46bd      	mov	sp, r7
 80176c0:	bd80      	pop	{r7, pc}
 80176c2:	bf00      	nop
 80176c4:	24002904 	.word	0x24002904
 80176c8:	0801c724 	.word	0x0801c724

080176cc <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176cc:	b580      	push	{r7, lr}
 80176ce:	b082      	sub	sp, #8
 80176d0:	af00      	add	r7, sp, #0
 80176d2:	4603      	mov	r3, r0
 80176d4:	6039      	str	r1, [r7, #0]
 80176d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80176d8:	683a      	ldr	r2, [r7, #0]
 80176da:	4904      	ldr	r1, [pc, #16]	; (80176ec <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80176dc:	4804      	ldr	r0, [pc, #16]	; (80176f0 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80176de:	f7ff fd7f 	bl	80171e0 <USBD_GetString>
  return USBD_StrDesc;
 80176e2:	4b02      	ldr	r3, [pc, #8]	; (80176ec <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80176e4:	4618      	mov	r0, r3
 80176e6:	3708      	adds	r7, #8
 80176e8:	46bd      	mov	sp, r7
 80176ea:	bd80      	pop	{r7, pc}
 80176ec:	24002904 	.word	0x24002904
 80176f0:	0801c740 	.word	0x0801c740

080176f4 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176f4:	b580      	push	{r7, lr}
 80176f6:	b082      	sub	sp, #8
 80176f8:	af00      	add	r7, sp, #0
 80176fa:	4603      	mov	r3, r0
 80176fc:	6039      	str	r1, [r7, #0]
 80176fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017700:	683b      	ldr	r3, [r7, #0]
 8017702:	221a      	movs	r2, #26
 8017704:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017706:	f000 f843 	bl	8017790 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801770a:	4b02      	ldr	r3, [pc, #8]	; (8017714 <USBD_HS_SerialStrDescriptor+0x20>)
}
 801770c:	4618      	mov	r0, r3
 801770e:	3708      	adds	r7, #8
 8017710:	46bd      	mov	sp, r7
 8017712:	bd80      	pop	{r7, pc}
 8017714:	24000110 	.word	0x24000110

08017718 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017718:	b580      	push	{r7, lr}
 801771a:	b082      	sub	sp, #8
 801771c:	af00      	add	r7, sp, #0
 801771e:	4603      	mov	r3, r0
 8017720:	6039      	str	r1, [r7, #0]
 8017722:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017724:	79fb      	ldrb	r3, [r7, #7]
 8017726:	2b00      	cmp	r3, #0
 8017728:	d105      	bne.n	8017736 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801772a:	683a      	ldr	r2, [r7, #0]
 801772c:	4907      	ldr	r1, [pc, #28]	; (801774c <USBD_HS_ConfigStrDescriptor+0x34>)
 801772e:	4808      	ldr	r0, [pc, #32]	; (8017750 <USBD_HS_ConfigStrDescriptor+0x38>)
 8017730:	f7ff fd56 	bl	80171e0 <USBD_GetString>
 8017734:	e004      	b.n	8017740 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8017736:	683a      	ldr	r2, [r7, #0]
 8017738:	4904      	ldr	r1, [pc, #16]	; (801774c <USBD_HS_ConfigStrDescriptor+0x34>)
 801773a:	4805      	ldr	r0, [pc, #20]	; (8017750 <USBD_HS_ConfigStrDescriptor+0x38>)
 801773c:	f7ff fd50 	bl	80171e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017740:	4b02      	ldr	r3, [pc, #8]	; (801774c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8017742:	4618      	mov	r0, r3
 8017744:	3708      	adds	r7, #8
 8017746:	46bd      	mov	sp, r7
 8017748:	bd80      	pop	{r7, pc}
 801774a:	bf00      	nop
 801774c:	24002904 	.word	0x24002904
 8017750:	0801c744 	.word	0x0801c744

08017754 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017754:	b580      	push	{r7, lr}
 8017756:	b082      	sub	sp, #8
 8017758:	af00      	add	r7, sp, #0
 801775a:	4603      	mov	r3, r0
 801775c:	6039      	str	r1, [r7, #0]
 801775e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017760:	79fb      	ldrb	r3, [r7, #7]
 8017762:	2b00      	cmp	r3, #0
 8017764:	d105      	bne.n	8017772 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8017766:	683a      	ldr	r2, [r7, #0]
 8017768:	4907      	ldr	r1, [pc, #28]	; (8017788 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801776a:	4808      	ldr	r0, [pc, #32]	; (801778c <USBD_HS_InterfaceStrDescriptor+0x38>)
 801776c:	f7ff fd38 	bl	80171e0 <USBD_GetString>
 8017770:	e004      	b.n	801777c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8017772:	683a      	ldr	r2, [r7, #0]
 8017774:	4904      	ldr	r1, [pc, #16]	; (8017788 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8017776:	4805      	ldr	r0, [pc, #20]	; (801778c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8017778:	f7ff fd32 	bl	80171e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 801777c:	4b02      	ldr	r3, [pc, #8]	; (8017788 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801777e:	4618      	mov	r0, r3
 8017780:	3708      	adds	r7, #8
 8017782:	46bd      	mov	sp, r7
 8017784:	bd80      	pop	{r7, pc}
 8017786:	bf00      	nop
 8017788:	24002904 	.word	0x24002904
 801778c:	0801c750 	.word	0x0801c750

08017790 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017790:	b580      	push	{r7, lr}
 8017792:	b084      	sub	sp, #16
 8017794:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017796:	4b0f      	ldr	r3, [pc, #60]	; (80177d4 <Get_SerialNum+0x44>)
 8017798:	681b      	ldr	r3, [r3, #0]
 801779a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801779c:	4b0e      	ldr	r3, [pc, #56]	; (80177d8 <Get_SerialNum+0x48>)
 801779e:	681b      	ldr	r3, [r3, #0]
 80177a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80177a2:	4b0e      	ldr	r3, [pc, #56]	; (80177dc <Get_SerialNum+0x4c>)
 80177a4:	681b      	ldr	r3, [r3, #0]
 80177a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80177a8:	68fa      	ldr	r2, [r7, #12]
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	4413      	add	r3, r2
 80177ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80177b0:	68fb      	ldr	r3, [r7, #12]
 80177b2:	2b00      	cmp	r3, #0
 80177b4:	d009      	beq.n	80177ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80177b6:	2208      	movs	r2, #8
 80177b8:	4909      	ldr	r1, [pc, #36]	; (80177e0 <Get_SerialNum+0x50>)
 80177ba:	68f8      	ldr	r0, [r7, #12]
 80177bc:	f000 f814 	bl	80177e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80177c0:	2204      	movs	r2, #4
 80177c2:	4908      	ldr	r1, [pc, #32]	; (80177e4 <Get_SerialNum+0x54>)
 80177c4:	68b8      	ldr	r0, [r7, #8]
 80177c6:	f000 f80f 	bl	80177e8 <IntToUnicode>
  }
}
 80177ca:	bf00      	nop
 80177cc:	3710      	adds	r7, #16
 80177ce:	46bd      	mov	sp, r7
 80177d0:	bd80      	pop	{r7, pc}
 80177d2:	bf00      	nop
 80177d4:	1ff1e800 	.word	0x1ff1e800
 80177d8:	1ff1e804 	.word	0x1ff1e804
 80177dc:	1ff1e808 	.word	0x1ff1e808
 80177e0:	24000112 	.word	0x24000112
 80177e4:	24000122 	.word	0x24000122

080177e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80177e8:	b480      	push	{r7}
 80177ea:	b087      	sub	sp, #28
 80177ec:	af00      	add	r7, sp, #0
 80177ee:	60f8      	str	r0, [r7, #12]
 80177f0:	60b9      	str	r1, [r7, #8]
 80177f2:	4613      	mov	r3, r2
 80177f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80177f6:	2300      	movs	r3, #0
 80177f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80177fa:	2300      	movs	r3, #0
 80177fc:	75fb      	strb	r3, [r7, #23]
 80177fe:	e027      	b.n	8017850 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017800:	68fb      	ldr	r3, [r7, #12]
 8017802:	0f1b      	lsrs	r3, r3, #28
 8017804:	2b09      	cmp	r3, #9
 8017806:	d80b      	bhi.n	8017820 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017808:	68fb      	ldr	r3, [r7, #12]
 801780a:	0f1b      	lsrs	r3, r3, #28
 801780c:	b2da      	uxtb	r2, r3
 801780e:	7dfb      	ldrb	r3, [r7, #23]
 8017810:	005b      	lsls	r3, r3, #1
 8017812:	4619      	mov	r1, r3
 8017814:	68bb      	ldr	r3, [r7, #8]
 8017816:	440b      	add	r3, r1
 8017818:	3230      	adds	r2, #48	; 0x30
 801781a:	b2d2      	uxtb	r2, r2
 801781c:	701a      	strb	r2, [r3, #0]
 801781e:	e00a      	b.n	8017836 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017820:	68fb      	ldr	r3, [r7, #12]
 8017822:	0f1b      	lsrs	r3, r3, #28
 8017824:	b2da      	uxtb	r2, r3
 8017826:	7dfb      	ldrb	r3, [r7, #23]
 8017828:	005b      	lsls	r3, r3, #1
 801782a:	4619      	mov	r1, r3
 801782c:	68bb      	ldr	r3, [r7, #8]
 801782e:	440b      	add	r3, r1
 8017830:	3237      	adds	r2, #55	; 0x37
 8017832:	b2d2      	uxtb	r2, r2
 8017834:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017836:	68fb      	ldr	r3, [r7, #12]
 8017838:	011b      	lsls	r3, r3, #4
 801783a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801783c:	7dfb      	ldrb	r3, [r7, #23]
 801783e:	005b      	lsls	r3, r3, #1
 8017840:	3301      	adds	r3, #1
 8017842:	68ba      	ldr	r2, [r7, #8]
 8017844:	4413      	add	r3, r2
 8017846:	2200      	movs	r2, #0
 8017848:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801784a:	7dfb      	ldrb	r3, [r7, #23]
 801784c:	3301      	adds	r3, #1
 801784e:	75fb      	strb	r3, [r7, #23]
 8017850:	7dfa      	ldrb	r2, [r7, #23]
 8017852:	79fb      	ldrb	r3, [r7, #7]
 8017854:	429a      	cmp	r2, r3
 8017856:	d3d3      	bcc.n	8017800 <IntToUnicode+0x18>
  }
}
 8017858:	bf00      	nop
 801785a:	bf00      	nop
 801785c:	371c      	adds	r7, #28
 801785e:	46bd      	mov	sp, r7
 8017860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017864:	4770      	bx	lr
	...

08017868 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017868:	b580      	push	{r7, lr}
 801786a:	b0b2      	sub	sp, #200	; 0xc8
 801786c:	af00      	add	r7, sp, #0
 801786e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017870:	f107 0310 	add.w	r3, r7, #16
 8017874:	22b8      	movs	r2, #184	; 0xb8
 8017876:	2100      	movs	r1, #0
 8017878:	4618      	mov	r0, r3
 801787a:	f001 fa64 	bl	8018d46 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	681b      	ldr	r3, [r3, #0]
 8017882:	4a1a      	ldr	r2, [pc, #104]	; (80178ec <HAL_PCD_MspInit+0x84>)
 8017884:	4293      	cmp	r3, r2
 8017886:	d12c      	bne.n	80178e2 <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017888:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 801788c:	f04f 0300 	mov.w	r3, #0
 8017890:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8017894:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8017898:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801789c:	f107 0310 	add.w	r3, r7, #16
 80178a0:	4618      	mov	r0, r3
 80178a2:	f7f4 f805 	bl	800b8b0 <HAL_RCCEx_PeriphCLKConfig>
 80178a6:	4603      	mov	r3, r0
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	d001      	beq.n	80178b0 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 80178ac:	f7eb fb4e 	bl	8002f4c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80178b0:	f7f3 f81e 	bl	800a8f0 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80178b4:	4b0e      	ldr	r3, [pc, #56]	; (80178f0 <HAL_PCD_MspInit+0x88>)
 80178b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80178ba:	4a0d      	ldr	r2, [pc, #52]	; (80178f0 <HAL_PCD_MspInit+0x88>)
 80178bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80178c0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80178c4:	4b0a      	ldr	r3, [pc, #40]	; (80178f0 <HAL_PCD_MspInit+0x88>)
 80178c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80178ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80178ce:	60fb      	str	r3, [r7, #12]
 80178d0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80178d2:	2200      	movs	r2, #0
 80178d4:	2100      	movs	r1, #0
 80178d6:	204d      	movs	r0, #77	; 0x4d
 80178d8:	f7ee f983 	bl	8005be2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80178dc:	204d      	movs	r0, #77	; 0x4d
 80178de:	f7ee f99a 	bl	8005c16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80178e2:	bf00      	nop
 80178e4:	37c8      	adds	r7, #200	; 0xc8
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bd80      	pop	{r7, pc}
 80178ea:	bf00      	nop
 80178ec:	40040000 	.word	0x40040000
 80178f0:	58024400 	.word	0x58024400

080178f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178f4:	b580      	push	{r7, lr}
 80178f6:	b082      	sub	sp, #8
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80178fc:	687b      	ldr	r3, [r7, #4]
 80178fe:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8017908:	4619      	mov	r1, r3
 801790a:	4610      	mov	r0, r2
 801790c:	f7fe fb03 	bl	8015f16 <USBD_LL_SetupStage>
}
 8017910:	bf00      	nop
 8017912:	3708      	adds	r7, #8
 8017914:	46bd      	mov	sp, r7
 8017916:	bd80      	pop	{r7, pc}

08017918 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017918:	b580      	push	{r7, lr}
 801791a:	b082      	sub	sp, #8
 801791c:	af00      	add	r7, sp, #0
 801791e:	6078      	str	r0, [r7, #4]
 8017920:	460b      	mov	r3, r1
 8017922:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017924:	687b      	ldr	r3, [r7, #4]
 8017926:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801792a:	78fa      	ldrb	r2, [r7, #3]
 801792c:	6879      	ldr	r1, [r7, #4]
 801792e:	4613      	mov	r3, r2
 8017930:	00db      	lsls	r3, r3, #3
 8017932:	4413      	add	r3, r2
 8017934:	009b      	lsls	r3, r3, #2
 8017936:	440b      	add	r3, r1
 8017938:	f503 7322 	add.w	r3, r3, #648	; 0x288
 801793c:	681a      	ldr	r2, [r3, #0]
 801793e:	78fb      	ldrb	r3, [r7, #3]
 8017940:	4619      	mov	r1, r3
 8017942:	f7fe fb3d 	bl	8015fc0 <USBD_LL_DataOutStage>
}
 8017946:	bf00      	nop
 8017948:	3708      	adds	r7, #8
 801794a:	46bd      	mov	sp, r7
 801794c:	bd80      	pop	{r7, pc}

0801794e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801794e:	b580      	push	{r7, lr}
 8017950:	b082      	sub	sp, #8
 8017952:	af00      	add	r7, sp, #0
 8017954:	6078      	str	r0, [r7, #4]
 8017956:	460b      	mov	r3, r1
 8017958:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801795a:	687b      	ldr	r3, [r7, #4]
 801795c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8017960:	78fa      	ldrb	r2, [r7, #3]
 8017962:	6879      	ldr	r1, [r7, #4]
 8017964:	4613      	mov	r3, r2
 8017966:	00db      	lsls	r3, r3, #3
 8017968:	4413      	add	r3, r2
 801796a:	009b      	lsls	r3, r3, #2
 801796c:	440b      	add	r3, r1
 801796e:	3348      	adds	r3, #72	; 0x48
 8017970:	681a      	ldr	r2, [r3, #0]
 8017972:	78fb      	ldrb	r3, [r7, #3]
 8017974:	4619      	mov	r1, r3
 8017976:	f7fe fbd6 	bl	8016126 <USBD_LL_DataInStage>
}
 801797a:	bf00      	nop
 801797c:	3708      	adds	r7, #8
 801797e:	46bd      	mov	sp, r7
 8017980:	bd80      	pop	{r7, pc}

08017982 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017982:	b580      	push	{r7, lr}
 8017984:	b082      	sub	sp, #8
 8017986:	af00      	add	r7, sp, #0
 8017988:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801798a:	687b      	ldr	r3, [r7, #4]
 801798c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017990:	4618      	mov	r0, r3
 8017992:	f7fe fd10 	bl	80163b6 <USBD_LL_SOF>
}
 8017996:	bf00      	nop
 8017998:	3708      	adds	r7, #8
 801799a:	46bd      	mov	sp, r7
 801799c:	bd80      	pop	{r7, pc}

0801799e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801799e:	b580      	push	{r7, lr}
 80179a0:	b084      	sub	sp, #16
 80179a2:	af00      	add	r7, sp, #0
 80179a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80179a6:	2301      	movs	r3, #1
 80179a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	691b      	ldr	r3, [r3, #16]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d102      	bne.n	80179b8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80179b2:	2300      	movs	r3, #0
 80179b4:	73fb      	strb	r3, [r7, #15]
 80179b6:	e008      	b.n	80179ca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80179b8:	687b      	ldr	r3, [r7, #4]
 80179ba:	691b      	ldr	r3, [r3, #16]
 80179bc:	2b02      	cmp	r3, #2
 80179be:	d102      	bne.n	80179c6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80179c0:	2301      	movs	r3, #1
 80179c2:	73fb      	strb	r3, [r7, #15]
 80179c4:	e001      	b.n	80179ca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80179c6:	f7eb fac1 	bl	8002f4c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80179d0:	7bfa      	ldrb	r2, [r7, #15]
 80179d2:	4611      	mov	r1, r2
 80179d4:	4618      	mov	r0, r3
 80179d6:	f7fe fcaa 	bl	801632e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80179e0:	4618      	mov	r0, r3
 80179e2:	f7fe fc52 	bl	801628a <USBD_LL_Reset>
}
 80179e6:	bf00      	nop
 80179e8:	3710      	adds	r7, #16
 80179ea:	46bd      	mov	sp, r7
 80179ec:	bd80      	pop	{r7, pc}
	...

080179f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179f0:	b580      	push	{r7, lr}
 80179f2:	b082      	sub	sp, #8
 80179f4:	af00      	add	r7, sp, #0
 80179f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80179fe:	4618      	mov	r0, r3
 8017a00:	f7fe fca5 	bl	801634e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	681b      	ldr	r3, [r3, #0]
 8017a08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017a0c:	681b      	ldr	r3, [r3, #0]
 8017a0e:	687a      	ldr	r2, [r7, #4]
 8017a10:	6812      	ldr	r2, [r2, #0]
 8017a12:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017a16:	f043 0301 	orr.w	r3, r3, #1
 8017a1a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017a1c:	687b      	ldr	r3, [r7, #4]
 8017a1e:	6a1b      	ldr	r3, [r3, #32]
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d005      	beq.n	8017a30 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017a24:	4b04      	ldr	r3, [pc, #16]	; (8017a38 <HAL_PCD_SuspendCallback+0x48>)
 8017a26:	691b      	ldr	r3, [r3, #16]
 8017a28:	4a03      	ldr	r2, [pc, #12]	; (8017a38 <HAL_PCD_SuspendCallback+0x48>)
 8017a2a:	f043 0306 	orr.w	r3, r3, #6
 8017a2e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017a30:	bf00      	nop
 8017a32:	3708      	adds	r7, #8
 8017a34:	46bd      	mov	sp, r7
 8017a36:	bd80      	pop	{r7, pc}
 8017a38:	e000ed00 	.word	0xe000ed00

08017a3c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a3c:	b580      	push	{r7, lr}
 8017a3e:	b082      	sub	sp, #8
 8017a40:	af00      	add	r7, sp, #0
 8017a42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017a44:	687b      	ldr	r3, [r7, #4]
 8017a46:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017a4a:	4618      	mov	r0, r3
 8017a4c:	f7fe fc9b 	bl	8016386 <USBD_LL_Resume>
}
 8017a50:	bf00      	nop
 8017a52:	3708      	adds	r7, #8
 8017a54:	46bd      	mov	sp, r7
 8017a56:	bd80      	pop	{r7, pc}

08017a58 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a58:	b580      	push	{r7, lr}
 8017a5a:	b082      	sub	sp, #8
 8017a5c:	af00      	add	r7, sp, #0
 8017a5e:	6078      	str	r0, [r7, #4]
 8017a60:	460b      	mov	r3, r1
 8017a62:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017a6a:	78fa      	ldrb	r2, [r7, #3]
 8017a6c:	4611      	mov	r1, r2
 8017a6e:	4618      	mov	r0, r3
 8017a70:	f7fe fcf3 	bl	801645a <USBD_LL_IsoOUTIncomplete>
}
 8017a74:	bf00      	nop
 8017a76:	3708      	adds	r7, #8
 8017a78:	46bd      	mov	sp, r7
 8017a7a:	bd80      	pop	{r7, pc}

08017a7c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a7c:	b580      	push	{r7, lr}
 8017a7e:	b082      	sub	sp, #8
 8017a80:	af00      	add	r7, sp, #0
 8017a82:	6078      	str	r0, [r7, #4]
 8017a84:	460b      	mov	r3, r1
 8017a86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017a8e:	78fa      	ldrb	r2, [r7, #3]
 8017a90:	4611      	mov	r1, r2
 8017a92:	4618      	mov	r0, r3
 8017a94:	f7fe fcaf 	bl	80163f6 <USBD_LL_IsoINIncomplete>
}
 8017a98:	bf00      	nop
 8017a9a:	3708      	adds	r7, #8
 8017a9c:	46bd      	mov	sp, r7
 8017a9e:	bd80      	pop	{r7, pc}

08017aa0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017aa0:	b580      	push	{r7, lr}
 8017aa2:	b082      	sub	sp, #8
 8017aa4:	af00      	add	r7, sp, #0
 8017aa6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017aa8:	687b      	ldr	r3, [r7, #4]
 8017aaa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017aae:	4618      	mov	r0, r3
 8017ab0:	f7fe fd05 	bl	80164be <USBD_LL_DevConnected>
}
 8017ab4:	bf00      	nop
 8017ab6:	3708      	adds	r7, #8
 8017ab8:	46bd      	mov	sp, r7
 8017aba:	bd80      	pop	{r7, pc}

08017abc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017abc:	b580      	push	{r7, lr}
 8017abe:	b082      	sub	sp, #8
 8017ac0:	af00      	add	r7, sp, #0
 8017ac2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017ac4:	687b      	ldr	r3, [r7, #4]
 8017ac6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8017aca:	4618      	mov	r0, r3
 8017acc:	f7fe fd02 	bl	80164d4 <USBD_LL_DevDisconnected>
}
 8017ad0:	bf00      	nop
 8017ad2:	3708      	adds	r7, #8
 8017ad4:	46bd      	mov	sp, r7
 8017ad6:	bd80      	pop	{r7, pc}

08017ad8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017ad8:	b580      	push	{r7, lr}
 8017ada:	b082      	sub	sp, #8
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8017ae0:	687b      	ldr	r3, [r7, #4]
 8017ae2:	781b      	ldrb	r3, [r3, #0]
 8017ae4:	2b01      	cmp	r3, #1
 8017ae6:	d140      	bne.n	8017b6a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8017ae8:	4a22      	ldr	r2, [pc, #136]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017aea:	687b      	ldr	r3, [r7, #4]
 8017aec:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	4a20      	ldr	r2, [pc, #128]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017af4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8017af8:	4b1e      	ldr	r3, [pc, #120]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017afa:	4a1f      	ldr	r2, [pc, #124]	; (8017b78 <USBD_LL_Init+0xa0>)
 8017afc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8017afe:	4b1d      	ldr	r3, [pc, #116]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b00:	2209      	movs	r2, #9
 8017b02:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8017b04:	4b1b      	ldr	r3, [pc, #108]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b06:	2202      	movs	r2, #2
 8017b08:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8017b0a:	4b1a      	ldr	r3, [pc, #104]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b0c:	2200      	movs	r2, #0
 8017b0e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8017b10:	4b18      	ldr	r3, [pc, #96]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b12:	2202      	movs	r2, #2
 8017b14:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8017b16:	4b17      	ldr	r3, [pc, #92]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b18:	2200      	movs	r2, #0
 8017b1a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8017b1c:	4b15      	ldr	r3, [pc, #84]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b1e:	2200      	movs	r2, #0
 8017b20:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8017b22:	4b14      	ldr	r3, [pc, #80]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b24:	2200      	movs	r2, #0
 8017b26:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8017b28:	4b12      	ldr	r3, [pc, #72]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b2a:	2200      	movs	r2, #0
 8017b2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8017b2e:	4b11      	ldr	r3, [pc, #68]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b30:	2200      	movs	r2, #0
 8017b32:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8017b34:	4b0f      	ldr	r3, [pc, #60]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b36:	2200      	movs	r2, #0
 8017b38:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8017b3a:	480e      	ldr	r0, [pc, #56]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b3c:	f7f1 fbe5 	bl	800930a <HAL_PCD_Init>
 8017b40:	4603      	mov	r3, r0
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	d001      	beq.n	8017b4a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8017b46:	f7eb fa01 	bl	8002f4c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8017b4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8017b4e:	4809      	ldr	r0, [pc, #36]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b50:	f7f2 fe53 	bl	800a7fa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8017b54:	2280      	movs	r2, #128	; 0x80
 8017b56:	2100      	movs	r1, #0
 8017b58:	4806      	ldr	r0, [pc, #24]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b5a:	f7f2 fe07 	bl	800a76c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8017b5e:	f44f 72ba 	mov.w	r2, #372	; 0x174
 8017b62:	2101      	movs	r1, #1
 8017b64:	4803      	ldr	r0, [pc, #12]	; (8017b74 <USBD_LL_Init+0x9c>)
 8017b66:	f7f2 fe01 	bl	800a76c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8017b6a:	2300      	movs	r3, #0
}
 8017b6c:	4618      	mov	r0, r3
 8017b6e:	3708      	adds	r7, #8
 8017b70:	46bd      	mov	sp, r7
 8017b72:	bd80      	pop	{r7, pc}
 8017b74:	24002b04 	.word	0x24002b04
 8017b78:	40040000 	.word	0x40040000

08017b7c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017b7c:	b580      	push	{r7, lr}
 8017b7e:	b084      	sub	sp, #16
 8017b80:	af00      	add	r7, sp, #0
 8017b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b84:	2300      	movs	r3, #0
 8017b86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b88:	2300      	movs	r3, #0
 8017b8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017b92:	4618      	mov	r0, r3
 8017b94:	f7f1 fcdd 	bl	8009552 <HAL_PCD_Start>
 8017b98:	4603      	mov	r3, r0
 8017b9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b9c:	7bfb      	ldrb	r3, [r7, #15]
 8017b9e:	4618      	mov	r0, r3
 8017ba0:	f000 f942 	bl	8017e28 <USBD_Get_USB_Status>
 8017ba4:	4603      	mov	r3, r0
 8017ba6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ba8:	7bbb      	ldrb	r3, [r7, #14]
}
 8017baa:	4618      	mov	r0, r3
 8017bac:	3710      	adds	r7, #16
 8017bae:	46bd      	mov	sp, r7
 8017bb0:	bd80      	pop	{r7, pc}

08017bb2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017bb2:	b580      	push	{r7, lr}
 8017bb4:	b084      	sub	sp, #16
 8017bb6:	af00      	add	r7, sp, #0
 8017bb8:	6078      	str	r0, [r7, #4]
 8017bba:	4608      	mov	r0, r1
 8017bbc:	4611      	mov	r1, r2
 8017bbe:	461a      	mov	r2, r3
 8017bc0:	4603      	mov	r3, r0
 8017bc2:	70fb      	strb	r3, [r7, #3]
 8017bc4:	460b      	mov	r3, r1
 8017bc6:	70bb      	strb	r3, [r7, #2]
 8017bc8:	4613      	mov	r3, r2
 8017bca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017bcc:	2300      	movs	r3, #0
 8017bce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017bd0:	2300      	movs	r3, #0
 8017bd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8017bda:	78bb      	ldrb	r3, [r7, #2]
 8017bdc:	883a      	ldrh	r2, [r7, #0]
 8017bde:	78f9      	ldrb	r1, [r7, #3]
 8017be0:	f7f2 f9dd 	bl	8009f9e <HAL_PCD_EP_Open>
 8017be4:	4603      	mov	r3, r0
 8017be6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017be8:	7bfb      	ldrb	r3, [r7, #15]
 8017bea:	4618      	mov	r0, r3
 8017bec:	f000 f91c 	bl	8017e28 <USBD_Get_USB_Status>
 8017bf0:	4603      	mov	r3, r0
 8017bf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bf4:	7bbb      	ldrb	r3, [r7, #14]
}
 8017bf6:	4618      	mov	r0, r3
 8017bf8:	3710      	adds	r7, #16
 8017bfa:	46bd      	mov	sp, r7
 8017bfc:	bd80      	pop	{r7, pc}

08017bfe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017bfe:	b580      	push	{r7, lr}
 8017c00:	b084      	sub	sp, #16
 8017c02:	af00      	add	r7, sp, #0
 8017c04:	6078      	str	r0, [r7, #4]
 8017c06:	460b      	mov	r3, r1
 8017c08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c0a:	2300      	movs	r3, #0
 8017c0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c0e:	2300      	movs	r3, #0
 8017c10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017c18:	78fa      	ldrb	r2, [r7, #3]
 8017c1a:	4611      	mov	r1, r2
 8017c1c:	4618      	mov	r0, r3
 8017c1e:	f7f2 fa26 	bl	800a06e <HAL_PCD_EP_Close>
 8017c22:	4603      	mov	r3, r0
 8017c24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c26:	7bfb      	ldrb	r3, [r7, #15]
 8017c28:	4618      	mov	r0, r3
 8017c2a:	f000 f8fd 	bl	8017e28 <USBD_Get_USB_Status>
 8017c2e:	4603      	mov	r3, r0
 8017c30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c32:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c34:	4618      	mov	r0, r3
 8017c36:	3710      	adds	r7, #16
 8017c38:	46bd      	mov	sp, r7
 8017c3a:	bd80      	pop	{r7, pc}

08017c3c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b084      	sub	sp, #16
 8017c40:	af00      	add	r7, sp, #0
 8017c42:	6078      	str	r0, [r7, #4]
 8017c44:	460b      	mov	r3, r1
 8017c46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c48:	2300      	movs	r3, #0
 8017c4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c4c:	2300      	movs	r3, #0
 8017c4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017c56:	78fa      	ldrb	r2, [r7, #3]
 8017c58:	4611      	mov	r1, r2
 8017c5a:	4618      	mov	r0, r3
 8017c5c:	f7f2 fae0 	bl	800a220 <HAL_PCD_EP_SetStall>
 8017c60:	4603      	mov	r3, r0
 8017c62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c64:	7bfb      	ldrb	r3, [r7, #15]
 8017c66:	4618      	mov	r0, r3
 8017c68:	f000 f8de 	bl	8017e28 <USBD_Get_USB_Status>
 8017c6c:	4603      	mov	r3, r0
 8017c6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c70:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c72:	4618      	mov	r0, r3
 8017c74:	3710      	adds	r7, #16
 8017c76:	46bd      	mov	sp, r7
 8017c78:	bd80      	pop	{r7, pc}

08017c7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c7a:	b580      	push	{r7, lr}
 8017c7c:	b084      	sub	sp, #16
 8017c7e:	af00      	add	r7, sp, #0
 8017c80:	6078      	str	r0, [r7, #4]
 8017c82:	460b      	mov	r3, r1
 8017c84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c86:	2300      	movs	r3, #0
 8017c88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c8a:	2300      	movs	r3, #0
 8017c8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017c94:	78fa      	ldrb	r2, [r7, #3]
 8017c96:	4611      	mov	r1, r2
 8017c98:	4618      	mov	r0, r3
 8017c9a:	f7f2 fb25 	bl	800a2e8 <HAL_PCD_EP_ClrStall>
 8017c9e:	4603      	mov	r3, r0
 8017ca0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ca2:	7bfb      	ldrb	r3, [r7, #15]
 8017ca4:	4618      	mov	r0, r3
 8017ca6:	f000 f8bf 	bl	8017e28 <USBD_Get_USB_Status>
 8017caa:	4603      	mov	r3, r0
 8017cac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017cae:	7bbb      	ldrb	r3, [r7, #14]
}
 8017cb0:	4618      	mov	r0, r3
 8017cb2:	3710      	adds	r7, #16
 8017cb4:	46bd      	mov	sp, r7
 8017cb6:	bd80      	pop	{r7, pc}

08017cb8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017cb8:	b480      	push	{r7}
 8017cba:	b085      	sub	sp, #20
 8017cbc:	af00      	add	r7, sp, #0
 8017cbe:	6078      	str	r0, [r7, #4]
 8017cc0:	460b      	mov	r3, r1
 8017cc2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017cca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017ccc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017cd0:	2b00      	cmp	r3, #0
 8017cd2:	da0b      	bge.n	8017cec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017cd4:	78fb      	ldrb	r3, [r7, #3]
 8017cd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017cda:	68f9      	ldr	r1, [r7, #12]
 8017cdc:	4613      	mov	r3, r2
 8017cde:	00db      	lsls	r3, r3, #3
 8017ce0:	4413      	add	r3, r2
 8017ce2:	009b      	lsls	r3, r3, #2
 8017ce4:	440b      	add	r3, r1
 8017ce6:	333e      	adds	r3, #62	; 0x3e
 8017ce8:	781b      	ldrb	r3, [r3, #0]
 8017cea:	e00b      	b.n	8017d04 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017cec:	78fb      	ldrb	r3, [r7, #3]
 8017cee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8017cf2:	68f9      	ldr	r1, [r7, #12]
 8017cf4:	4613      	mov	r3, r2
 8017cf6:	00db      	lsls	r3, r3, #3
 8017cf8:	4413      	add	r3, r2
 8017cfa:	009b      	lsls	r3, r3, #2
 8017cfc:	440b      	add	r3, r1
 8017cfe:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8017d02:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017d04:	4618      	mov	r0, r3
 8017d06:	3714      	adds	r7, #20
 8017d08:	46bd      	mov	sp, r7
 8017d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d0e:	4770      	bx	lr

08017d10 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017d10:	b580      	push	{r7, lr}
 8017d12:	b084      	sub	sp, #16
 8017d14:	af00      	add	r7, sp, #0
 8017d16:	6078      	str	r0, [r7, #4]
 8017d18:	460b      	mov	r3, r1
 8017d1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d1c:	2300      	movs	r3, #0
 8017d1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d20:	2300      	movs	r3, #0
 8017d22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017d24:	687b      	ldr	r3, [r7, #4]
 8017d26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017d2a:	78fa      	ldrb	r2, [r7, #3]
 8017d2c:	4611      	mov	r1, r2
 8017d2e:	4618      	mov	r0, r3
 8017d30:	f7f2 f910 	bl	8009f54 <HAL_PCD_SetAddress>
 8017d34:	4603      	mov	r3, r0
 8017d36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d38:	7bfb      	ldrb	r3, [r7, #15]
 8017d3a:	4618      	mov	r0, r3
 8017d3c:	f000 f874 	bl	8017e28 <USBD_Get_USB_Status>
 8017d40:	4603      	mov	r3, r0
 8017d42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017d44:	7bbb      	ldrb	r3, [r7, #14]
}
 8017d46:	4618      	mov	r0, r3
 8017d48:	3710      	adds	r7, #16
 8017d4a:	46bd      	mov	sp, r7
 8017d4c:	bd80      	pop	{r7, pc}

08017d4e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017d4e:	b580      	push	{r7, lr}
 8017d50:	b086      	sub	sp, #24
 8017d52:	af00      	add	r7, sp, #0
 8017d54:	60f8      	str	r0, [r7, #12]
 8017d56:	607a      	str	r2, [r7, #4]
 8017d58:	603b      	str	r3, [r7, #0]
 8017d5a:	460b      	mov	r3, r1
 8017d5c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d5e:	2300      	movs	r3, #0
 8017d60:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d62:	2300      	movs	r3, #0
 8017d64:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8017d6c:	7af9      	ldrb	r1, [r7, #11]
 8017d6e:	683b      	ldr	r3, [r7, #0]
 8017d70:	687a      	ldr	r2, [r7, #4]
 8017d72:	f7f2 fa1a 	bl	800a1aa <HAL_PCD_EP_Transmit>
 8017d76:	4603      	mov	r3, r0
 8017d78:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d7a:	7dfb      	ldrb	r3, [r7, #23]
 8017d7c:	4618      	mov	r0, r3
 8017d7e:	f000 f853 	bl	8017e28 <USBD_Get_USB_Status>
 8017d82:	4603      	mov	r3, r0
 8017d84:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017d86:	7dbb      	ldrb	r3, [r7, #22]
}
 8017d88:	4618      	mov	r0, r3
 8017d8a:	3718      	adds	r7, #24
 8017d8c:	46bd      	mov	sp, r7
 8017d8e:	bd80      	pop	{r7, pc}

08017d90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017d90:	b580      	push	{r7, lr}
 8017d92:	b086      	sub	sp, #24
 8017d94:	af00      	add	r7, sp, #0
 8017d96:	60f8      	str	r0, [r7, #12]
 8017d98:	607a      	str	r2, [r7, #4]
 8017d9a:	603b      	str	r3, [r7, #0]
 8017d9c:	460b      	mov	r3, r1
 8017d9e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017da0:	2300      	movs	r3, #0
 8017da2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017da4:	2300      	movs	r3, #0
 8017da6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017da8:	68fb      	ldr	r3, [r7, #12]
 8017daa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8017dae:	7af9      	ldrb	r1, [r7, #11]
 8017db0:	683b      	ldr	r3, [r7, #0]
 8017db2:	687a      	ldr	r2, [r7, #4]
 8017db4:	f7f2 f9a5 	bl	800a102 <HAL_PCD_EP_Receive>
 8017db8:	4603      	mov	r3, r0
 8017dba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017dbc:	7dfb      	ldrb	r3, [r7, #23]
 8017dbe:	4618      	mov	r0, r3
 8017dc0:	f000 f832 	bl	8017e28 <USBD_Get_USB_Status>
 8017dc4:	4603      	mov	r3, r0
 8017dc6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017dc8:	7dbb      	ldrb	r3, [r7, #22]
}
 8017dca:	4618      	mov	r0, r3
 8017dcc:	3718      	adds	r7, #24
 8017dce:	46bd      	mov	sp, r7
 8017dd0:	bd80      	pop	{r7, pc}

08017dd2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017dd2:	b580      	push	{r7, lr}
 8017dd4:	b082      	sub	sp, #8
 8017dd6:	af00      	add	r7, sp, #0
 8017dd8:	6078      	str	r0, [r7, #4]
 8017dda:	460b      	mov	r3, r1
 8017ddc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8017de4:	78fa      	ldrb	r2, [r7, #3]
 8017de6:	4611      	mov	r1, r2
 8017de8:	4618      	mov	r0, r3
 8017dea:	f7f2 f9c6 	bl	800a17a <HAL_PCD_EP_GetRxCount>
 8017dee:	4603      	mov	r3, r0
}
 8017df0:	4618      	mov	r0, r3
 8017df2:	3708      	adds	r7, #8
 8017df4:	46bd      	mov	sp, r7
 8017df6:	bd80      	pop	{r7, pc}

08017df8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017df8:	b480      	push	{r7}
 8017dfa:	b083      	sub	sp, #12
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017e00:	4b03      	ldr	r3, [pc, #12]	; (8017e10 <USBD_static_malloc+0x18>)
}
 8017e02:	4618      	mov	r0, r3
 8017e04:	370c      	adds	r7, #12
 8017e06:	46bd      	mov	sp, r7
 8017e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e0c:	4770      	bx	lr
 8017e0e:	bf00      	nop
 8017e10:	24003010 	.word	0x24003010

08017e14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017e14:	b480      	push	{r7}
 8017e16:	b083      	sub	sp, #12
 8017e18:	af00      	add	r7, sp, #0
 8017e1a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8017e1c:	bf00      	nop
 8017e1e:	370c      	adds	r7, #12
 8017e20:	46bd      	mov	sp, r7
 8017e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e26:	4770      	bx	lr

08017e28 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017e28:	b480      	push	{r7}
 8017e2a:	b085      	sub	sp, #20
 8017e2c:	af00      	add	r7, sp, #0
 8017e2e:	4603      	mov	r3, r0
 8017e30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e32:	2300      	movs	r3, #0
 8017e34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017e36:	79fb      	ldrb	r3, [r7, #7]
 8017e38:	2b03      	cmp	r3, #3
 8017e3a:	d817      	bhi.n	8017e6c <USBD_Get_USB_Status+0x44>
 8017e3c:	a201      	add	r2, pc, #4	; (adr r2, 8017e44 <USBD_Get_USB_Status+0x1c>)
 8017e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e42:	bf00      	nop
 8017e44:	08017e55 	.word	0x08017e55
 8017e48:	08017e5b 	.word	0x08017e5b
 8017e4c:	08017e61 	.word	0x08017e61
 8017e50:	08017e67 	.word	0x08017e67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017e54:	2300      	movs	r3, #0
 8017e56:	73fb      	strb	r3, [r7, #15]
    break;
 8017e58:	e00b      	b.n	8017e72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017e5a:	2303      	movs	r3, #3
 8017e5c:	73fb      	strb	r3, [r7, #15]
    break;
 8017e5e:	e008      	b.n	8017e72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017e60:	2301      	movs	r3, #1
 8017e62:	73fb      	strb	r3, [r7, #15]
    break;
 8017e64:	e005      	b.n	8017e72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017e66:	2303      	movs	r3, #3
 8017e68:	73fb      	strb	r3, [r7, #15]
    break;
 8017e6a:	e002      	b.n	8017e72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017e6c:	2303      	movs	r3, #3
 8017e6e:	73fb      	strb	r3, [r7, #15]
    break;
 8017e70:	bf00      	nop
  }
  return usb_status;
 8017e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e74:	4618      	mov	r0, r3
 8017e76:	3714      	adds	r7, #20
 8017e78:	46bd      	mov	sp, r7
 8017e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e7e:	4770      	bx	lr

08017e80 <__cvt>:
 8017e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017e82:	ed2d 8b02 	vpush	{d8}
 8017e86:	eeb0 8b40 	vmov.f64	d8, d0
 8017e8a:	b085      	sub	sp, #20
 8017e8c:	4617      	mov	r7, r2
 8017e8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8017e90:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8017e92:	ee18 2a90 	vmov	r2, s17
 8017e96:	f025 0520 	bic.w	r5, r5, #32
 8017e9a:	2a00      	cmp	r2, #0
 8017e9c:	bfb6      	itet	lt
 8017e9e:	222d      	movlt	r2, #45	; 0x2d
 8017ea0:	2200      	movge	r2, #0
 8017ea2:	eeb1 8b40 	vneglt.f64	d8, d0
 8017ea6:	2d46      	cmp	r5, #70	; 0x46
 8017ea8:	460c      	mov	r4, r1
 8017eaa:	701a      	strb	r2, [r3, #0]
 8017eac:	d004      	beq.n	8017eb8 <__cvt+0x38>
 8017eae:	2d45      	cmp	r5, #69	; 0x45
 8017eb0:	d100      	bne.n	8017eb4 <__cvt+0x34>
 8017eb2:	3401      	adds	r4, #1
 8017eb4:	2102      	movs	r1, #2
 8017eb6:	e000      	b.n	8017eba <__cvt+0x3a>
 8017eb8:	2103      	movs	r1, #3
 8017eba:	ab03      	add	r3, sp, #12
 8017ebc:	9301      	str	r3, [sp, #4]
 8017ebe:	ab02      	add	r3, sp, #8
 8017ec0:	9300      	str	r3, [sp, #0]
 8017ec2:	4622      	mov	r2, r4
 8017ec4:	4633      	mov	r3, r6
 8017ec6:	eeb0 0b48 	vmov.f64	d0, d8
 8017eca:	f001 f859 	bl	8018f80 <_dtoa_r>
 8017ece:	2d47      	cmp	r5, #71	; 0x47
 8017ed0:	d101      	bne.n	8017ed6 <__cvt+0x56>
 8017ed2:	07fb      	lsls	r3, r7, #31
 8017ed4:	d51a      	bpl.n	8017f0c <__cvt+0x8c>
 8017ed6:	2d46      	cmp	r5, #70	; 0x46
 8017ed8:	eb00 0204 	add.w	r2, r0, r4
 8017edc:	d10c      	bne.n	8017ef8 <__cvt+0x78>
 8017ede:	7803      	ldrb	r3, [r0, #0]
 8017ee0:	2b30      	cmp	r3, #48	; 0x30
 8017ee2:	d107      	bne.n	8017ef4 <__cvt+0x74>
 8017ee4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8017ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017eec:	bf1c      	itt	ne
 8017eee:	f1c4 0401 	rsbne	r4, r4, #1
 8017ef2:	6034      	strne	r4, [r6, #0]
 8017ef4:	6833      	ldr	r3, [r6, #0]
 8017ef6:	441a      	add	r2, r3
 8017ef8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8017efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017f00:	bf08      	it	eq
 8017f02:	9203      	streq	r2, [sp, #12]
 8017f04:	2130      	movs	r1, #48	; 0x30
 8017f06:	9b03      	ldr	r3, [sp, #12]
 8017f08:	4293      	cmp	r3, r2
 8017f0a:	d307      	bcc.n	8017f1c <__cvt+0x9c>
 8017f0c:	9b03      	ldr	r3, [sp, #12]
 8017f0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017f10:	1a1b      	subs	r3, r3, r0
 8017f12:	6013      	str	r3, [r2, #0]
 8017f14:	b005      	add	sp, #20
 8017f16:	ecbd 8b02 	vpop	{d8}
 8017f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f1c:	1c5c      	adds	r4, r3, #1
 8017f1e:	9403      	str	r4, [sp, #12]
 8017f20:	7019      	strb	r1, [r3, #0]
 8017f22:	e7f0      	b.n	8017f06 <__cvt+0x86>

08017f24 <__exponent>:
 8017f24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017f26:	4603      	mov	r3, r0
 8017f28:	2900      	cmp	r1, #0
 8017f2a:	bfb8      	it	lt
 8017f2c:	4249      	neglt	r1, r1
 8017f2e:	f803 2b02 	strb.w	r2, [r3], #2
 8017f32:	bfb4      	ite	lt
 8017f34:	222d      	movlt	r2, #45	; 0x2d
 8017f36:	222b      	movge	r2, #43	; 0x2b
 8017f38:	2909      	cmp	r1, #9
 8017f3a:	7042      	strb	r2, [r0, #1]
 8017f3c:	dd2a      	ble.n	8017f94 <__exponent+0x70>
 8017f3e:	f10d 0207 	add.w	r2, sp, #7
 8017f42:	4617      	mov	r7, r2
 8017f44:	260a      	movs	r6, #10
 8017f46:	4694      	mov	ip, r2
 8017f48:	fb91 f5f6 	sdiv	r5, r1, r6
 8017f4c:	fb06 1415 	mls	r4, r6, r5, r1
 8017f50:	3430      	adds	r4, #48	; 0x30
 8017f52:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8017f56:	460c      	mov	r4, r1
 8017f58:	2c63      	cmp	r4, #99	; 0x63
 8017f5a:	f102 32ff 	add.w	r2, r2, #4294967295
 8017f5e:	4629      	mov	r1, r5
 8017f60:	dcf1      	bgt.n	8017f46 <__exponent+0x22>
 8017f62:	3130      	adds	r1, #48	; 0x30
 8017f64:	f1ac 0402 	sub.w	r4, ip, #2
 8017f68:	f802 1c01 	strb.w	r1, [r2, #-1]
 8017f6c:	1c41      	adds	r1, r0, #1
 8017f6e:	4622      	mov	r2, r4
 8017f70:	42ba      	cmp	r2, r7
 8017f72:	d30a      	bcc.n	8017f8a <__exponent+0x66>
 8017f74:	f10d 0209 	add.w	r2, sp, #9
 8017f78:	eba2 020c 	sub.w	r2, r2, ip
 8017f7c:	42bc      	cmp	r4, r7
 8017f7e:	bf88      	it	hi
 8017f80:	2200      	movhi	r2, #0
 8017f82:	4413      	add	r3, r2
 8017f84:	1a18      	subs	r0, r3, r0
 8017f86:	b003      	add	sp, #12
 8017f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f8a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8017f8e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8017f92:	e7ed      	b.n	8017f70 <__exponent+0x4c>
 8017f94:	2330      	movs	r3, #48	; 0x30
 8017f96:	3130      	adds	r1, #48	; 0x30
 8017f98:	7083      	strb	r3, [r0, #2]
 8017f9a:	70c1      	strb	r1, [r0, #3]
 8017f9c:	1d03      	adds	r3, r0, #4
 8017f9e:	e7f1      	b.n	8017f84 <__exponent+0x60>

08017fa0 <_printf_float>:
 8017fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fa4:	b08b      	sub	sp, #44	; 0x2c
 8017fa6:	460c      	mov	r4, r1
 8017fa8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8017fac:	4616      	mov	r6, r2
 8017fae:	461f      	mov	r7, r3
 8017fb0:	4605      	mov	r5, r0
 8017fb2:	f000 fed1 	bl	8018d58 <_localeconv_r>
 8017fb6:	f8d0 b000 	ldr.w	fp, [r0]
 8017fba:	4658      	mov	r0, fp
 8017fbc:	f7e8 fa08 	bl	80003d0 <strlen>
 8017fc0:	2300      	movs	r3, #0
 8017fc2:	9308      	str	r3, [sp, #32]
 8017fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8017fc8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8017fcc:	6822      	ldr	r2, [r4, #0]
 8017fce:	3307      	adds	r3, #7
 8017fd0:	f023 0307 	bic.w	r3, r3, #7
 8017fd4:	f103 0108 	add.w	r1, r3, #8
 8017fd8:	f8c8 1000 	str.w	r1, [r8]
 8017fdc:	ed93 0b00 	vldr	d0, [r3]
 8017fe0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8018240 <_printf_float+0x2a0>
 8017fe4:	eeb0 7bc0 	vabs.f64	d7, d0
 8017fe8:	eeb4 7b46 	vcmp.f64	d7, d6
 8017fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017ff0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8017ff4:	4682      	mov	sl, r0
 8017ff6:	dd24      	ble.n	8018042 <_printf_float+0xa2>
 8017ff8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8017ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018000:	d502      	bpl.n	8018008 <_printf_float+0x68>
 8018002:	232d      	movs	r3, #45	; 0x2d
 8018004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018008:	498f      	ldr	r1, [pc, #572]	; (8018248 <_printf_float+0x2a8>)
 801800a:	4b90      	ldr	r3, [pc, #576]	; (801824c <_printf_float+0x2ac>)
 801800c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8018010:	bf94      	ite	ls
 8018012:	4688      	movls	r8, r1
 8018014:	4698      	movhi	r8, r3
 8018016:	2303      	movs	r3, #3
 8018018:	6123      	str	r3, [r4, #16]
 801801a:	f022 0204 	bic.w	r2, r2, #4
 801801e:	2300      	movs	r3, #0
 8018020:	6022      	str	r2, [r4, #0]
 8018022:	9304      	str	r3, [sp, #16]
 8018024:	9700      	str	r7, [sp, #0]
 8018026:	4633      	mov	r3, r6
 8018028:	aa09      	add	r2, sp, #36	; 0x24
 801802a:	4621      	mov	r1, r4
 801802c:	4628      	mov	r0, r5
 801802e:	f000 f9d1 	bl	80183d4 <_printf_common>
 8018032:	3001      	adds	r0, #1
 8018034:	f040 808a 	bne.w	801814c <_printf_float+0x1ac>
 8018038:	f04f 30ff 	mov.w	r0, #4294967295
 801803c:	b00b      	add	sp, #44	; 0x2c
 801803e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018042:	eeb4 0b40 	vcmp.f64	d0, d0
 8018046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801804a:	d709      	bvc.n	8018060 <_printf_float+0xc0>
 801804c:	ee10 3a90 	vmov	r3, s1
 8018050:	2b00      	cmp	r3, #0
 8018052:	bfbc      	itt	lt
 8018054:	232d      	movlt	r3, #45	; 0x2d
 8018056:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801805a:	497d      	ldr	r1, [pc, #500]	; (8018250 <_printf_float+0x2b0>)
 801805c:	4b7d      	ldr	r3, [pc, #500]	; (8018254 <_printf_float+0x2b4>)
 801805e:	e7d5      	b.n	801800c <_printf_float+0x6c>
 8018060:	6863      	ldr	r3, [r4, #4]
 8018062:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8018066:	9104      	str	r1, [sp, #16]
 8018068:	1c59      	adds	r1, r3, #1
 801806a:	d13c      	bne.n	80180e6 <_printf_float+0x146>
 801806c:	2306      	movs	r3, #6
 801806e:	6063      	str	r3, [r4, #4]
 8018070:	2300      	movs	r3, #0
 8018072:	9303      	str	r3, [sp, #12]
 8018074:	ab08      	add	r3, sp, #32
 8018076:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801807a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801807e:	ab07      	add	r3, sp, #28
 8018080:	6861      	ldr	r1, [r4, #4]
 8018082:	9300      	str	r3, [sp, #0]
 8018084:	6022      	str	r2, [r4, #0]
 8018086:	f10d 031b 	add.w	r3, sp, #27
 801808a:	4628      	mov	r0, r5
 801808c:	f7ff fef8 	bl	8017e80 <__cvt>
 8018090:	9b04      	ldr	r3, [sp, #16]
 8018092:	9907      	ldr	r1, [sp, #28]
 8018094:	2b47      	cmp	r3, #71	; 0x47
 8018096:	4680      	mov	r8, r0
 8018098:	d108      	bne.n	80180ac <_printf_float+0x10c>
 801809a:	1cc8      	adds	r0, r1, #3
 801809c:	db02      	blt.n	80180a4 <_printf_float+0x104>
 801809e:	6863      	ldr	r3, [r4, #4]
 80180a0:	4299      	cmp	r1, r3
 80180a2:	dd41      	ble.n	8018128 <_printf_float+0x188>
 80180a4:	f1a9 0902 	sub.w	r9, r9, #2
 80180a8:	fa5f f989 	uxtb.w	r9, r9
 80180ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80180b0:	d820      	bhi.n	80180f4 <_printf_float+0x154>
 80180b2:	3901      	subs	r1, #1
 80180b4:	464a      	mov	r2, r9
 80180b6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80180ba:	9107      	str	r1, [sp, #28]
 80180bc:	f7ff ff32 	bl	8017f24 <__exponent>
 80180c0:	9a08      	ldr	r2, [sp, #32]
 80180c2:	9004      	str	r0, [sp, #16]
 80180c4:	1813      	adds	r3, r2, r0
 80180c6:	2a01      	cmp	r2, #1
 80180c8:	6123      	str	r3, [r4, #16]
 80180ca:	dc02      	bgt.n	80180d2 <_printf_float+0x132>
 80180cc:	6822      	ldr	r2, [r4, #0]
 80180ce:	07d2      	lsls	r2, r2, #31
 80180d0:	d501      	bpl.n	80180d6 <_printf_float+0x136>
 80180d2:	3301      	adds	r3, #1
 80180d4:	6123      	str	r3, [r4, #16]
 80180d6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80180da:	2b00      	cmp	r3, #0
 80180dc:	d0a2      	beq.n	8018024 <_printf_float+0x84>
 80180de:	232d      	movs	r3, #45	; 0x2d
 80180e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80180e4:	e79e      	b.n	8018024 <_printf_float+0x84>
 80180e6:	9904      	ldr	r1, [sp, #16]
 80180e8:	2947      	cmp	r1, #71	; 0x47
 80180ea:	d1c1      	bne.n	8018070 <_printf_float+0xd0>
 80180ec:	2b00      	cmp	r3, #0
 80180ee:	d1bf      	bne.n	8018070 <_printf_float+0xd0>
 80180f0:	2301      	movs	r3, #1
 80180f2:	e7bc      	b.n	801806e <_printf_float+0xce>
 80180f4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80180f8:	d118      	bne.n	801812c <_printf_float+0x18c>
 80180fa:	2900      	cmp	r1, #0
 80180fc:	6863      	ldr	r3, [r4, #4]
 80180fe:	dd0b      	ble.n	8018118 <_printf_float+0x178>
 8018100:	6121      	str	r1, [r4, #16]
 8018102:	b913      	cbnz	r3, 801810a <_printf_float+0x16a>
 8018104:	6822      	ldr	r2, [r4, #0]
 8018106:	07d0      	lsls	r0, r2, #31
 8018108:	d502      	bpl.n	8018110 <_printf_float+0x170>
 801810a:	3301      	adds	r3, #1
 801810c:	440b      	add	r3, r1
 801810e:	6123      	str	r3, [r4, #16]
 8018110:	2300      	movs	r3, #0
 8018112:	65a1      	str	r1, [r4, #88]	; 0x58
 8018114:	9304      	str	r3, [sp, #16]
 8018116:	e7de      	b.n	80180d6 <_printf_float+0x136>
 8018118:	b913      	cbnz	r3, 8018120 <_printf_float+0x180>
 801811a:	6822      	ldr	r2, [r4, #0]
 801811c:	07d2      	lsls	r2, r2, #31
 801811e:	d501      	bpl.n	8018124 <_printf_float+0x184>
 8018120:	3302      	adds	r3, #2
 8018122:	e7f4      	b.n	801810e <_printf_float+0x16e>
 8018124:	2301      	movs	r3, #1
 8018126:	e7f2      	b.n	801810e <_printf_float+0x16e>
 8018128:	f04f 0967 	mov.w	r9, #103	; 0x67
 801812c:	9b08      	ldr	r3, [sp, #32]
 801812e:	4299      	cmp	r1, r3
 8018130:	db05      	blt.n	801813e <_printf_float+0x19e>
 8018132:	6823      	ldr	r3, [r4, #0]
 8018134:	6121      	str	r1, [r4, #16]
 8018136:	07d8      	lsls	r0, r3, #31
 8018138:	d5ea      	bpl.n	8018110 <_printf_float+0x170>
 801813a:	1c4b      	adds	r3, r1, #1
 801813c:	e7e7      	b.n	801810e <_printf_float+0x16e>
 801813e:	2900      	cmp	r1, #0
 8018140:	bfd4      	ite	le
 8018142:	f1c1 0202 	rsble	r2, r1, #2
 8018146:	2201      	movgt	r2, #1
 8018148:	4413      	add	r3, r2
 801814a:	e7e0      	b.n	801810e <_printf_float+0x16e>
 801814c:	6823      	ldr	r3, [r4, #0]
 801814e:	055a      	lsls	r2, r3, #21
 8018150:	d407      	bmi.n	8018162 <_printf_float+0x1c2>
 8018152:	6923      	ldr	r3, [r4, #16]
 8018154:	4642      	mov	r2, r8
 8018156:	4631      	mov	r1, r6
 8018158:	4628      	mov	r0, r5
 801815a:	47b8      	blx	r7
 801815c:	3001      	adds	r0, #1
 801815e:	d12a      	bne.n	80181b6 <_printf_float+0x216>
 8018160:	e76a      	b.n	8018038 <_printf_float+0x98>
 8018162:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8018166:	f240 80e0 	bls.w	801832a <_printf_float+0x38a>
 801816a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801816e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018176:	d133      	bne.n	80181e0 <_printf_float+0x240>
 8018178:	4a37      	ldr	r2, [pc, #220]	; (8018258 <_printf_float+0x2b8>)
 801817a:	2301      	movs	r3, #1
 801817c:	4631      	mov	r1, r6
 801817e:	4628      	mov	r0, r5
 8018180:	47b8      	blx	r7
 8018182:	3001      	adds	r0, #1
 8018184:	f43f af58 	beq.w	8018038 <_printf_float+0x98>
 8018188:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801818c:	429a      	cmp	r2, r3
 801818e:	db02      	blt.n	8018196 <_printf_float+0x1f6>
 8018190:	6823      	ldr	r3, [r4, #0]
 8018192:	07d8      	lsls	r0, r3, #31
 8018194:	d50f      	bpl.n	80181b6 <_printf_float+0x216>
 8018196:	4653      	mov	r3, sl
 8018198:	465a      	mov	r2, fp
 801819a:	4631      	mov	r1, r6
 801819c:	4628      	mov	r0, r5
 801819e:	47b8      	blx	r7
 80181a0:	3001      	adds	r0, #1
 80181a2:	f43f af49 	beq.w	8018038 <_printf_float+0x98>
 80181a6:	f04f 0800 	mov.w	r8, #0
 80181aa:	f104 091a 	add.w	r9, r4, #26
 80181ae:	9b08      	ldr	r3, [sp, #32]
 80181b0:	3b01      	subs	r3, #1
 80181b2:	4543      	cmp	r3, r8
 80181b4:	dc09      	bgt.n	80181ca <_printf_float+0x22a>
 80181b6:	6823      	ldr	r3, [r4, #0]
 80181b8:	079b      	lsls	r3, r3, #30
 80181ba:	f100 8106 	bmi.w	80183ca <_printf_float+0x42a>
 80181be:	68e0      	ldr	r0, [r4, #12]
 80181c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80181c2:	4298      	cmp	r0, r3
 80181c4:	bfb8      	it	lt
 80181c6:	4618      	movlt	r0, r3
 80181c8:	e738      	b.n	801803c <_printf_float+0x9c>
 80181ca:	2301      	movs	r3, #1
 80181cc:	464a      	mov	r2, r9
 80181ce:	4631      	mov	r1, r6
 80181d0:	4628      	mov	r0, r5
 80181d2:	47b8      	blx	r7
 80181d4:	3001      	adds	r0, #1
 80181d6:	f43f af2f 	beq.w	8018038 <_printf_float+0x98>
 80181da:	f108 0801 	add.w	r8, r8, #1
 80181de:	e7e6      	b.n	80181ae <_printf_float+0x20e>
 80181e0:	9b07      	ldr	r3, [sp, #28]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	dc3a      	bgt.n	801825c <_printf_float+0x2bc>
 80181e6:	4a1c      	ldr	r2, [pc, #112]	; (8018258 <_printf_float+0x2b8>)
 80181e8:	2301      	movs	r3, #1
 80181ea:	4631      	mov	r1, r6
 80181ec:	4628      	mov	r0, r5
 80181ee:	47b8      	blx	r7
 80181f0:	3001      	adds	r0, #1
 80181f2:	f43f af21 	beq.w	8018038 <_printf_float+0x98>
 80181f6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80181fa:	4313      	orrs	r3, r2
 80181fc:	d102      	bne.n	8018204 <_printf_float+0x264>
 80181fe:	6823      	ldr	r3, [r4, #0]
 8018200:	07d9      	lsls	r1, r3, #31
 8018202:	d5d8      	bpl.n	80181b6 <_printf_float+0x216>
 8018204:	4653      	mov	r3, sl
 8018206:	465a      	mov	r2, fp
 8018208:	4631      	mov	r1, r6
 801820a:	4628      	mov	r0, r5
 801820c:	47b8      	blx	r7
 801820e:	3001      	adds	r0, #1
 8018210:	f43f af12 	beq.w	8018038 <_printf_float+0x98>
 8018214:	f04f 0900 	mov.w	r9, #0
 8018218:	f104 0a1a 	add.w	sl, r4, #26
 801821c:	9b07      	ldr	r3, [sp, #28]
 801821e:	425b      	negs	r3, r3
 8018220:	454b      	cmp	r3, r9
 8018222:	dc01      	bgt.n	8018228 <_printf_float+0x288>
 8018224:	9b08      	ldr	r3, [sp, #32]
 8018226:	e795      	b.n	8018154 <_printf_float+0x1b4>
 8018228:	2301      	movs	r3, #1
 801822a:	4652      	mov	r2, sl
 801822c:	4631      	mov	r1, r6
 801822e:	4628      	mov	r0, r5
 8018230:	47b8      	blx	r7
 8018232:	3001      	adds	r0, #1
 8018234:	f43f af00 	beq.w	8018038 <_printf_float+0x98>
 8018238:	f109 0901 	add.w	r9, r9, #1
 801823c:	e7ee      	b.n	801821c <_printf_float+0x27c>
 801823e:	bf00      	nop
 8018240:	ffffffff 	.word	0xffffffff
 8018244:	7fefffff 	.word	0x7fefffff
 8018248:	0801c840 	.word	0x0801c840
 801824c:	0801c844 	.word	0x0801c844
 8018250:	0801c848 	.word	0x0801c848
 8018254:	0801c84c 	.word	0x0801c84c
 8018258:	0801c850 	.word	0x0801c850
 801825c:	9a08      	ldr	r2, [sp, #32]
 801825e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018260:	429a      	cmp	r2, r3
 8018262:	bfa8      	it	ge
 8018264:	461a      	movge	r2, r3
 8018266:	2a00      	cmp	r2, #0
 8018268:	4691      	mov	r9, r2
 801826a:	dc38      	bgt.n	80182de <_printf_float+0x33e>
 801826c:	2300      	movs	r3, #0
 801826e:	9305      	str	r3, [sp, #20]
 8018270:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018274:	f104 021a 	add.w	r2, r4, #26
 8018278:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801827a:	9905      	ldr	r1, [sp, #20]
 801827c:	9304      	str	r3, [sp, #16]
 801827e:	eba3 0309 	sub.w	r3, r3, r9
 8018282:	428b      	cmp	r3, r1
 8018284:	dc33      	bgt.n	80182ee <_printf_float+0x34e>
 8018286:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801828a:	429a      	cmp	r2, r3
 801828c:	db3c      	blt.n	8018308 <_printf_float+0x368>
 801828e:	6823      	ldr	r3, [r4, #0]
 8018290:	07da      	lsls	r2, r3, #31
 8018292:	d439      	bmi.n	8018308 <_printf_float+0x368>
 8018294:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8018298:	eba2 0903 	sub.w	r9, r2, r3
 801829c:	9b04      	ldr	r3, [sp, #16]
 801829e:	1ad2      	subs	r2, r2, r3
 80182a0:	4591      	cmp	r9, r2
 80182a2:	bfa8      	it	ge
 80182a4:	4691      	movge	r9, r2
 80182a6:	f1b9 0f00 	cmp.w	r9, #0
 80182aa:	dc35      	bgt.n	8018318 <_printf_float+0x378>
 80182ac:	f04f 0800 	mov.w	r8, #0
 80182b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80182b4:	f104 0a1a 	add.w	sl, r4, #26
 80182b8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80182bc:	1a9b      	subs	r3, r3, r2
 80182be:	eba3 0309 	sub.w	r3, r3, r9
 80182c2:	4543      	cmp	r3, r8
 80182c4:	f77f af77 	ble.w	80181b6 <_printf_float+0x216>
 80182c8:	2301      	movs	r3, #1
 80182ca:	4652      	mov	r2, sl
 80182cc:	4631      	mov	r1, r6
 80182ce:	4628      	mov	r0, r5
 80182d0:	47b8      	blx	r7
 80182d2:	3001      	adds	r0, #1
 80182d4:	f43f aeb0 	beq.w	8018038 <_printf_float+0x98>
 80182d8:	f108 0801 	add.w	r8, r8, #1
 80182dc:	e7ec      	b.n	80182b8 <_printf_float+0x318>
 80182de:	4613      	mov	r3, r2
 80182e0:	4631      	mov	r1, r6
 80182e2:	4642      	mov	r2, r8
 80182e4:	4628      	mov	r0, r5
 80182e6:	47b8      	blx	r7
 80182e8:	3001      	adds	r0, #1
 80182ea:	d1bf      	bne.n	801826c <_printf_float+0x2cc>
 80182ec:	e6a4      	b.n	8018038 <_printf_float+0x98>
 80182ee:	2301      	movs	r3, #1
 80182f0:	4631      	mov	r1, r6
 80182f2:	4628      	mov	r0, r5
 80182f4:	9204      	str	r2, [sp, #16]
 80182f6:	47b8      	blx	r7
 80182f8:	3001      	adds	r0, #1
 80182fa:	f43f ae9d 	beq.w	8018038 <_printf_float+0x98>
 80182fe:	9b05      	ldr	r3, [sp, #20]
 8018300:	9a04      	ldr	r2, [sp, #16]
 8018302:	3301      	adds	r3, #1
 8018304:	9305      	str	r3, [sp, #20]
 8018306:	e7b7      	b.n	8018278 <_printf_float+0x2d8>
 8018308:	4653      	mov	r3, sl
 801830a:	465a      	mov	r2, fp
 801830c:	4631      	mov	r1, r6
 801830e:	4628      	mov	r0, r5
 8018310:	47b8      	blx	r7
 8018312:	3001      	adds	r0, #1
 8018314:	d1be      	bne.n	8018294 <_printf_float+0x2f4>
 8018316:	e68f      	b.n	8018038 <_printf_float+0x98>
 8018318:	9a04      	ldr	r2, [sp, #16]
 801831a:	464b      	mov	r3, r9
 801831c:	4442      	add	r2, r8
 801831e:	4631      	mov	r1, r6
 8018320:	4628      	mov	r0, r5
 8018322:	47b8      	blx	r7
 8018324:	3001      	adds	r0, #1
 8018326:	d1c1      	bne.n	80182ac <_printf_float+0x30c>
 8018328:	e686      	b.n	8018038 <_printf_float+0x98>
 801832a:	9a08      	ldr	r2, [sp, #32]
 801832c:	2a01      	cmp	r2, #1
 801832e:	dc01      	bgt.n	8018334 <_printf_float+0x394>
 8018330:	07db      	lsls	r3, r3, #31
 8018332:	d537      	bpl.n	80183a4 <_printf_float+0x404>
 8018334:	2301      	movs	r3, #1
 8018336:	4642      	mov	r2, r8
 8018338:	4631      	mov	r1, r6
 801833a:	4628      	mov	r0, r5
 801833c:	47b8      	blx	r7
 801833e:	3001      	adds	r0, #1
 8018340:	f43f ae7a 	beq.w	8018038 <_printf_float+0x98>
 8018344:	4653      	mov	r3, sl
 8018346:	465a      	mov	r2, fp
 8018348:	4631      	mov	r1, r6
 801834a:	4628      	mov	r0, r5
 801834c:	47b8      	blx	r7
 801834e:	3001      	adds	r0, #1
 8018350:	f43f ae72 	beq.w	8018038 <_printf_float+0x98>
 8018354:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8018358:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801835c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018360:	9b08      	ldr	r3, [sp, #32]
 8018362:	d01a      	beq.n	801839a <_printf_float+0x3fa>
 8018364:	3b01      	subs	r3, #1
 8018366:	f108 0201 	add.w	r2, r8, #1
 801836a:	4631      	mov	r1, r6
 801836c:	4628      	mov	r0, r5
 801836e:	47b8      	blx	r7
 8018370:	3001      	adds	r0, #1
 8018372:	d10e      	bne.n	8018392 <_printf_float+0x3f2>
 8018374:	e660      	b.n	8018038 <_printf_float+0x98>
 8018376:	2301      	movs	r3, #1
 8018378:	464a      	mov	r2, r9
 801837a:	4631      	mov	r1, r6
 801837c:	4628      	mov	r0, r5
 801837e:	47b8      	blx	r7
 8018380:	3001      	adds	r0, #1
 8018382:	f43f ae59 	beq.w	8018038 <_printf_float+0x98>
 8018386:	f108 0801 	add.w	r8, r8, #1
 801838a:	9b08      	ldr	r3, [sp, #32]
 801838c:	3b01      	subs	r3, #1
 801838e:	4543      	cmp	r3, r8
 8018390:	dcf1      	bgt.n	8018376 <_printf_float+0x3d6>
 8018392:	9b04      	ldr	r3, [sp, #16]
 8018394:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8018398:	e6dd      	b.n	8018156 <_printf_float+0x1b6>
 801839a:	f04f 0800 	mov.w	r8, #0
 801839e:	f104 091a 	add.w	r9, r4, #26
 80183a2:	e7f2      	b.n	801838a <_printf_float+0x3ea>
 80183a4:	2301      	movs	r3, #1
 80183a6:	4642      	mov	r2, r8
 80183a8:	e7df      	b.n	801836a <_printf_float+0x3ca>
 80183aa:	2301      	movs	r3, #1
 80183ac:	464a      	mov	r2, r9
 80183ae:	4631      	mov	r1, r6
 80183b0:	4628      	mov	r0, r5
 80183b2:	47b8      	blx	r7
 80183b4:	3001      	adds	r0, #1
 80183b6:	f43f ae3f 	beq.w	8018038 <_printf_float+0x98>
 80183ba:	f108 0801 	add.w	r8, r8, #1
 80183be:	68e3      	ldr	r3, [r4, #12]
 80183c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80183c2:	1a5b      	subs	r3, r3, r1
 80183c4:	4543      	cmp	r3, r8
 80183c6:	dcf0      	bgt.n	80183aa <_printf_float+0x40a>
 80183c8:	e6f9      	b.n	80181be <_printf_float+0x21e>
 80183ca:	f04f 0800 	mov.w	r8, #0
 80183ce:	f104 0919 	add.w	r9, r4, #25
 80183d2:	e7f4      	b.n	80183be <_printf_float+0x41e>

080183d4 <_printf_common>:
 80183d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80183d8:	4616      	mov	r6, r2
 80183da:	4699      	mov	r9, r3
 80183dc:	688a      	ldr	r2, [r1, #8]
 80183de:	690b      	ldr	r3, [r1, #16]
 80183e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80183e4:	4293      	cmp	r3, r2
 80183e6:	bfb8      	it	lt
 80183e8:	4613      	movlt	r3, r2
 80183ea:	6033      	str	r3, [r6, #0]
 80183ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80183f0:	4607      	mov	r7, r0
 80183f2:	460c      	mov	r4, r1
 80183f4:	b10a      	cbz	r2, 80183fa <_printf_common+0x26>
 80183f6:	3301      	adds	r3, #1
 80183f8:	6033      	str	r3, [r6, #0]
 80183fa:	6823      	ldr	r3, [r4, #0]
 80183fc:	0699      	lsls	r1, r3, #26
 80183fe:	bf42      	ittt	mi
 8018400:	6833      	ldrmi	r3, [r6, #0]
 8018402:	3302      	addmi	r3, #2
 8018404:	6033      	strmi	r3, [r6, #0]
 8018406:	6825      	ldr	r5, [r4, #0]
 8018408:	f015 0506 	ands.w	r5, r5, #6
 801840c:	d106      	bne.n	801841c <_printf_common+0x48>
 801840e:	f104 0a19 	add.w	sl, r4, #25
 8018412:	68e3      	ldr	r3, [r4, #12]
 8018414:	6832      	ldr	r2, [r6, #0]
 8018416:	1a9b      	subs	r3, r3, r2
 8018418:	42ab      	cmp	r3, r5
 801841a:	dc26      	bgt.n	801846a <_printf_common+0x96>
 801841c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8018420:	1e13      	subs	r3, r2, #0
 8018422:	6822      	ldr	r2, [r4, #0]
 8018424:	bf18      	it	ne
 8018426:	2301      	movne	r3, #1
 8018428:	0692      	lsls	r2, r2, #26
 801842a:	d42b      	bmi.n	8018484 <_printf_common+0xb0>
 801842c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018430:	4649      	mov	r1, r9
 8018432:	4638      	mov	r0, r7
 8018434:	47c0      	blx	r8
 8018436:	3001      	adds	r0, #1
 8018438:	d01e      	beq.n	8018478 <_printf_common+0xa4>
 801843a:	6823      	ldr	r3, [r4, #0]
 801843c:	6922      	ldr	r2, [r4, #16]
 801843e:	f003 0306 	and.w	r3, r3, #6
 8018442:	2b04      	cmp	r3, #4
 8018444:	bf02      	ittt	eq
 8018446:	68e5      	ldreq	r5, [r4, #12]
 8018448:	6833      	ldreq	r3, [r6, #0]
 801844a:	1aed      	subeq	r5, r5, r3
 801844c:	68a3      	ldr	r3, [r4, #8]
 801844e:	bf0c      	ite	eq
 8018450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018454:	2500      	movne	r5, #0
 8018456:	4293      	cmp	r3, r2
 8018458:	bfc4      	itt	gt
 801845a:	1a9b      	subgt	r3, r3, r2
 801845c:	18ed      	addgt	r5, r5, r3
 801845e:	2600      	movs	r6, #0
 8018460:	341a      	adds	r4, #26
 8018462:	42b5      	cmp	r5, r6
 8018464:	d11a      	bne.n	801849c <_printf_common+0xc8>
 8018466:	2000      	movs	r0, #0
 8018468:	e008      	b.n	801847c <_printf_common+0xa8>
 801846a:	2301      	movs	r3, #1
 801846c:	4652      	mov	r2, sl
 801846e:	4649      	mov	r1, r9
 8018470:	4638      	mov	r0, r7
 8018472:	47c0      	blx	r8
 8018474:	3001      	adds	r0, #1
 8018476:	d103      	bne.n	8018480 <_printf_common+0xac>
 8018478:	f04f 30ff 	mov.w	r0, #4294967295
 801847c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018480:	3501      	adds	r5, #1
 8018482:	e7c6      	b.n	8018412 <_printf_common+0x3e>
 8018484:	18e1      	adds	r1, r4, r3
 8018486:	1c5a      	adds	r2, r3, #1
 8018488:	2030      	movs	r0, #48	; 0x30
 801848a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801848e:	4422      	add	r2, r4
 8018490:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018494:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8018498:	3302      	adds	r3, #2
 801849a:	e7c7      	b.n	801842c <_printf_common+0x58>
 801849c:	2301      	movs	r3, #1
 801849e:	4622      	mov	r2, r4
 80184a0:	4649      	mov	r1, r9
 80184a2:	4638      	mov	r0, r7
 80184a4:	47c0      	blx	r8
 80184a6:	3001      	adds	r0, #1
 80184a8:	d0e6      	beq.n	8018478 <_printf_common+0xa4>
 80184aa:	3601      	adds	r6, #1
 80184ac:	e7d9      	b.n	8018462 <_printf_common+0x8e>
	...

080184b0 <_printf_i>:
 80184b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80184b4:	7e0f      	ldrb	r7, [r1, #24]
 80184b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80184b8:	2f78      	cmp	r7, #120	; 0x78
 80184ba:	4691      	mov	r9, r2
 80184bc:	4680      	mov	r8, r0
 80184be:	460c      	mov	r4, r1
 80184c0:	469a      	mov	sl, r3
 80184c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80184c6:	d807      	bhi.n	80184d8 <_printf_i+0x28>
 80184c8:	2f62      	cmp	r7, #98	; 0x62
 80184ca:	d80a      	bhi.n	80184e2 <_printf_i+0x32>
 80184cc:	2f00      	cmp	r7, #0
 80184ce:	f000 80d4 	beq.w	801867a <_printf_i+0x1ca>
 80184d2:	2f58      	cmp	r7, #88	; 0x58
 80184d4:	f000 80c0 	beq.w	8018658 <_printf_i+0x1a8>
 80184d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80184dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80184e0:	e03a      	b.n	8018558 <_printf_i+0xa8>
 80184e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80184e6:	2b15      	cmp	r3, #21
 80184e8:	d8f6      	bhi.n	80184d8 <_printf_i+0x28>
 80184ea:	a101      	add	r1, pc, #4	; (adr r1, 80184f0 <_printf_i+0x40>)
 80184ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80184f0:	08018549 	.word	0x08018549
 80184f4:	0801855d 	.word	0x0801855d
 80184f8:	080184d9 	.word	0x080184d9
 80184fc:	080184d9 	.word	0x080184d9
 8018500:	080184d9 	.word	0x080184d9
 8018504:	080184d9 	.word	0x080184d9
 8018508:	0801855d 	.word	0x0801855d
 801850c:	080184d9 	.word	0x080184d9
 8018510:	080184d9 	.word	0x080184d9
 8018514:	080184d9 	.word	0x080184d9
 8018518:	080184d9 	.word	0x080184d9
 801851c:	08018661 	.word	0x08018661
 8018520:	08018589 	.word	0x08018589
 8018524:	0801861b 	.word	0x0801861b
 8018528:	080184d9 	.word	0x080184d9
 801852c:	080184d9 	.word	0x080184d9
 8018530:	08018683 	.word	0x08018683
 8018534:	080184d9 	.word	0x080184d9
 8018538:	08018589 	.word	0x08018589
 801853c:	080184d9 	.word	0x080184d9
 8018540:	080184d9 	.word	0x080184d9
 8018544:	08018623 	.word	0x08018623
 8018548:	682b      	ldr	r3, [r5, #0]
 801854a:	1d1a      	adds	r2, r3, #4
 801854c:	681b      	ldr	r3, [r3, #0]
 801854e:	602a      	str	r2, [r5, #0]
 8018550:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018554:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018558:	2301      	movs	r3, #1
 801855a:	e09f      	b.n	801869c <_printf_i+0x1ec>
 801855c:	6820      	ldr	r0, [r4, #0]
 801855e:	682b      	ldr	r3, [r5, #0]
 8018560:	0607      	lsls	r7, r0, #24
 8018562:	f103 0104 	add.w	r1, r3, #4
 8018566:	6029      	str	r1, [r5, #0]
 8018568:	d501      	bpl.n	801856e <_printf_i+0xbe>
 801856a:	681e      	ldr	r6, [r3, #0]
 801856c:	e003      	b.n	8018576 <_printf_i+0xc6>
 801856e:	0646      	lsls	r6, r0, #25
 8018570:	d5fb      	bpl.n	801856a <_printf_i+0xba>
 8018572:	f9b3 6000 	ldrsh.w	r6, [r3]
 8018576:	2e00      	cmp	r6, #0
 8018578:	da03      	bge.n	8018582 <_printf_i+0xd2>
 801857a:	232d      	movs	r3, #45	; 0x2d
 801857c:	4276      	negs	r6, r6
 801857e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018582:	485a      	ldr	r0, [pc, #360]	; (80186ec <_printf_i+0x23c>)
 8018584:	230a      	movs	r3, #10
 8018586:	e012      	b.n	80185ae <_printf_i+0xfe>
 8018588:	682b      	ldr	r3, [r5, #0]
 801858a:	6820      	ldr	r0, [r4, #0]
 801858c:	1d19      	adds	r1, r3, #4
 801858e:	6029      	str	r1, [r5, #0]
 8018590:	0605      	lsls	r5, r0, #24
 8018592:	d501      	bpl.n	8018598 <_printf_i+0xe8>
 8018594:	681e      	ldr	r6, [r3, #0]
 8018596:	e002      	b.n	801859e <_printf_i+0xee>
 8018598:	0641      	lsls	r1, r0, #25
 801859a:	d5fb      	bpl.n	8018594 <_printf_i+0xe4>
 801859c:	881e      	ldrh	r6, [r3, #0]
 801859e:	4853      	ldr	r0, [pc, #332]	; (80186ec <_printf_i+0x23c>)
 80185a0:	2f6f      	cmp	r7, #111	; 0x6f
 80185a2:	bf0c      	ite	eq
 80185a4:	2308      	moveq	r3, #8
 80185a6:	230a      	movne	r3, #10
 80185a8:	2100      	movs	r1, #0
 80185aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80185ae:	6865      	ldr	r5, [r4, #4]
 80185b0:	60a5      	str	r5, [r4, #8]
 80185b2:	2d00      	cmp	r5, #0
 80185b4:	bfa2      	ittt	ge
 80185b6:	6821      	ldrge	r1, [r4, #0]
 80185b8:	f021 0104 	bicge.w	r1, r1, #4
 80185bc:	6021      	strge	r1, [r4, #0]
 80185be:	b90e      	cbnz	r6, 80185c4 <_printf_i+0x114>
 80185c0:	2d00      	cmp	r5, #0
 80185c2:	d04b      	beq.n	801865c <_printf_i+0x1ac>
 80185c4:	4615      	mov	r5, r2
 80185c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80185ca:	fb03 6711 	mls	r7, r3, r1, r6
 80185ce:	5dc7      	ldrb	r7, [r0, r7]
 80185d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80185d4:	4637      	mov	r7, r6
 80185d6:	42bb      	cmp	r3, r7
 80185d8:	460e      	mov	r6, r1
 80185da:	d9f4      	bls.n	80185c6 <_printf_i+0x116>
 80185dc:	2b08      	cmp	r3, #8
 80185de:	d10b      	bne.n	80185f8 <_printf_i+0x148>
 80185e0:	6823      	ldr	r3, [r4, #0]
 80185e2:	07de      	lsls	r6, r3, #31
 80185e4:	d508      	bpl.n	80185f8 <_printf_i+0x148>
 80185e6:	6923      	ldr	r3, [r4, #16]
 80185e8:	6861      	ldr	r1, [r4, #4]
 80185ea:	4299      	cmp	r1, r3
 80185ec:	bfde      	ittt	le
 80185ee:	2330      	movle	r3, #48	; 0x30
 80185f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80185f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80185f8:	1b52      	subs	r2, r2, r5
 80185fa:	6122      	str	r2, [r4, #16]
 80185fc:	f8cd a000 	str.w	sl, [sp]
 8018600:	464b      	mov	r3, r9
 8018602:	aa03      	add	r2, sp, #12
 8018604:	4621      	mov	r1, r4
 8018606:	4640      	mov	r0, r8
 8018608:	f7ff fee4 	bl	80183d4 <_printf_common>
 801860c:	3001      	adds	r0, #1
 801860e:	d14a      	bne.n	80186a6 <_printf_i+0x1f6>
 8018610:	f04f 30ff 	mov.w	r0, #4294967295
 8018614:	b004      	add	sp, #16
 8018616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801861a:	6823      	ldr	r3, [r4, #0]
 801861c:	f043 0320 	orr.w	r3, r3, #32
 8018620:	6023      	str	r3, [r4, #0]
 8018622:	4833      	ldr	r0, [pc, #204]	; (80186f0 <_printf_i+0x240>)
 8018624:	2778      	movs	r7, #120	; 0x78
 8018626:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801862a:	6823      	ldr	r3, [r4, #0]
 801862c:	6829      	ldr	r1, [r5, #0]
 801862e:	061f      	lsls	r7, r3, #24
 8018630:	f851 6b04 	ldr.w	r6, [r1], #4
 8018634:	d402      	bmi.n	801863c <_printf_i+0x18c>
 8018636:	065f      	lsls	r7, r3, #25
 8018638:	bf48      	it	mi
 801863a:	b2b6      	uxthmi	r6, r6
 801863c:	07df      	lsls	r7, r3, #31
 801863e:	bf48      	it	mi
 8018640:	f043 0320 	orrmi.w	r3, r3, #32
 8018644:	6029      	str	r1, [r5, #0]
 8018646:	bf48      	it	mi
 8018648:	6023      	strmi	r3, [r4, #0]
 801864a:	b91e      	cbnz	r6, 8018654 <_printf_i+0x1a4>
 801864c:	6823      	ldr	r3, [r4, #0]
 801864e:	f023 0320 	bic.w	r3, r3, #32
 8018652:	6023      	str	r3, [r4, #0]
 8018654:	2310      	movs	r3, #16
 8018656:	e7a7      	b.n	80185a8 <_printf_i+0xf8>
 8018658:	4824      	ldr	r0, [pc, #144]	; (80186ec <_printf_i+0x23c>)
 801865a:	e7e4      	b.n	8018626 <_printf_i+0x176>
 801865c:	4615      	mov	r5, r2
 801865e:	e7bd      	b.n	80185dc <_printf_i+0x12c>
 8018660:	682b      	ldr	r3, [r5, #0]
 8018662:	6826      	ldr	r6, [r4, #0]
 8018664:	6961      	ldr	r1, [r4, #20]
 8018666:	1d18      	adds	r0, r3, #4
 8018668:	6028      	str	r0, [r5, #0]
 801866a:	0635      	lsls	r5, r6, #24
 801866c:	681b      	ldr	r3, [r3, #0]
 801866e:	d501      	bpl.n	8018674 <_printf_i+0x1c4>
 8018670:	6019      	str	r1, [r3, #0]
 8018672:	e002      	b.n	801867a <_printf_i+0x1ca>
 8018674:	0670      	lsls	r0, r6, #25
 8018676:	d5fb      	bpl.n	8018670 <_printf_i+0x1c0>
 8018678:	8019      	strh	r1, [r3, #0]
 801867a:	2300      	movs	r3, #0
 801867c:	6123      	str	r3, [r4, #16]
 801867e:	4615      	mov	r5, r2
 8018680:	e7bc      	b.n	80185fc <_printf_i+0x14c>
 8018682:	682b      	ldr	r3, [r5, #0]
 8018684:	1d1a      	adds	r2, r3, #4
 8018686:	602a      	str	r2, [r5, #0]
 8018688:	681d      	ldr	r5, [r3, #0]
 801868a:	6862      	ldr	r2, [r4, #4]
 801868c:	2100      	movs	r1, #0
 801868e:	4628      	mov	r0, r5
 8018690:	f7e7 fe4e 	bl	8000330 <memchr>
 8018694:	b108      	cbz	r0, 801869a <_printf_i+0x1ea>
 8018696:	1b40      	subs	r0, r0, r5
 8018698:	6060      	str	r0, [r4, #4]
 801869a:	6863      	ldr	r3, [r4, #4]
 801869c:	6123      	str	r3, [r4, #16]
 801869e:	2300      	movs	r3, #0
 80186a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80186a4:	e7aa      	b.n	80185fc <_printf_i+0x14c>
 80186a6:	6923      	ldr	r3, [r4, #16]
 80186a8:	462a      	mov	r2, r5
 80186aa:	4649      	mov	r1, r9
 80186ac:	4640      	mov	r0, r8
 80186ae:	47d0      	blx	sl
 80186b0:	3001      	adds	r0, #1
 80186b2:	d0ad      	beq.n	8018610 <_printf_i+0x160>
 80186b4:	6823      	ldr	r3, [r4, #0]
 80186b6:	079b      	lsls	r3, r3, #30
 80186b8:	d413      	bmi.n	80186e2 <_printf_i+0x232>
 80186ba:	68e0      	ldr	r0, [r4, #12]
 80186bc:	9b03      	ldr	r3, [sp, #12]
 80186be:	4298      	cmp	r0, r3
 80186c0:	bfb8      	it	lt
 80186c2:	4618      	movlt	r0, r3
 80186c4:	e7a6      	b.n	8018614 <_printf_i+0x164>
 80186c6:	2301      	movs	r3, #1
 80186c8:	4632      	mov	r2, r6
 80186ca:	4649      	mov	r1, r9
 80186cc:	4640      	mov	r0, r8
 80186ce:	47d0      	blx	sl
 80186d0:	3001      	adds	r0, #1
 80186d2:	d09d      	beq.n	8018610 <_printf_i+0x160>
 80186d4:	3501      	adds	r5, #1
 80186d6:	68e3      	ldr	r3, [r4, #12]
 80186d8:	9903      	ldr	r1, [sp, #12]
 80186da:	1a5b      	subs	r3, r3, r1
 80186dc:	42ab      	cmp	r3, r5
 80186de:	dcf2      	bgt.n	80186c6 <_printf_i+0x216>
 80186e0:	e7eb      	b.n	80186ba <_printf_i+0x20a>
 80186e2:	2500      	movs	r5, #0
 80186e4:	f104 0619 	add.w	r6, r4, #25
 80186e8:	e7f5      	b.n	80186d6 <_printf_i+0x226>
 80186ea:	bf00      	nop
 80186ec:	0801c852 	.word	0x0801c852
 80186f0:	0801c863 	.word	0x0801c863

080186f4 <_scanf_float>:
 80186f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186f8:	b087      	sub	sp, #28
 80186fa:	4617      	mov	r7, r2
 80186fc:	9303      	str	r3, [sp, #12]
 80186fe:	688b      	ldr	r3, [r1, #8]
 8018700:	1e5a      	subs	r2, r3, #1
 8018702:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8018706:	bf83      	ittte	hi
 8018708:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801870c:	195b      	addhi	r3, r3, r5
 801870e:	9302      	strhi	r3, [sp, #8]
 8018710:	2300      	movls	r3, #0
 8018712:	bf86      	itte	hi
 8018714:	f240 135d 	movwhi	r3, #349	; 0x15d
 8018718:	608b      	strhi	r3, [r1, #8]
 801871a:	9302      	strls	r3, [sp, #8]
 801871c:	680b      	ldr	r3, [r1, #0]
 801871e:	468b      	mov	fp, r1
 8018720:	2500      	movs	r5, #0
 8018722:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8018726:	f84b 3b1c 	str.w	r3, [fp], #28
 801872a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801872e:	4680      	mov	r8, r0
 8018730:	460c      	mov	r4, r1
 8018732:	465e      	mov	r6, fp
 8018734:	46aa      	mov	sl, r5
 8018736:	46a9      	mov	r9, r5
 8018738:	9501      	str	r5, [sp, #4]
 801873a:	68a2      	ldr	r2, [r4, #8]
 801873c:	b152      	cbz	r2, 8018754 <_scanf_float+0x60>
 801873e:	683b      	ldr	r3, [r7, #0]
 8018740:	781b      	ldrb	r3, [r3, #0]
 8018742:	2b4e      	cmp	r3, #78	; 0x4e
 8018744:	d864      	bhi.n	8018810 <_scanf_float+0x11c>
 8018746:	2b40      	cmp	r3, #64	; 0x40
 8018748:	d83c      	bhi.n	80187c4 <_scanf_float+0xd0>
 801874a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801874e:	b2c8      	uxtb	r0, r1
 8018750:	280e      	cmp	r0, #14
 8018752:	d93a      	bls.n	80187ca <_scanf_float+0xd6>
 8018754:	f1b9 0f00 	cmp.w	r9, #0
 8018758:	d003      	beq.n	8018762 <_scanf_float+0x6e>
 801875a:	6823      	ldr	r3, [r4, #0]
 801875c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8018760:	6023      	str	r3, [r4, #0]
 8018762:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018766:	f1ba 0f01 	cmp.w	sl, #1
 801876a:	f200 8113 	bhi.w	8018994 <_scanf_float+0x2a0>
 801876e:	455e      	cmp	r6, fp
 8018770:	f200 8105 	bhi.w	801897e <_scanf_float+0x28a>
 8018774:	2501      	movs	r5, #1
 8018776:	4628      	mov	r0, r5
 8018778:	b007      	add	sp, #28
 801877a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801877e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8018782:	2a0d      	cmp	r2, #13
 8018784:	d8e6      	bhi.n	8018754 <_scanf_float+0x60>
 8018786:	a101      	add	r1, pc, #4	; (adr r1, 801878c <_scanf_float+0x98>)
 8018788:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801878c:	080188cb 	.word	0x080188cb
 8018790:	08018755 	.word	0x08018755
 8018794:	08018755 	.word	0x08018755
 8018798:	08018755 	.word	0x08018755
 801879c:	0801892b 	.word	0x0801892b
 80187a0:	08018903 	.word	0x08018903
 80187a4:	08018755 	.word	0x08018755
 80187a8:	08018755 	.word	0x08018755
 80187ac:	080188d9 	.word	0x080188d9
 80187b0:	08018755 	.word	0x08018755
 80187b4:	08018755 	.word	0x08018755
 80187b8:	08018755 	.word	0x08018755
 80187bc:	08018755 	.word	0x08018755
 80187c0:	08018891 	.word	0x08018891
 80187c4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80187c8:	e7db      	b.n	8018782 <_scanf_float+0x8e>
 80187ca:	290e      	cmp	r1, #14
 80187cc:	d8c2      	bhi.n	8018754 <_scanf_float+0x60>
 80187ce:	a001      	add	r0, pc, #4	; (adr r0, 80187d4 <_scanf_float+0xe0>)
 80187d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80187d4:	08018883 	.word	0x08018883
 80187d8:	08018755 	.word	0x08018755
 80187dc:	08018883 	.word	0x08018883
 80187e0:	08018917 	.word	0x08018917
 80187e4:	08018755 	.word	0x08018755
 80187e8:	08018831 	.word	0x08018831
 80187ec:	0801886d 	.word	0x0801886d
 80187f0:	0801886d 	.word	0x0801886d
 80187f4:	0801886d 	.word	0x0801886d
 80187f8:	0801886d 	.word	0x0801886d
 80187fc:	0801886d 	.word	0x0801886d
 8018800:	0801886d 	.word	0x0801886d
 8018804:	0801886d 	.word	0x0801886d
 8018808:	0801886d 	.word	0x0801886d
 801880c:	0801886d 	.word	0x0801886d
 8018810:	2b6e      	cmp	r3, #110	; 0x6e
 8018812:	d809      	bhi.n	8018828 <_scanf_float+0x134>
 8018814:	2b60      	cmp	r3, #96	; 0x60
 8018816:	d8b2      	bhi.n	801877e <_scanf_float+0x8a>
 8018818:	2b54      	cmp	r3, #84	; 0x54
 801881a:	d077      	beq.n	801890c <_scanf_float+0x218>
 801881c:	2b59      	cmp	r3, #89	; 0x59
 801881e:	d199      	bne.n	8018754 <_scanf_float+0x60>
 8018820:	2d07      	cmp	r5, #7
 8018822:	d197      	bne.n	8018754 <_scanf_float+0x60>
 8018824:	2508      	movs	r5, #8
 8018826:	e029      	b.n	801887c <_scanf_float+0x188>
 8018828:	2b74      	cmp	r3, #116	; 0x74
 801882a:	d06f      	beq.n	801890c <_scanf_float+0x218>
 801882c:	2b79      	cmp	r3, #121	; 0x79
 801882e:	e7f6      	b.n	801881e <_scanf_float+0x12a>
 8018830:	6821      	ldr	r1, [r4, #0]
 8018832:	05c8      	lsls	r0, r1, #23
 8018834:	d51a      	bpl.n	801886c <_scanf_float+0x178>
 8018836:	9b02      	ldr	r3, [sp, #8]
 8018838:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801883c:	6021      	str	r1, [r4, #0]
 801883e:	f109 0901 	add.w	r9, r9, #1
 8018842:	b11b      	cbz	r3, 801884c <_scanf_float+0x158>
 8018844:	3b01      	subs	r3, #1
 8018846:	3201      	adds	r2, #1
 8018848:	9302      	str	r3, [sp, #8]
 801884a:	60a2      	str	r2, [r4, #8]
 801884c:	68a3      	ldr	r3, [r4, #8]
 801884e:	3b01      	subs	r3, #1
 8018850:	60a3      	str	r3, [r4, #8]
 8018852:	6923      	ldr	r3, [r4, #16]
 8018854:	3301      	adds	r3, #1
 8018856:	6123      	str	r3, [r4, #16]
 8018858:	687b      	ldr	r3, [r7, #4]
 801885a:	3b01      	subs	r3, #1
 801885c:	2b00      	cmp	r3, #0
 801885e:	607b      	str	r3, [r7, #4]
 8018860:	f340 8084 	ble.w	801896c <_scanf_float+0x278>
 8018864:	683b      	ldr	r3, [r7, #0]
 8018866:	3301      	adds	r3, #1
 8018868:	603b      	str	r3, [r7, #0]
 801886a:	e766      	b.n	801873a <_scanf_float+0x46>
 801886c:	eb1a 0f05 	cmn.w	sl, r5
 8018870:	f47f af70 	bne.w	8018754 <_scanf_float+0x60>
 8018874:	6822      	ldr	r2, [r4, #0]
 8018876:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801887a:	6022      	str	r2, [r4, #0]
 801887c:	f806 3b01 	strb.w	r3, [r6], #1
 8018880:	e7e4      	b.n	801884c <_scanf_float+0x158>
 8018882:	6822      	ldr	r2, [r4, #0]
 8018884:	0610      	lsls	r0, r2, #24
 8018886:	f57f af65 	bpl.w	8018754 <_scanf_float+0x60>
 801888a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801888e:	e7f4      	b.n	801887a <_scanf_float+0x186>
 8018890:	f1ba 0f00 	cmp.w	sl, #0
 8018894:	d10e      	bne.n	80188b4 <_scanf_float+0x1c0>
 8018896:	f1b9 0f00 	cmp.w	r9, #0
 801889a:	d10e      	bne.n	80188ba <_scanf_float+0x1c6>
 801889c:	6822      	ldr	r2, [r4, #0]
 801889e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80188a2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80188a6:	d108      	bne.n	80188ba <_scanf_float+0x1c6>
 80188a8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80188ac:	6022      	str	r2, [r4, #0]
 80188ae:	f04f 0a01 	mov.w	sl, #1
 80188b2:	e7e3      	b.n	801887c <_scanf_float+0x188>
 80188b4:	f1ba 0f02 	cmp.w	sl, #2
 80188b8:	d055      	beq.n	8018966 <_scanf_float+0x272>
 80188ba:	2d01      	cmp	r5, #1
 80188bc:	d002      	beq.n	80188c4 <_scanf_float+0x1d0>
 80188be:	2d04      	cmp	r5, #4
 80188c0:	f47f af48 	bne.w	8018754 <_scanf_float+0x60>
 80188c4:	3501      	adds	r5, #1
 80188c6:	b2ed      	uxtb	r5, r5
 80188c8:	e7d8      	b.n	801887c <_scanf_float+0x188>
 80188ca:	f1ba 0f01 	cmp.w	sl, #1
 80188ce:	f47f af41 	bne.w	8018754 <_scanf_float+0x60>
 80188d2:	f04f 0a02 	mov.w	sl, #2
 80188d6:	e7d1      	b.n	801887c <_scanf_float+0x188>
 80188d8:	b97d      	cbnz	r5, 80188fa <_scanf_float+0x206>
 80188da:	f1b9 0f00 	cmp.w	r9, #0
 80188de:	f47f af3c 	bne.w	801875a <_scanf_float+0x66>
 80188e2:	6822      	ldr	r2, [r4, #0]
 80188e4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80188e8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80188ec:	f47f af39 	bne.w	8018762 <_scanf_float+0x6e>
 80188f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80188f4:	6022      	str	r2, [r4, #0]
 80188f6:	2501      	movs	r5, #1
 80188f8:	e7c0      	b.n	801887c <_scanf_float+0x188>
 80188fa:	2d03      	cmp	r5, #3
 80188fc:	d0e2      	beq.n	80188c4 <_scanf_float+0x1d0>
 80188fe:	2d05      	cmp	r5, #5
 8018900:	e7de      	b.n	80188c0 <_scanf_float+0x1cc>
 8018902:	2d02      	cmp	r5, #2
 8018904:	f47f af26 	bne.w	8018754 <_scanf_float+0x60>
 8018908:	2503      	movs	r5, #3
 801890a:	e7b7      	b.n	801887c <_scanf_float+0x188>
 801890c:	2d06      	cmp	r5, #6
 801890e:	f47f af21 	bne.w	8018754 <_scanf_float+0x60>
 8018912:	2507      	movs	r5, #7
 8018914:	e7b2      	b.n	801887c <_scanf_float+0x188>
 8018916:	6822      	ldr	r2, [r4, #0]
 8018918:	0591      	lsls	r1, r2, #22
 801891a:	f57f af1b 	bpl.w	8018754 <_scanf_float+0x60>
 801891e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8018922:	6022      	str	r2, [r4, #0]
 8018924:	f8cd 9004 	str.w	r9, [sp, #4]
 8018928:	e7a8      	b.n	801887c <_scanf_float+0x188>
 801892a:	6822      	ldr	r2, [r4, #0]
 801892c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8018930:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8018934:	d006      	beq.n	8018944 <_scanf_float+0x250>
 8018936:	0550      	lsls	r0, r2, #21
 8018938:	f57f af0c 	bpl.w	8018754 <_scanf_float+0x60>
 801893c:	f1b9 0f00 	cmp.w	r9, #0
 8018940:	f43f af0f 	beq.w	8018762 <_scanf_float+0x6e>
 8018944:	0591      	lsls	r1, r2, #22
 8018946:	bf58      	it	pl
 8018948:	9901      	ldrpl	r1, [sp, #4]
 801894a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801894e:	bf58      	it	pl
 8018950:	eba9 0101 	subpl.w	r1, r9, r1
 8018954:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8018958:	bf58      	it	pl
 801895a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801895e:	6022      	str	r2, [r4, #0]
 8018960:	f04f 0900 	mov.w	r9, #0
 8018964:	e78a      	b.n	801887c <_scanf_float+0x188>
 8018966:	f04f 0a03 	mov.w	sl, #3
 801896a:	e787      	b.n	801887c <_scanf_float+0x188>
 801896c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018970:	4639      	mov	r1, r7
 8018972:	4640      	mov	r0, r8
 8018974:	4798      	blx	r3
 8018976:	2800      	cmp	r0, #0
 8018978:	f43f aedf 	beq.w	801873a <_scanf_float+0x46>
 801897c:	e6ea      	b.n	8018754 <_scanf_float+0x60>
 801897e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018982:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018986:	463a      	mov	r2, r7
 8018988:	4640      	mov	r0, r8
 801898a:	4798      	blx	r3
 801898c:	6923      	ldr	r3, [r4, #16]
 801898e:	3b01      	subs	r3, #1
 8018990:	6123      	str	r3, [r4, #16]
 8018992:	e6ec      	b.n	801876e <_scanf_float+0x7a>
 8018994:	1e6b      	subs	r3, r5, #1
 8018996:	2b06      	cmp	r3, #6
 8018998:	d825      	bhi.n	80189e6 <_scanf_float+0x2f2>
 801899a:	2d02      	cmp	r5, #2
 801899c:	d836      	bhi.n	8018a0c <_scanf_float+0x318>
 801899e:	455e      	cmp	r6, fp
 80189a0:	f67f aee8 	bls.w	8018774 <_scanf_float+0x80>
 80189a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80189a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80189ac:	463a      	mov	r2, r7
 80189ae:	4640      	mov	r0, r8
 80189b0:	4798      	blx	r3
 80189b2:	6923      	ldr	r3, [r4, #16]
 80189b4:	3b01      	subs	r3, #1
 80189b6:	6123      	str	r3, [r4, #16]
 80189b8:	e7f1      	b.n	801899e <_scanf_float+0x2aa>
 80189ba:	9802      	ldr	r0, [sp, #8]
 80189bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80189c0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80189c4:	9002      	str	r0, [sp, #8]
 80189c6:	463a      	mov	r2, r7
 80189c8:	4640      	mov	r0, r8
 80189ca:	4798      	blx	r3
 80189cc:	6923      	ldr	r3, [r4, #16]
 80189ce:	3b01      	subs	r3, #1
 80189d0:	6123      	str	r3, [r4, #16]
 80189d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80189d6:	fa5f fa8a 	uxtb.w	sl, sl
 80189da:	f1ba 0f02 	cmp.w	sl, #2
 80189de:	d1ec      	bne.n	80189ba <_scanf_float+0x2c6>
 80189e0:	3d03      	subs	r5, #3
 80189e2:	b2ed      	uxtb	r5, r5
 80189e4:	1b76      	subs	r6, r6, r5
 80189e6:	6823      	ldr	r3, [r4, #0]
 80189e8:	05da      	lsls	r2, r3, #23
 80189ea:	d52f      	bpl.n	8018a4c <_scanf_float+0x358>
 80189ec:	055b      	lsls	r3, r3, #21
 80189ee:	d510      	bpl.n	8018a12 <_scanf_float+0x31e>
 80189f0:	455e      	cmp	r6, fp
 80189f2:	f67f aebf 	bls.w	8018774 <_scanf_float+0x80>
 80189f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80189fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80189fe:	463a      	mov	r2, r7
 8018a00:	4640      	mov	r0, r8
 8018a02:	4798      	blx	r3
 8018a04:	6923      	ldr	r3, [r4, #16]
 8018a06:	3b01      	subs	r3, #1
 8018a08:	6123      	str	r3, [r4, #16]
 8018a0a:	e7f1      	b.n	80189f0 <_scanf_float+0x2fc>
 8018a0c:	46aa      	mov	sl, r5
 8018a0e:	9602      	str	r6, [sp, #8]
 8018a10:	e7df      	b.n	80189d2 <_scanf_float+0x2de>
 8018a12:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8018a16:	6923      	ldr	r3, [r4, #16]
 8018a18:	2965      	cmp	r1, #101	; 0x65
 8018a1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8018a1e:	f106 35ff 	add.w	r5, r6, #4294967295
 8018a22:	6123      	str	r3, [r4, #16]
 8018a24:	d00c      	beq.n	8018a40 <_scanf_float+0x34c>
 8018a26:	2945      	cmp	r1, #69	; 0x45
 8018a28:	d00a      	beq.n	8018a40 <_scanf_float+0x34c>
 8018a2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018a2e:	463a      	mov	r2, r7
 8018a30:	4640      	mov	r0, r8
 8018a32:	4798      	blx	r3
 8018a34:	6923      	ldr	r3, [r4, #16]
 8018a36:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8018a3a:	3b01      	subs	r3, #1
 8018a3c:	1eb5      	subs	r5, r6, #2
 8018a3e:	6123      	str	r3, [r4, #16]
 8018a40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018a44:	463a      	mov	r2, r7
 8018a46:	4640      	mov	r0, r8
 8018a48:	4798      	blx	r3
 8018a4a:	462e      	mov	r6, r5
 8018a4c:	6825      	ldr	r5, [r4, #0]
 8018a4e:	f015 0510 	ands.w	r5, r5, #16
 8018a52:	d14d      	bne.n	8018af0 <_scanf_float+0x3fc>
 8018a54:	7035      	strb	r5, [r6, #0]
 8018a56:	6823      	ldr	r3, [r4, #0]
 8018a58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8018a5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8018a60:	d11a      	bne.n	8018a98 <_scanf_float+0x3a4>
 8018a62:	9b01      	ldr	r3, [sp, #4]
 8018a64:	454b      	cmp	r3, r9
 8018a66:	eba3 0209 	sub.w	r2, r3, r9
 8018a6a:	d122      	bne.n	8018ab2 <_scanf_float+0x3be>
 8018a6c:	2200      	movs	r2, #0
 8018a6e:	4659      	mov	r1, fp
 8018a70:	4640      	mov	r0, r8
 8018a72:	f002 fb67 	bl	801b144 <_strtod_r>
 8018a76:	9b03      	ldr	r3, [sp, #12]
 8018a78:	6821      	ldr	r1, [r4, #0]
 8018a7a:	681b      	ldr	r3, [r3, #0]
 8018a7c:	f011 0f02 	tst.w	r1, #2
 8018a80:	f103 0204 	add.w	r2, r3, #4
 8018a84:	d020      	beq.n	8018ac8 <_scanf_float+0x3d4>
 8018a86:	9903      	ldr	r1, [sp, #12]
 8018a88:	600a      	str	r2, [r1, #0]
 8018a8a:	681b      	ldr	r3, [r3, #0]
 8018a8c:	ed83 0b00 	vstr	d0, [r3]
 8018a90:	68e3      	ldr	r3, [r4, #12]
 8018a92:	3301      	adds	r3, #1
 8018a94:	60e3      	str	r3, [r4, #12]
 8018a96:	e66e      	b.n	8018776 <_scanf_float+0x82>
 8018a98:	9b04      	ldr	r3, [sp, #16]
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d0e6      	beq.n	8018a6c <_scanf_float+0x378>
 8018a9e:	9905      	ldr	r1, [sp, #20]
 8018aa0:	230a      	movs	r3, #10
 8018aa2:	462a      	mov	r2, r5
 8018aa4:	3101      	adds	r1, #1
 8018aa6:	4640      	mov	r0, r8
 8018aa8:	f002 fbd4 	bl	801b254 <_strtol_r>
 8018aac:	9b04      	ldr	r3, [sp, #16]
 8018aae:	9e05      	ldr	r6, [sp, #20]
 8018ab0:	1ac2      	subs	r2, r0, r3
 8018ab2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8018ab6:	429e      	cmp	r6, r3
 8018ab8:	bf28      	it	cs
 8018aba:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8018abe:	490d      	ldr	r1, [pc, #52]	; (8018af4 <_scanf_float+0x400>)
 8018ac0:	4630      	mov	r0, r6
 8018ac2:	f000 f8dd 	bl	8018c80 <siprintf>
 8018ac6:	e7d1      	b.n	8018a6c <_scanf_float+0x378>
 8018ac8:	f011 0f04 	tst.w	r1, #4
 8018acc:	9903      	ldr	r1, [sp, #12]
 8018ace:	600a      	str	r2, [r1, #0]
 8018ad0:	d1db      	bne.n	8018a8a <_scanf_float+0x396>
 8018ad2:	eeb4 0b40 	vcmp.f64	d0, d0
 8018ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ada:	681e      	ldr	r6, [r3, #0]
 8018adc:	d705      	bvc.n	8018aea <_scanf_float+0x3f6>
 8018ade:	4806      	ldr	r0, [pc, #24]	; (8018af8 <_scanf_float+0x404>)
 8018ae0:	f000 f9c0 	bl	8018e64 <nanf>
 8018ae4:	ed86 0a00 	vstr	s0, [r6]
 8018ae8:	e7d2      	b.n	8018a90 <_scanf_float+0x39c>
 8018aea:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8018aee:	e7f9      	b.n	8018ae4 <_scanf_float+0x3f0>
 8018af0:	2500      	movs	r5, #0
 8018af2:	e640      	b.n	8018776 <_scanf_float+0x82>
 8018af4:	0801c874 	.word	0x0801c874
 8018af8:	0801cc05 	.word	0x0801cc05

08018afc <std>:
 8018afc:	2300      	movs	r3, #0
 8018afe:	b510      	push	{r4, lr}
 8018b00:	4604      	mov	r4, r0
 8018b02:	e9c0 3300 	strd	r3, r3, [r0]
 8018b06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018b0a:	6083      	str	r3, [r0, #8]
 8018b0c:	8181      	strh	r1, [r0, #12]
 8018b0e:	6643      	str	r3, [r0, #100]	; 0x64
 8018b10:	81c2      	strh	r2, [r0, #14]
 8018b12:	6183      	str	r3, [r0, #24]
 8018b14:	4619      	mov	r1, r3
 8018b16:	2208      	movs	r2, #8
 8018b18:	305c      	adds	r0, #92	; 0x5c
 8018b1a:	f000 f914 	bl	8018d46 <memset>
 8018b1e:	4b0d      	ldr	r3, [pc, #52]	; (8018b54 <std+0x58>)
 8018b20:	6263      	str	r3, [r4, #36]	; 0x24
 8018b22:	4b0d      	ldr	r3, [pc, #52]	; (8018b58 <std+0x5c>)
 8018b24:	62a3      	str	r3, [r4, #40]	; 0x28
 8018b26:	4b0d      	ldr	r3, [pc, #52]	; (8018b5c <std+0x60>)
 8018b28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8018b2a:	4b0d      	ldr	r3, [pc, #52]	; (8018b60 <std+0x64>)
 8018b2c:	6323      	str	r3, [r4, #48]	; 0x30
 8018b2e:	4b0d      	ldr	r3, [pc, #52]	; (8018b64 <std+0x68>)
 8018b30:	6224      	str	r4, [r4, #32]
 8018b32:	429c      	cmp	r4, r3
 8018b34:	d006      	beq.n	8018b44 <std+0x48>
 8018b36:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8018b3a:	4294      	cmp	r4, r2
 8018b3c:	d002      	beq.n	8018b44 <std+0x48>
 8018b3e:	33d0      	adds	r3, #208	; 0xd0
 8018b40:	429c      	cmp	r4, r3
 8018b42:	d105      	bne.n	8018b50 <std+0x54>
 8018b44:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8018b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018b4c:	f000 b978 	b.w	8018e40 <__retarget_lock_init_recursive>
 8018b50:	bd10      	pop	{r4, pc}
 8018b52:	bf00      	nop
 8018b54:	08018cc1 	.word	0x08018cc1
 8018b58:	08018ce3 	.word	0x08018ce3
 8018b5c:	08018d1b 	.word	0x08018d1b
 8018b60:	08018d3f 	.word	0x08018d3f
 8018b64:	24003230 	.word	0x24003230

08018b68 <stdio_exit_handler>:
 8018b68:	4a02      	ldr	r2, [pc, #8]	; (8018b74 <stdio_exit_handler+0xc>)
 8018b6a:	4903      	ldr	r1, [pc, #12]	; (8018b78 <stdio_exit_handler+0x10>)
 8018b6c:	4803      	ldr	r0, [pc, #12]	; (8018b7c <stdio_exit_handler+0x14>)
 8018b6e:	f000 b869 	b.w	8018c44 <_fwalk_sglue>
 8018b72:	bf00      	nop
 8018b74:	2400012c 	.word	0x2400012c
 8018b78:	0801b615 	.word	0x0801b615
 8018b7c:	24000138 	.word	0x24000138

08018b80 <cleanup_stdio>:
 8018b80:	6841      	ldr	r1, [r0, #4]
 8018b82:	4b0c      	ldr	r3, [pc, #48]	; (8018bb4 <cleanup_stdio+0x34>)
 8018b84:	4299      	cmp	r1, r3
 8018b86:	b510      	push	{r4, lr}
 8018b88:	4604      	mov	r4, r0
 8018b8a:	d001      	beq.n	8018b90 <cleanup_stdio+0x10>
 8018b8c:	f002 fd42 	bl	801b614 <_fflush_r>
 8018b90:	68a1      	ldr	r1, [r4, #8]
 8018b92:	4b09      	ldr	r3, [pc, #36]	; (8018bb8 <cleanup_stdio+0x38>)
 8018b94:	4299      	cmp	r1, r3
 8018b96:	d002      	beq.n	8018b9e <cleanup_stdio+0x1e>
 8018b98:	4620      	mov	r0, r4
 8018b9a:	f002 fd3b 	bl	801b614 <_fflush_r>
 8018b9e:	68e1      	ldr	r1, [r4, #12]
 8018ba0:	4b06      	ldr	r3, [pc, #24]	; (8018bbc <cleanup_stdio+0x3c>)
 8018ba2:	4299      	cmp	r1, r3
 8018ba4:	d004      	beq.n	8018bb0 <cleanup_stdio+0x30>
 8018ba6:	4620      	mov	r0, r4
 8018ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018bac:	f002 bd32 	b.w	801b614 <_fflush_r>
 8018bb0:	bd10      	pop	{r4, pc}
 8018bb2:	bf00      	nop
 8018bb4:	24003230 	.word	0x24003230
 8018bb8:	24003298 	.word	0x24003298
 8018bbc:	24003300 	.word	0x24003300

08018bc0 <global_stdio_init.part.0>:
 8018bc0:	b510      	push	{r4, lr}
 8018bc2:	4b0b      	ldr	r3, [pc, #44]	; (8018bf0 <global_stdio_init.part.0+0x30>)
 8018bc4:	4c0b      	ldr	r4, [pc, #44]	; (8018bf4 <global_stdio_init.part.0+0x34>)
 8018bc6:	4a0c      	ldr	r2, [pc, #48]	; (8018bf8 <global_stdio_init.part.0+0x38>)
 8018bc8:	601a      	str	r2, [r3, #0]
 8018bca:	4620      	mov	r0, r4
 8018bcc:	2200      	movs	r2, #0
 8018bce:	2104      	movs	r1, #4
 8018bd0:	f7ff ff94 	bl	8018afc <std>
 8018bd4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8018bd8:	2201      	movs	r2, #1
 8018bda:	2109      	movs	r1, #9
 8018bdc:	f7ff ff8e 	bl	8018afc <std>
 8018be0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8018be4:	2202      	movs	r2, #2
 8018be6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018bea:	2112      	movs	r1, #18
 8018bec:	f7ff bf86 	b.w	8018afc <std>
 8018bf0:	24003368 	.word	0x24003368
 8018bf4:	24003230 	.word	0x24003230
 8018bf8:	08018b69 	.word	0x08018b69

08018bfc <__sfp_lock_acquire>:
 8018bfc:	4801      	ldr	r0, [pc, #4]	; (8018c04 <__sfp_lock_acquire+0x8>)
 8018bfe:	f000 b920 	b.w	8018e42 <__retarget_lock_acquire_recursive>
 8018c02:	bf00      	nop
 8018c04:	24003371 	.word	0x24003371

08018c08 <__sfp_lock_release>:
 8018c08:	4801      	ldr	r0, [pc, #4]	; (8018c10 <__sfp_lock_release+0x8>)
 8018c0a:	f000 b91b 	b.w	8018e44 <__retarget_lock_release_recursive>
 8018c0e:	bf00      	nop
 8018c10:	24003371 	.word	0x24003371

08018c14 <__sinit>:
 8018c14:	b510      	push	{r4, lr}
 8018c16:	4604      	mov	r4, r0
 8018c18:	f7ff fff0 	bl	8018bfc <__sfp_lock_acquire>
 8018c1c:	6a23      	ldr	r3, [r4, #32]
 8018c1e:	b11b      	cbz	r3, 8018c28 <__sinit+0x14>
 8018c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018c24:	f7ff bff0 	b.w	8018c08 <__sfp_lock_release>
 8018c28:	4b04      	ldr	r3, [pc, #16]	; (8018c3c <__sinit+0x28>)
 8018c2a:	6223      	str	r3, [r4, #32]
 8018c2c:	4b04      	ldr	r3, [pc, #16]	; (8018c40 <__sinit+0x2c>)
 8018c2e:	681b      	ldr	r3, [r3, #0]
 8018c30:	2b00      	cmp	r3, #0
 8018c32:	d1f5      	bne.n	8018c20 <__sinit+0xc>
 8018c34:	f7ff ffc4 	bl	8018bc0 <global_stdio_init.part.0>
 8018c38:	e7f2      	b.n	8018c20 <__sinit+0xc>
 8018c3a:	bf00      	nop
 8018c3c:	08018b81 	.word	0x08018b81
 8018c40:	24003368 	.word	0x24003368

08018c44 <_fwalk_sglue>:
 8018c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018c48:	4607      	mov	r7, r0
 8018c4a:	4688      	mov	r8, r1
 8018c4c:	4614      	mov	r4, r2
 8018c4e:	2600      	movs	r6, #0
 8018c50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018c54:	f1b9 0901 	subs.w	r9, r9, #1
 8018c58:	d505      	bpl.n	8018c66 <_fwalk_sglue+0x22>
 8018c5a:	6824      	ldr	r4, [r4, #0]
 8018c5c:	2c00      	cmp	r4, #0
 8018c5e:	d1f7      	bne.n	8018c50 <_fwalk_sglue+0xc>
 8018c60:	4630      	mov	r0, r6
 8018c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018c66:	89ab      	ldrh	r3, [r5, #12]
 8018c68:	2b01      	cmp	r3, #1
 8018c6a:	d907      	bls.n	8018c7c <_fwalk_sglue+0x38>
 8018c6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018c70:	3301      	adds	r3, #1
 8018c72:	d003      	beq.n	8018c7c <_fwalk_sglue+0x38>
 8018c74:	4629      	mov	r1, r5
 8018c76:	4638      	mov	r0, r7
 8018c78:	47c0      	blx	r8
 8018c7a:	4306      	orrs	r6, r0
 8018c7c:	3568      	adds	r5, #104	; 0x68
 8018c7e:	e7e9      	b.n	8018c54 <_fwalk_sglue+0x10>

08018c80 <siprintf>:
 8018c80:	b40e      	push	{r1, r2, r3}
 8018c82:	b500      	push	{lr}
 8018c84:	b09c      	sub	sp, #112	; 0x70
 8018c86:	ab1d      	add	r3, sp, #116	; 0x74
 8018c88:	9002      	str	r0, [sp, #8]
 8018c8a:	9006      	str	r0, [sp, #24]
 8018c8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018c90:	4809      	ldr	r0, [pc, #36]	; (8018cb8 <siprintf+0x38>)
 8018c92:	9107      	str	r1, [sp, #28]
 8018c94:	9104      	str	r1, [sp, #16]
 8018c96:	4909      	ldr	r1, [pc, #36]	; (8018cbc <siprintf+0x3c>)
 8018c98:	f853 2b04 	ldr.w	r2, [r3], #4
 8018c9c:	9105      	str	r1, [sp, #20]
 8018c9e:	6800      	ldr	r0, [r0, #0]
 8018ca0:	9301      	str	r3, [sp, #4]
 8018ca2:	a902      	add	r1, sp, #8
 8018ca4:	f002 fb32 	bl	801b30c <_svfiprintf_r>
 8018ca8:	9b02      	ldr	r3, [sp, #8]
 8018caa:	2200      	movs	r2, #0
 8018cac:	701a      	strb	r2, [r3, #0]
 8018cae:	b01c      	add	sp, #112	; 0x70
 8018cb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8018cb4:	b003      	add	sp, #12
 8018cb6:	4770      	bx	lr
 8018cb8:	24000184 	.word	0x24000184
 8018cbc:	ffff0208 	.word	0xffff0208

08018cc0 <__sread>:
 8018cc0:	b510      	push	{r4, lr}
 8018cc2:	460c      	mov	r4, r1
 8018cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018cc8:	f000 f86c 	bl	8018da4 <_read_r>
 8018ccc:	2800      	cmp	r0, #0
 8018cce:	bfab      	itete	ge
 8018cd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018cd2:	89a3      	ldrhlt	r3, [r4, #12]
 8018cd4:	181b      	addge	r3, r3, r0
 8018cd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018cda:	bfac      	ite	ge
 8018cdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8018cde:	81a3      	strhlt	r3, [r4, #12]
 8018ce0:	bd10      	pop	{r4, pc}

08018ce2 <__swrite>:
 8018ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ce6:	461f      	mov	r7, r3
 8018ce8:	898b      	ldrh	r3, [r1, #12]
 8018cea:	05db      	lsls	r3, r3, #23
 8018cec:	4605      	mov	r5, r0
 8018cee:	460c      	mov	r4, r1
 8018cf0:	4616      	mov	r6, r2
 8018cf2:	d505      	bpl.n	8018d00 <__swrite+0x1e>
 8018cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018cf8:	2302      	movs	r3, #2
 8018cfa:	2200      	movs	r2, #0
 8018cfc:	f000 f840 	bl	8018d80 <_lseek_r>
 8018d00:	89a3      	ldrh	r3, [r4, #12]
 8018d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018d0a:	81a3      	strh	r3, [r4, #12]
 8018d0c:	4632      	mov	r2, r6
 8018d0e:	463b      	mov	r3, r7
 8018d10:	4628      	mov	r0, r5
 8018d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018d16:	f000 b857 	b.w	8018dc8 <_write_r>

08018d1a <__sseek>:
 8018d1a:	b510      	push	{r4, lr}
 8018d1c:	460c      	mov	r4, r1
 8018d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d22:	f000 f82d 	bl	8018d80 <_lseek_r>
 8018d26:	1c43      	adds	r3, r0, #1
 8018d28:	89a3      	ldrh	r3, [r4, #12]
 8018d2a:	bf15      	itete	ne
 8018d2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8018d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8018d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018d36:	81a3      	strheq	r3, [r4, #12]
 8018d38:	bf18      	it	ne
 8018d3a:	81a3      	strhne	r3, [r4, #12]
 8018d3c:	bd10      	pop	{r4, pc}

08018d3e <__sclose>:
 8018d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d42:	f000 b80d 	b.w	8018d60 <_close_r>

08018d46 <memset>:
 8018d46:	4402      	add	r2, r0
 8018d48:	4603      	mov	r3, r0
 8018d4a:	4293      	cmp	r3, r2
 8018d4c:	d100      	bne.n	8018d50 <memset+0xa>
 8018d4e:	4770      	bx	lr
 8018d50:	f803 1b01 	strb.w	r1, [r3], #1
 8018d54:	e7f9      	b.n	8018d4a <memset+0x4>
	...

08018d58 <_localeconv_r>:
 8018d58:	4800      	ldr	r0, [pc, #0]	; (8018d5c <_localeconv_r+0x4>)
 8018d5a:	4770      	bx	lr
 8018d5c:	24000278 	.word	0x24000278

08018d60 <_close_r>:
 8018d60:	b538      	push	{r3, r4, r5, lr}
 8018d62:	4d06      	ldr	r5, [pc, #24]	; (8018d7c <_close_r+0x1c>)
 8018d64:	2300      	movs	r3, #0
 8018d66:	4604      	mov	r4, r0
 8018d68:	4608      	mov	r0, r1
 8018d6a:	602b      	str	r3, [r5, #0]
 8018d6c:	f7eb f915 	bl	8003f9a <_close>
 8018d70:	1c43      	adds	r3, r0, #1
 8018d72:	d102      	bne.n	8018d7a <_close_r+0x1a>
 8018d74:	682b      	ldr	r3, [r5, #0]
 8018d76:	b103      	cbz	r3, 8018d7a <_close_r+0x1a>
 8018d78:	6023      	str	r3, [r4, #0]
 8018d7a:	bd38      	pop	{r3, r4, r5, pc}
 8018d7c:	2400336c 	.word	0x2400336c

08018d80 <_lseek_r>:
 8018d80:	b538      	push	{r3, r4, r5, lr}
 8018d82:	4d07      	ldr	r5, [pc, #28]	; (8018da0 <_lseek_r+0x20>)
 8018d84:	4604      	mov	r4, r0
 8018d86:	4608      	mov	r0, r1
 8018d88:	4611      	mov	r1, r2
 8018d8a:	2200      	movs	r2, #0
 8018d8c:	602a      	str	r2, [r5, #0]
 8018d8e:	461a      	mov	r2, r3
 8018d90:	f7eb f92a 	bl	8003fe8 <_lseek>
 8018d94:	1c43      	adds	r3, r0, #1
 8018d96:	d102      	bne.n	8018d9e <_lseek_r+0x1e>
 8018d98:	682b      	ldr	r3, [r5, #0]
 8018d9a:	b103      	cbz	r3, 8018d9e <_lseek_r+0x1e>
 8018d9c:	6023      	str	r3, [r4, #0]
 8018d9e:	bd38      	pop	{r3, r4, r5, pc}
 8018da0:	2400336c 	.word	0x2400336c

08018da4 <_read_r>:
 8018da4:	b538      	push	{r3, r4, r5, lr}
 8018da6:	4d07      	ldr	r5, [pc, #28]	; (8018dc4 <_read_r+0x20>)
 8018da8:	4604      	mov	r4, r0
 8018daa:	4608      	mov	r0, r1
 8018dac:	4611      	mov	r1, r2
 8018dae:	2200      	movs	r2, #0
 8018db0:	602a      	str	r2, [r5, #0]
 8018db2:	461a      	mov	r2, r3
 8018db4:	f7eb f8b8 	bl	8003f28 <_read>
 8018db8:	1c43      	adds	r3, r0, #1
 8018dba:	d102      	bne.n	8018dc2 <_read_r+0x1e>
 8018dbc:	682b      	ldr	r3, [r5, #0]
 8018dbe:	b103      	cbz	r3, 8018dc2 <_read_r+0x1e>
 8018dc0:	6023      	str	r3, [r4, #0]
 8018dc2:	bd38      	pop	{r3, r4, r5, pc}
 8018dc4:	2400336c 	.word	0x2400336c

08018dc8 <_write_r>:
 8018dc8:	b538      	push	{r3, r4, r5, lr}
 8018dca:	4d07      	ldr	r5, [pc, #28]	; (8018de8 <_write_r+0x20>)
 8018dcc:	4604      	mov	r4, r0
 8018dce:	4608      	mov	r0, r1
 8018dd0:	4611      	mov	r1, r2
 8018dd2:	2200      	movs	r2, #0
 8018dd4:	602a      	str	r2, [r5, #0]
 8018dd6:	461a      	mov	r2, r3
 8018dd8:	f7eb f8c3 	bl	8003f62 <_write>
 8018ddc:	1c43      	adds	r3, r0, #1
 8018dde:	d102      	bne.n	8018de6 <_write_r+0x1e>
 8018de0:	682b      	ldr	r3, [r5, #0]
 8018de2:	b103      	cbz	r3, 8018de6 <_write_r+0x1e>
 8018de4:	6023      	str	r3, [r4, #0]
 8018de6:	bd38      	pop	{r3, r4, r5, pc}
 8018de8:	2400336c 	.word	0x2400336c

08018dec <__errno>:
 8018dec:	4b01      	ldr	r3, [pc, #4]	; (8018df4 <__errno+0x8>)
 8018dee:	6818      	ldr	r0, [r3, #0]
 8018df0:	4770      	bx	lr
 8018df2:	bf00      	nop
 8018df4:	24000184 	.word	0x24000184

08018df8 <__libc_init_array>:
 8018df8:	b570      	push	{r4, r5, r6, lr}
 8018dfa:	4d0d      	ldr	r5, [pc, #52]	; (8018e30 <__libc_init_array+0x38>)
 8018dfc:	4c0d      	ldr	r4, [pc, #52]	; (8018e34 <__libc_init_array+0x3c>)
 8018dfe:	1b64      	subs	r4, r4, r5
 8018e00:	10a4      	asrs	r4, r4, #2
 8018e02:	2600      	movs	r6, #0
 8018e04:	42a6      	cmp	r6, r4
 8018e06:	d109      	bne.n	8018e1c <__libc_init_array+0x24>
 8018e08:	4d0b      	ldr	r5, [pc, #44]	; (8018e38 <__libc_init_array+0x40>)
 8018e0a:	4c0c      	ldr	r4, [pc, #48]	; (8018e3c <__libc_init_array+0x44>)
 8018e0c:	f003 fb0c 	bl	801c428 <_init>
 8018e10:	1b64      	subs	r4, r4, r5
 8018e12:	10a4      	asrs	r4, r4, #2
 8018e14:	2600      	movs	r6, #0
 8018e16:	42a6      	cmp	r6, r4
 8018e18:	d105      	bne.n	8018e26 <__libc_init_array+0x2e>
 8018e1a:	bd70      	pop	{r4, r5, r6, pc}
 8018e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8018e20:	4798      	blx	r3
 8018e22:	3601      	adds	r6, #1
 8018e24:	e7ee      	b.n	8018e04 <__libc_init_array+0xc>
 8018e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8018e2a:	4798      	blx	r3
 8018e2c:	3601      	adds	r6, #1
 8018e2e:	e7f2      	b.n	8018e16 <__libc_init_array+0x1e>
 8018e30:	0801cc70 	.word	0x0801cc70
 8018e34:	0801cc70 	.word	0x0801cc70
 8018e38:	0801cc70 	.word	0x0801cc70
 8018e3c:	0801cc74 	.word	0x0801cc74

08018e40 <__retarget_lock_init_recursive>:
 8018e40:	4770      	bx	lr

08018e42 <__retarget_lock_acquire_recursive>:
 8018e42:	4770      	bx	lr

08018e44 <__retarget_lock_release_recursive>:
 8018e44:	4770      	bx	lr

08018e46 <memcpy>:
 8018e46:	440a      	add	r2, r1
 8018e48:	4291      	cmp	r1, r2
 8018e4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8018e4e:	d100      	bne.n	8018e52 <memcpy+0xc>
 8018e50:	4770      	bx	lr
 8018e52:	b510      	push	{r4, lr}
 8018e54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018e58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018e5c:	4291      	cmp	r1, r2
 8018e5e:	d1f9      	bne.n	8018e54 <memcpy+0xe>
 8018e60:	bd10      	pop	{r4, pc}
	...

08018e64 <nanf>:
 8018e64:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8018e6c <nanf+0x8>
 8018e68:	4770      	bx	lr
 8018e6a:	bf00      	nop
 8018e6c:	7fc00000 	.word	0x7fc00000

08018e70 <quorem>:
 8018e70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e74:	6903      	ldr	r3, [r0, #16]
 8018e76:	690c      	ldr	r4, [r1, #16]
 8018e78:	42a3      	cmp	r3, r4
 8018e7a:	4607      	mov	r7, r0
 8018e7c:	db7e      	blt.n	8018f7c <quorem+0x10c>
 8018e7e:	3c01      	subs	r4, #1
 8018e80:	f101 0814 	add.w	r8, r1, #20
 8018e84:	f100 0514 	add.w	r5, r0, #20
 8018e88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018e8c:	9301      	str	r3, [sp, #4]
 8018e8e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018e92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018e96:	3301      	adds	r3, #1
 8018e98:	429a      	cmp	r2, r3
 8018e9a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8018e9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018ea2:	fbb2 f6f3 	udiv	r6, r2, r3
 8018ea6:	d331      	bcc.n	8018f0c <quorem+0x9c>
 8018ea8:	f04f 0e00 	mov.w	lr, #0
 8018eac:	4640      	mov	r0, r8
 8018eae:	46ac      	mov	ip, r5
 8018eb0:	46f2      	mov	sl, lr
 8018eb2:	f850 2b04 	ldr.w	r2, [r0], #4
 8018eb6:	b293      	uxth	r3, r2
 8018eb8:	fb06 e303 	mla	r3, r6, r3, lr
 8018ebc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8018ec0:	0c1a      	lsrs	r2, r3, #16
 8018ec2:	b29b      	uxth	r3, r3
 8018ec4:	ebaa 0303 	sub.w	r3, sl, r3
 8018ec8:	f8dc a000 	ldr.w	sl, [ip]
 8018ecc:	fa13 f38a 	uxtah	r3, r3, sl
 8018ed0:	fb06 220e 	mla	r2, r6, lr, r2
 8018ed4:	9300      	str	r3, [sp, #0]
 8018ed6:	9b00      	ldr	r3, [sp, #0]
 8018ed8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8018edc:	b292      	uxth	r2, r2
 8018ede:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8018ee2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8018ee6:	f8bd 3000 	ldrh.w	r3, [sp]
 8018eea:	4581      	cmp	r9, r0
 8018eec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018ef0:	f84c 3b04 	str.w	r3, [ip], #4
 8018ef4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8018ef8:	d2db      	bcs.n	8018eb2 <quorem+0x42>
 8018efa:	f855 300b 	ldr.w	r3, [r5, fp]
 8018efe:	b92b      	cbnz	r3, 8018f0c <quorem+0x9c>
 8018f00:	9b01      	ldr	r3, [sp, #4]
 8018f02:	3b04      	subs	r3, #4
 8018f04:	429d      	cmp	r5, r3
 8018f06:	461a      	mov	r2, r3
 8018f08:	d32c      	bcc.n	8018f64 <quorem+0xf4>
 8018f0a:	613c      	str	r4, [r7, #16]
 8018f0c:	4638      	mov	r0, r7
 8018f0e:	f001 f969 	bl	801a1e4 <__mcmp>
 8018f12:	2800      	cmp	r0, #0
 8018f14:	db22      	blt.n	8018f5c <quorem+0xec>
 8018f16:	3601      	adds	r6, #1
 8018f18:	4629      	mov	r1, r5
 8018f1a:	2000      	movs	r0, #0
 8018f1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8018f20:	f8d1 c000 	ldr.w	ip, [r1]
 8018f24:	b293      	uxth	r3, r2
 8018f26:	1ac3      	subs	r3, r0, r3
 8018f28:	0c12      	lsrs	r2, r2, #16
 8018f2a:	fa13 f38c 	uxtah	r3, r3, ip
 8018f2e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8018f32:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8018f36:	b29b      	uxth	r3, r3
 8018f38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018f3c:	45c1      	cmp	r9, r8
 8018f3e:	f841 3b04 	str.w	r3, [r1], #4
 8018f42:	ea4f 4022 	mov.w	r0, r2, asr #16
 8018f46:	d2e9      	bcs.n	8018f1c <quorem+0xac>
 8018f48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018f4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018f50:	b922      	cbnz	r2, 8018f5c <quorem+0xec>
 8018f52:	3b04      	subs	r3, #4
 8018f54:	429d      	cmp	r5, r3
 8018f56:	461a      	mov	r2, r3
 8018f58:	d30a      	bcc.n	8018f70 <quorem+0x100>
 8018f5a:	613c      	str	r4, [r7, #16]
 8018f5c:	4630      	mov	r0, r6
 8018f5e:	b003      	add	sp, #12
 8018f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f64:	6812      	ldr	r2, [r2, #0]
 8018f66:	3b04      	subs	r3, #4
 8018f68:	2a00      	cmp	r2, #0
 8018f6a:	d1ce      	bne.n	8018f0a <quorem+0x9a>
 8018f6c:	3c01      	subs	r4, #1
 8018f6e:	e7c9      	b.n	8018f04 <quorem+0x94>
 8018f70:	6812      	ldr	r2, [r2, #0]
 8018f72:	3b04      	subs	r3, #4
 8018f74:	2a00      	cmp	r2, #0
 8018f76:	d1f0      	bne.n	8018f5a <quorem+0xea>
 8018f78:	3c01      	subs	r4, #1
 8018f7a:	e7eb      	b.n	8018f54 <quorem+0xe4>
 8018f7c:	2000      	movs	r0, #0
 8018f7e:	e7ee      	b.n	8018f5e <quorem+0xee>

08018f80 <_dtoa_r>:
 8018f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f84:	ed2d 8b02 	vpush	{d8}
 8018f88:	69c5      	ldr	r5, [r0, #28]
 8018f8a:	b091      	sub	sp, #68	; 0x44
 8018f8c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8018f90:	ec59 8b10 	vmov	r8, r9, d0
 8018f94:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8018f96:	9106      	str	r1, [sp, #24]
 8018f98:	4606      	mov	r6, r0
 8018f9a:	9208      	str	r2, [sp, #32]
 8018f9c:	930c      	str	r3, [sp, #48]	; 0x30
 8018f9e:	b975      	cbnz	r5, 8018fbe <_dtoa_r+0x3e>
 8018fa0:	2010      	movs	r0, #16
 8018fa2:	f000 fda5 	bl	8019af0 <malloc>
 8018fa6:	4602      	mov	r2, r0
 8018fa8:	61f0      	str	r0, [r6, #28]
 8018faa:	b920      	cbnz	r0, 8018fb6 <_dtoa_r+0x36>
 8018fac:	4ba6      	ldr	r3, [pc, #664]	; (8019248 <_dtoa_r+0x2c8>)
 8018fae:	21ef      	movs	r1, #239	; 0xef
 8018fb0:	48a6      	ldr	r0, [pc, #664]	; (801924c <_dtoa_r+0x2cc>)
 8018fb2:	f002 fb9d 	bl	801b6f0 <__assert_func>
 8018fb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8018fba:	6005      	str	r5, [r0, #0]
 8018fbc:	60c5      	str	r5, [r0, #12]
 8018fbe:	69f3      	ldr	r3, [r6, #28]
 8018fc0:	6819      	ldr	r1, [r3, #0]
 8018fc2:	b151      	cbz	r1, 8018fda <_dtoa_r+0x5a>
 8018fc4:	685a      	ldr	r2, [r3, #4]
 8018fc6:	604a      	str	r2, [r1, #4]
 8018fc8:	2301      	movs	r3, #1
 8018fca:	4093      	lsls	r3, r2
 8018fcc:	608b      	str	r3, [r1, #8]
 8018fce:	4630      	mov	r0, r6
 8018fd0:	f000 fe82 	bl	8019cd8 <_Bfree>
 8018fd4:	69f3      	ldr	r3, [r6, #28]
 8018fd6:	2200      	movs	r2, #0
 8018fd8:	601a      	str	r2, [r3, #0]
 8018fda:	f1b9 0300 	subs.w	r3, r9, #0
 8018fde:	bfbb      	ittet	lt
 8018fe0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8018fe4:	9303      	strlt	r3, [sp, #12]
 8018fe6:	2300      	movge	r3, #0
 8018fe8:	2201      	movlt	r2, #1
 8018fea:	bfac      	ite	ge
 8018fec:	6023      	strge	r3, [r4, #0]
 8018fee:	6022      	strlt	r2, [r4, #0]
 8018ff0:	4b97      	ldr	r3, [pc, #604]	; (8019250 <_dtoa_r+0x2d0>)
 8018ff2:	9c03      	ldr	r4, [sp, #12]
 8018ff4:	43a3      	bics	r3, r4
 8018ff6:	d11c      	bne.n	8019032 <_dtoa_r+0xb2>
 8018ff8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018ffa:	f242 730f 	movw	r3, #9999	; 0x270f
 8018ffe:	6013      	str	r3, [r2, #0]
 8019000:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8019004:	ea53 0308 	orrs.w	r3, r3, r8
 8019008:	f000 84fb 	beq.w	8019a02 <_dtoa_r+0xa82>
 801900c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801900e:	b963      	cbnz	r3, 801902a <_dtoa_r+0xaa>
 8019010:	4b90      	ldr	r3, [pc, #576]	; (8019254 <_dtoa_r+0x2d4>)
 8019012:	e020      	b.n	8019056 <_dtoa_r+0xd6>
 8019014:	4b90      	ldr	r3, [pc, #576]	; (8019258 <_dtoa_r+0x2d8>)
 8019016:	9301      	str	r3, [sp, #4]
 8019018:	3308      	adds	r3, #8
 801901a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801901c:	6013      	str	r3, [r2, #0]
 801901e:	9801      	ldr	r0, [sp, #4]
 8019020:	b011      	add	sp, #68	; 0x44
 8019022:	ecbd 8b02 	vpop	{d8}
 8019026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801902a:	4b8a      	ldr	r3, [pc, #552]	; (8019254 <_dtoa_r+0x2d4>)
 801902c:	9301      	str	r3, [sp, #4]
 801902e:	3303      	adds	r3, #3
 8019030:	e7f3      	b.n	801901a <_dtoa_r+0x9a>
 8019032:	ed9d 8b02 	vldr	d8, [sp, #8]
 8019036:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801903a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801903e:	d10c      	bne.n	801905a <_dtoa_r+0xda>
 8019040:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019042:	2301      	movs	r3, #1
 8019044:	6013      	str	r3, [r2, #0]
 8019046:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019048:	2b00      	cmp	r3, #0
 801904a:	f000 84d7 	beq.w	80199fc <_dtoa_r+0xa7c>
 801904e:	4b83      	ldr	r3, [pc, #524]	; (801925c <_dtoa_r+0x2dc>)
 8019050:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8019052:	6013      	str	r3, [r2, #0]
 8019054:	3b01      	subs	r3, #1
 8019056:	9301      	str	r3, [sp, #4]
 8019058:	e7e1      	b.n	801901e <_dtoa_r+0x9e>
 801905a:	aa0e      	add	r2, sp, #56	; 0x38
 801905c:	a90f      	add	r1, sp, #60	; 0x3c
 801905e:	4630      	mov	r0, r6
 8019060:	eeb0 0b48 	vmov.f64	d0, d8
 8019064:	f001 f9d4 	bl	801a410 <__d2b>
 8019068:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801906c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801906e:	4605      	mov	r5, r0
 8019070:	2b00      	cmp	r3, #0
 8019072:	d046      	beq.n	8019102 <_dtoa_r+0x182>
 8019074:	eeb0 7b48 	vmov.f64	d7, d8
 8019078:	ee18 1a90 	vmov	r1, s17
 801907c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8019080:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8019084:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8019088:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801908c:	2000      	movs	r0, #0
 801908e:	ee07 1a90 	vmov	s15, r1
 8019092:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8019096:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8019230 <_dtoa_r+0x2b0>
 801909a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801909e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8019238 <_dtoa_r+0x2b8>
 80190a2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80190a6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8019240 <_dtoa_r+0x2c0>
 80190aa:	ee07 3a90 	vmov	s15, r3
 80190ae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80190b2:	eeb0 7b46 	vmov.f64	d7, d6
 80190b6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80190ba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80190be:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80190c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190c6:	ee16 ba90 	vmov	fp, s13
 80190ca:	9009      	str	r0, [sp, #36]	; 0x24
 80190cc:	d508      	bpl.n	80190e0 <_dtoa_r+0x160>
 80190ce:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80190d2:	eeb4 6b47 	vcmp.f64	d6, d7
 80190d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190da:	bf18      	it	ne
 80190dc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80190e0:	f1bb 0f16 	cmp.w	fp, #22
 80190e4:	d82b      	bhi.n	801913e <_dtoa_r+0x1be>
 80190e6:	495e      	ldr	r1, [pc, #376]	; (8019260 <_dtoa_r+0x2e0>)
 80190e8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80190ec:	ed91 7b00 	vldr	d7, [r1]
 80190f0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80190f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80190f8:	d501      	bpl.n	80190fe <_dtoa_r+0x17e>
 80190fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80190fe:	2100      	movs	r1, #0
 8019100:	e01e      	b.n	8019140 <_dtoa_r+0x1c0>
 8019102:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019104:	4413      	add	r3, r2
 8019106:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801910a:	2920      	cmp	r1, #32
 801910c:	bfc1      	itttt	gt
 801910e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8019112:	408c      	lslgt	r4, r1
 8019114:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8019118:	fa28 f101 	lsrgt.w	r1, r8, r1
 801911c:	bfd6      	itet	le
 801911e:	f1c1 0120 	rsble	r1, r1, #32
 8019122:	4321      	orrgt	r1, r4
 8019124:	fa08 f101 	lslle.w	r1, r8, r1
 8019128:	ee07 1a90 	vmov	s15, r1
 801912c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8019130:	3b01      	subs	r3, #1
 8019132:	ee17 1a90 	vmov	r1, s15
 8019136:	2001      	movs	r0, #1
 8019138:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801913c:	e7a7      	b.n	801908e <_dtoa_r+0x10e>
 801913e:	2101      	movs	r1, #1
 8019140:	1ad2      	subs	r2, r2, r3
 8019142:	1e53      	subs	r3, r2, #1
 8019144:	9305      	str	r3, [sp, #20]
 8019146:	bf45      	ittet	mi
 8019148:	f1c2 0301 	rsbmi	r3, r2, #1
 801914c:	9304      	strmi	r3, [sp, #16]
 801914e:	2300      	movpl	r3, #0
 8019150:	2300      	movmi	r3, #0
 8019152:	bf4c      	ite	mi
 8019154:	9305      	strmi	r3, [sp, #20]
 8019156:	9304      	strpl	r3, [sp, #16]
 8019158:	f1bb 0f00 	cmp.w	fp, #0
 801915c:	910b      	str	r1, [sp, #44]	; 0x2c
 801915e:	db18      	blt.n	8019192 <_dtoa_r+0x212>
 8019160:	9b05      	ldr	r3, [sp, #20]
 8019162:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8019166:	445b      	add	r3, fp
 8019168:	9305      	str	r3, [sp, #20]
 801916a:	2300      	movs	r3, #0
 801916c:	9a06      	ldr	r2, [sp, #24]
 801916e:	2a09      	cmp	r2, #9
 8019170:	d848      	bhi.n	8019204 <_dtoa_r+0x284>
 8019172:	2a05      	cmp	r2, #5
 8019174:	bfc4      	itt	gt
 8019176:	3a04      	subgt	r2, #4
 8019178:	9206      	strgt	r2, [sp, #24]
 801917a:	9a06      	ldr	r2, [sp, #24]
 801917c:	f1a2 0202 	sub.w	r2, r2, #2
 8019180:	bfcc      	ite	gt
 8019182:	2400      	movgt	r4, #0
 8019184:	2401      	movle	r4, #1
 8019186:	2a03      	cmp	r2, #3
 8019188:	d847      	bhi.n	801921a <_dtoa_r+0x29a>
 801918a:	e8df f002 	tbb	[pc, r2]
 801918e:	2d0b      	.short	0x2d0b
 8019190:	392b      	.short	0x392b
 8019192:	9b04      	ldr	r3, [sp, #16]
 8019194:	2200      	movs	r2, #0
 8019196:	eba3 030b 	sub.w	r3, r3, fp
 801919a:	9304      	str	r3, [sp, #16]
 801919c:	920a      	str	r2, [sp, #40]	; 0x28
 801919e:	f1cb 0300 	rsb	r3, fp, #0
 80191a2:	e7e3      	b.n	801916c <_dtoa_r+0x1ec>
 80191a4:	2200      	movs	r2, #0
 80191a6:	9207      	str	r2, [sp, #28]
 80191a8:	9a08      	ldr	r2, [sp, #32]
 80191aa:	2a00      	cmp	r2, #0
 80191ac:	dc38      	bgt.n	8019220 <_dtoa_r+0x2a0>
 80191ae:	f04f 0a01 	mov.w	sl, #1
 80191b2:	46d1      	mov	r9, sl
 80191b4:	4652      	mov	r2, sl
 80191b6:	f8cd a020 	str.w	sl, [sp, #32]
 80191ba:	69f7      	ldr	r7, [r6, #28]
 80191bc:	2100      	movs	r1, #0
 80191be:	2004      	movs	r0, #4
 80191c0:	f100 0c14 	add.w	ip, r0, #20
 80191c4:	4594      	cmp	ip, r2
 80191c6:	d930      	bls.n	801922a <_dtoa_r+0x2aa>
 80191c8:	6079      	str	r1, [r7, #4]
 80191ca:	4630      	mov	r0, r6
 80191cc:	930d      	str	r3, [sp, #52]	; 0x34
 80191ce:	f000 fd43 	bl	8019c58 <_Balloc>
 80191d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80191d4:	9001      	str	r0, [sp, #4]
 80191d6:	4602      	mov	r2, r0
 80191d8:	2800      	cmp	r0, #0
 80191da:	d145      	bne.n	8019268 <_dtoa_r+0x2e8>
 80191dc:	4b21      	ldr	r3, [pc, #132]	; (8019264 <_dtoa_r+0x2e4>)
 80191de:	f240 11af 	movw	r1, #431	; 0x1af
 80191e2:	e6e5      	b.n	8018fb0 <_dtoa_r+0x30>
 80191e4:	2201      	movs	r2, #1
 80191e6:	e7de      	b.n	80191a6 <_dtoa_r+0x226>
 80191e8:	2200      	movs	r2, #0
 80191ea:	9207      	str	r2, [sp, #28]
 80191ec:	9a08      	ldr	r2, [sp, #32]
 80191ee:	eb0b 0a02 	add.w	sl, fp, r2
 80191f2:	f10a 0901 	add.w	r9, sl, #1
 80191f6:	464a      	mov	r2, r9
 80191f8:	2a01      	cmp	r2, #1
 80191fa:	bfb8      	it	lt
 80191fc:	2201      	movlt	r2, #1
 80191fe:	e7dc      	b.n	80191ba <_dtoa_r+0x23a>
 8019200:	2201      	movs	r2, #1
 8019202:	e7f2      	b.n	80191ea <_dtoa_r+0x26a>
 8019204:	2401      	movs	r4, #1
 8019206:	2200      	movs	r2, #0
 8019208:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801920c:	f04f 3aff 	mov.w	sl, #4294967295
 8019210:	2100      	movs	r1, #0
 8019212:	46d1      	mov	r9, sl
 8019214:	2212      	movs	r2, #18
 8019216:	9108      	str	r1, [sp, #32]
 8019218:	e7cf      	b.n	80191ba <_dtoa_r+0x23a>
 801921a:	2201      	movs	r2, #1
 801921c:	9207      	str	r2, [sp, #28]
 801921e:	e7f5      	b.n	801920c <_dtoa_r+0x28c>
 8019220:	f8dd a020 	ldr.w	sl, [sp, #32]
 8019224:	46d1      	mov	r9, sl
 8019226:	4652      	mov	r2, sl
 8019228:	e7c7      	b.n	80191ba <_dtoa_r+0x23a>
 801922a:	3101      	adds	r1, #1
 801922c:	0040      	lsls	r0, r0, #1
 801922e:	e7c7      	b.n	80191c0 <_dtoa_r+0x240>
 8019230:	636f4361 	.word	0x636f4361
 8019234:	3fd287a7 	.word	0x3fd287a7
 8019238:	8b60c8b3 	.word	0x8b60c8b3
 801923c:	3fc68a28 	.word	0x3fc68a28
 8019240:	509f79fb 	.word	0x509f79fb
 8019244:	3fd34413 	.word	0x3fd34413
 8019248:	0801c886 	.word	0x0801c886
 801924c:	0801c89d 	.word	0x0801c89d
 8019250:	7ff00000 	.word	0x7ff00000
 8019254:	0801c882 	.word	0x0801c882
 8019258:	0801c879 	.word	0x0801c879
 801925c:	0801c851 	.word	0x0801c851
 8019260:	0801c988 	.word	0x0801c988
 8019264:	0801c8f5 	.word	0x0801c8f5
 8019268:	69f2      	ldr	r2, [r6, #28]
 801926a:	9901      	ldr	r1, [sp, #4]
 801926c:	6011      	str	r1, [r2, #0]
 801926e:	f1b9 0f0e 	cmp.w	r9, #14
 8019272:	d86c      	bhi.n	801934e <_dtoa_r+0x3ce>
 8019274:	2c00      	cmp	r4, #0
 8019276:	d06a      	beq.n	801934e <_dtoa_r+0x3ce>
 8019278:	f1bb 0f00 	cmp.w	fp, #0
 801927c:	f340 80a0 	ble.w	80193c0 <_dtoa_r+0x440>
 8019280:	4ac1      	ldr	r2, [pc, #772]	; (8019588 <_dtoa_r+0x608>)
 8019282:	f00b 010f 	and.w	r1, fp, #15
 8019286:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801928a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801928e:	ed92 7b00 	vldr	d7, [r2]
 8019292:	ea4f 122b 	mov.w	r2, fp, asr #4
 8019296:	f000 8087 	beq.w	80193a8 <_dtoa_r+0x428>
 801929a:	49bc      	ldr	r1, [pc, #752]	; (801958c <_dtoa_r+0x60c>)
 801929c:	ed91 6b08 	vldr	d6, [r1, #32]
 80192a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80192a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80192a8:	f002 020f 	and.w	r2, r2, #15
 80192ac:	2103      	movs	r1, #3
 80192ae:	48b7      	ldr	r0, [pc, #732]	; (801958c <_dtoa_r+0x60c>)
 80192b0:	2a00      	cmp	r2, #0
 80192b2:	d17b      	bne.n	80193ac <_dtoa_r+0x42c>
 80192b4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80192b8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80192bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80192c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80192c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80192c6:	2a00      	cmp	r2, #0
 80192c8:	f000 80a0 	beq.w	801940c <_dtoa_r+0x48c>
 80192cc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80192d0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80192d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192d8:	f140 8098 	bpl.w	801940c <_dtoa_r+0x48c>
 80192dc:	f1b9 0f00 	cmp.w	r9, #0
 80192e0:	f000 8094 	beq.w	801940c <_dtoa_r+0x48c>
 80192e4:	f1ba 0f00 	cmp.w	sl, #0
 80192e8:	dd2f      	ble.n	801934a <_dtoa_r+0x3ca>
 80192ea:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80192ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80192f2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80192f6:	f10b 32ff 	add.w	r2, fp, #4294967295
 80192fa:	3101      	adds	r1, #1
 80192fc:	4654      	mov	r4, sl
 80192fe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8019302:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8019306:	ee07 1a90 	vmov	s15, r1
 801930a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801930e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8019312:	ee15 7a90 	vmov	r7, s11
 8019316:	ec51 0b15 	vmov	r0, r1, d5
 801931a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801931e:	2c00      	cmp	r4, #0
 8019320:	d177      	bne.n	8019412 <_dtoa_r+0x492>
 8019322:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8019326:	ee36 6b47 	vsub.f64	d6, d6, d7
 801932a:	ec41 0b17 	vmov	d7, r0, r1
 801932e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019336:	f300 826a 	bgt.w	801980e <_dtoa_r+0x88e>
 801933a:	eeb1 7b47 	vneg.f64	d7, d7
 801933e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019346:	f100 8260 	bmi.w	801980a <_dtoa_r+0x88a>
 801934a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801934e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019350:	2a00      	cmp	r2, #0
 8019352:	f2c0 811d 	blt.w	8019590 <_dtoa_r+0x610>
 8019356:	f1bb 0f0e 	cmp.w	fp, #14
 801935a:	f300 8119 	bgt.w	8019590 <_dtoa_r+0x610>
 801935e:	4b8a      	ldr	r3, [pc, #552]	; (8019588 <_dtoa_r+0x608>)
 8019360:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8019364:	ed93 6b00 	vldr	d6, [r3]
 8019368:	9b08      	ldr	r3, [sp, #32]
 801936a:	2b00      	cmp	r3, #0
 801936c:	f280 80b7 	bge.w	80194de <_dtoa_r+0x55e>
 8019370:	f1b9 0f00 	cmp.w	r9, #0
 8019374:	f300 80b3 	bgt.w	80194de <_dtoa_r+0x55e>
 8019378:	f040 8246 	bne.w	8019808 <_dtoa_r+0x888>
 801937c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8019380:	ee26 6b07 	vmul.f64	d6, d6, d7
 8019384:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019388:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801938c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019390:	464c      	mov	r4, r9
 8019392:	464f      	mov	r7, r9
 8019394:	f280 821c 	bge.w	80197d0 <_dtoa_r+0x850>
 8019398:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801939c:	2331      	movs	r3, #49	; 0x31
 801939e:	f808 3b01 	strb.w	r3, [r8], #1
 80193a2:	f10b 0b01 	add.w	fp, fp, #1
 80193a6:	e218      	b.n	80197da <_dtoa_r+0x85a>
 80193a8:	2102      	movs	r1, #2
 80193aa:	e780      	b.n	80192ae <_dtoa_r+0x32e>
 80193ac:	07d4      	lsls	r4, r2, #31
 80193ae:	d504      	bpl.n	80193ba <_dtoa_r+0x43a>
 80193b0:	ed90 6b00 	vldr	d6, [r0]
 80193b4:	3101      	adds	r1, #1
 80193b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80193ba:	1052      	asrs	r2, r2, #1
 80193bc:	3008      	adds	r0, #8
 80193be:	e777      	b.n	80192b0 <_dtoa_r+0x330>
 80193c0:	d022      	beq.n	8019408 <_dtoa_r+0x488>
 80193c2:	f1cb 0200 	rsb	r2, fp, #0
 80193c6:	4970      	ldr	r1, [pc, #448]	; (8019588 <_dtoa_r+0x608>)
 80193c8:	f002 000f 	and.w	r0, r2, #15
 80193cc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80193d0:	ed91 7b00 	vldr	d7, [r1]
 80193d4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80193d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80193dc:	486b      	ldr	r0, [pc, #428]	; (801958c <_dtoa_r+0x60c>)
 80193de:	1112      	asrs	r2, r2, #4
 80193e0:	2400      	movs	r4, #0
 80193e2:	2102      	movs	r1, #2
 80193e4:	b92a      	cbnz	r2, 80193f2 <_dtoa_r+0x472>
 80193e6:	2c00      	cmp	r4, #0
 80193e8:	f43f af6a 	beq.w	80192c0 <_dtoa_r+0x340>
 80193ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80193f0:	e766      	b.n	80192c0 <_dtoa_r+0x340>
 80193f2:	07d7      	lsls	r7, r2, #31
 80193f4:	d505      	bpl.n	8019402 <_dtoa_r+0x482>
 80193f6:	ed90 6b00 	vldr	d6, [r0]
 80193fa:	3101      	adds	r1, #1
 80193fc:	2401      	movs	r4, #1
 80193fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8019402:	1052      	asrs	r2, r2, #1
 8019404:	3008      	adds	r0, #8
 8019406:	e7ed      	b.n	80193e4 <_dtoa_r+0x464>
 8019408:	2102      	movs	r1, #2
 801940a:	e759      	b.n	80192c0 <_dtoa_r+0x340>
 801940c:	465a      	mov	r2, fp
 801940e:	464c      	mov	r4, r9
 8019410:	e775      	b.n	80192fe <_dtoa_r+0x37e>
 8019412:	ec41 0b17 	vmov	d7, r0, r1
 8019416:	495c      	ldr	r1, [pc, #368]	; (8019588 <_dtoa_r+0x608>)
 8019418:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801941c:	ed11 4b02 	vldr	d4, [r1, #-8]
 8019420:	9901      	ldr	r1, [sp, #4]
 8019422:	440c      	add	r4, r1
 8019424:	9907      	ldr	r1, [sp, #28]
 8019426:	b351      	cbz	r1, 801947e <_dtoa_r+0x4fe>
 8019428:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801942c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8019430:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019434:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8019438:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801943c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8019440:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8019444:	ee14 1a90 	vmov	r1, s9
 8019448:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801944c:	3130      	adds	r1, #48	; 0x30
 801944e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8019452:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8019456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801945a:	f808 1b01 	strb.w	r1, [r8], #1
 801945e:	d439      	bmi.n	80194d4 <_dtoa_r+0x554>
 8019460:	ee32 5b46 	vsub.f64	d5, d2, d6
 8019464:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8019468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801946c:	d472      	bmi.n	8019554 <_dtoa_r+0x5d4>
 801946e:	45a0      	cmp	r8, r4
 8019470:	f43f af6b 	beq.w	801934a <_dtoa_r+0x3ca>
 8019474:	ee27 7b03 	vmul.f64	d7, d7, d3
 8019478:	ee26 6b03 	vmul.f64	d6, d6, d3
 801947c:	e7e0      	b.n	8019440 <_dtoa_r+0x4c0>
 801947e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019482:	ee27 7b04 	vmul.f64	d7, d7, d4
 8019486:	4620      	mov	r0, r4
 8019488:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801948c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8019490:	ee14 1a90 	vmov	r1, s9
 8019494:	3130      	adds	r1, #48	; 0x30
 8019496:	f808 1b01 	strb.w	r1, [r8], #1
 801949a:	45a0      	cmp	r8, r4
 801949c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80194a0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80194a4:	d118      	bne.n	80194d8 <_dtoa_r+0x558>
 80194a6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80194aa:	ee37 4b05 	vadd.f64	d4, d7, d5
 80194ae:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80194b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194b6:	dc4d      	bgt.n	8019554 <_dtoa_r+0x5d4>
 80194b8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80194bc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80194c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194c4:	f57f af41 	bpl.w	801934a <_dtoa_r+0x3ca>
 80194c8:	4680      	mov	r8, r0
 80194ca:	3801      	subs	r0, #1
 80194cc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80194d0:	2b30      	cmp	r3, #48	; 0x30
 80194d2:	d0f9      	beq.n	80194c8 <_dtoa_r+0x548>
 80194d4:	4693      	mov	fp, r2
 80194d6:	e02a      	b.n	801952e <_dtoa_r+0x5ae>
 80194d8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80194dc:	e7d6      	b.n	801948c <_dtoa_r+0x50c>
 80194de:	ed9d 7b02 	vldr	d7, [sp, #8]
 80194e2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80194e6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80194ea:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80194ee:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80194f2:	ee15 3a10 	vmov	r3, s10
 80194f6:	3330      	adds	r3, #48	; 0x30
 80194f8:	f808 3b01 	strb.w	r3, [r8], #1
 80194fc:	9b01      	ldr	r3, [sp, #4]
 80194fe:	eba8 0303 	sub.w	r3, r8, r3
 8019502:	4599      	cmp	r9, r3
 8019504:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8019508:	eea3 7b46 	vfms.f64	d7, d3, d6
 801950c:	d133      	bne.n	8019576 <_dtoa_r+0x5f6>
 801950e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8019512:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8019516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801951a:	dc1a      	bgt.n	8019552 <_dtoa_r+0x5d2>
 801951c:	eeb4 7b46 	vcmp.f64	d7, d6
 8019520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019524:	d103      	bne.n	801952e <_dtoa_r+0x5ae>
 8019526:	ee15 3a10 	vmov	r3, s10
 801952a:	07d9      	lsls	r1, r3, #31
 801952c:	d411      	bmi.n	8019552 <_dtoa_r+0x5d2>
 801952e:	4629      	mov	r1, r5
 8019530:	4630      	mov	r0, r6
 8019532:	f000 fbd1 	bl	8019cd8 <_Bfree>
 8019536:	2300      	movs	r3, #0
 8019538:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801953a:	f888 3000 	strb.w	r3, [r8]
 801953e:	f10b 0301 	add.w	r3, fp, #1
 8019542:	6013      	str	r3, [r2, #0]
 8019544:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019546:	2b00      	cmp	r3, #0
 8019548:	f43f ad69 	beq.w	801901e <_dtoa_r+0x9e>
 801954c:	f8c3 8000 	str.w	r8, [r3]
 8019550:	e565      	b.n	801901e <_dtoa_r+0x9e>
 8019552:	465a      	mov	r2, fp
 8019554:	4643      	mov	r3, r8
 8019556:	4698      	mov	r8, r3
 8019558:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801955c:	2939      	cmp	r1, #57	; 0x39
 801955e:	d106      	bne.n	801956e <_dtoa_r+0x5ee>
 8019560:	9901      	ldr	r1, [sp, #4]
 8019562:	4299      	cmp	r1, r3
 8019564:	d1f7      	bne.n	8019556 <_dtoa_r+0x5d6>
 8019566:	9801      	ldr	r0, [sp, #4]
 8019568:	2130      	movs	r1, #48	; 0x30
 801956a:	3201      	adds	r2, #1
 801956c:	7001      	strb	r1, [r0, #0]
 801956e:	7819      	ldrb	r1, [r3, #0]
 8019570:	3101      	adds	r1, #1
 8019572:	7019      	strb	r1, [r3, #0]
 8019574:	e7ae      	b.n	80194d4 <_dtoa_r+0x554>
 8019576:	ee27 7b04 	vmul.f64	d7, d7, d4
 801957a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801957e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019582:	d1b2      	bne.n	80194ea <_dtoa_r+0x56a>
 8019584:	e7d3      	b.n	801952e <_dtoa_r+0x5ae>
 8019586:	bf00      	nop
 8019588:	0801c988 	.word	0x0801c988
 801958c:	0801c960 	.word	0x0801c960
 8019590:	9907      	ldr	r1, [sp, #28]
 8019592:	2900      	cmp	r1, #0
 8019594:	f000 80d0 	beq.w	8019738 <_dtoa_r+0x7b8>
 8019598:	9906      	ldr	r1, [sp, #24]
 801959a:	2901      	cmp	r1, #1
 801959c:	f300 80b4 	bgt.w	8019708 <_dtoa_r+0x788>
 80195a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80195a2:	2900      	cmp	r1, #0
 80195a4:	f000 80ac 	beq.w	8019700 <_dtoa_r+0x780>
 80195a8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80195ac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80195b0:	461c      	mov	r4, r3
 80195b2:	9309      	str	r3, [sp, #36]	; 0x24
 80195b4:	9b04      	ldr	r3, [sp, #16]
 80195b6:	4413      	add	r3, r2
 80195b8:	9304      	str	r3, [sp, #16]
 80195ba:	9b05      	ldr	r3, [sp, #20]
 80195bc:	2101      	movs	r1, #1
 80195be:	4413      	add	r3, r2
 80195c0:	4630      	mov	r0, r6
 80195c2:	9305      	str	r3, [sp, #20]
 80195c4:	f000 fc88 	bl	8019ed8 <__i2b>
 80195c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80195ca:	4607      	mov	r7, r0
 80195cc:	f1b8 0f00 	cmp.w	r8, #0
 80195d0:	d00d      	beq.n	80195ee <_dtoa_r+0x66e>
 80195d2:	9a05      	ldr	r2, [sp, #20]
 80195d4:	2a00      	cmp	r2, #0
 80195d6:	dd0a      	ble.n	80195ee <_dtoa_r+0x66e>
 80195d8:	4542      	cmp	r2, r8
 80195da:	9904      	ldr	r1, [sp, #16]
 80195dc:	bfa8      	it	ge
 80195de:	4642      	movge	r2, r8
 80195e0:	1a89      	subs	r1, r1, r2
 80195e2:	9104      	str	r1, [sp, #16]
 80195e4:	9905      	ldr	r1, [sp, #20]
 80195e6:	eba8 0802 	sub.w	r8, r8, r2
 80195ea:	1a8a      	subs	r2, r1, r2
 80195ec:	9205      	str	r2, [sp, #20]
 80195ee:	b303      	cbz	r3, 8019632 <_dtoa_r+0x6b2>
 80195f0:	9a07      	ldr	r2, [sp, #28]
 80195f2:	2a00      	cmp	r2, #0
 80195f4:	f000 80a5 	beq.w	8019742 <_dtoa_r+0x7c2>
 80195f8:	2c00      	cmp	r4, #0
 80195fa:	dd13      	ble.n	8019624 <_dtoa_r+0x6a4>
 80195fc:	4639      	mov	r1, r7
 80195fe:	4622      	mov	r2, r4
 8019600:	4630      	mov	r0, r6
 8019602:	930d      	str	r3, [sp, #52]	; 0x34
 8019604:	f000 fd28 	bl	801a058 <__pow5mult>
 8019608:	462a      	mov	r2, r5
 801960a:	4601      	mov	r1, r0
 801960c:	4607      	mov	r7, r0
 801960e:	4630      	mov	r0, r6
 8019610:	f000 fc78 	bl	8019f04 <__multiply>
 8019614:	4629      	mov	r1, r5
 8019616:	9009      	str	r0, [sp, #36]	; 0x24
 8019618:	4630      	mov	r0, r6
 801961a:	f000 fb5d 	bl	8019cd8 <_Bfree>
 801961e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019620:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019622:	4615      	mov	r5, r2
 8019624:	1b1a      	subs	r2, r3, r4
 8019626:	d004      	beq.n	8019632 <_dtoa_r+0x6b2>
 8019628:	4629      	mov	r1, r5
 801962a:	4630      	mov	r0, r6
 801962c:	f000 fd14 	bl	801a058 <__pow5mult>
 8019630:	4605      	mov	r5, r0
 8019632:	2101      	movs	r1, #1
 8019634:	4630      	mov	r0, r6
 8019636:	f000 fc4f 	bl	8019ed8 <__i2b>
 801963a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801963c:	2b00      	cmp	r3, #0
 801963e:	4604      	mov	r4, r0
 8019640:	f340 8081 	ble.w	8019746 <_dtoa_r+0x7c6>
 8019644:	461a      	mov	r2, r3
 8019646:	4601      	mov	r1, r0
 8019648:	4630      	mov	r0, r6
 801964a:	f000 fd05 	bl	801a058 <__pow5mult>
 801964e:	9b06      	ldr	r3, [sp, #24]
 8019650:	2b01      	cmp	r3, #1
 8019652:	4604      	mov	r4, r0
 8019654:	dd7a      	ble.n	801974c <_dtoa_r+0x7cc>
 8019656:	2300      	movs	r3, #0
 8019658:	9309      	str	r3, [sp, #36]	; 0x24
 801965a:	6922      	ldr	r2, [r4, #16]
 801965c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8019660:	6910      	ldr	r0, [r2, #16]
 8019662:	f000 fbeb 	bl	8019e3c <__hi0bits>
 8019666:	f1c0 0020 	rsb	r0, r0, #32
 801966a:	9b05      	ldr	r3, [sp, #20]
 801966c:	4418      	add	r0, r3
 801966e:	f010 001f 	ands.w	r0, r0, #31
 8019672:	f000 8093 	beq.w	801979c <_dtoa_r+0x81c>
 8019676:	f1c0 0220 	rsb	r2, r0, #32
 801967a:	2a04      	cmp	r2, #4
 801967c:	f340 8085 	ble.w	801978a <_dtoa_r+0x80a>
 8019680:	9b04      	ldr	r3, [sp, #16]
 8019682:	f1c0 001c 	rsb	r0, r0, #28
 8019686:	4403      	add	r3, r0
 8019688:	9304      	str	r3, [sp, #16]
 801968a:	9b05      	ldr	r3, [sp, #20]
 801968c:	4480      	add	r8, r0
 801968e:	4403      	add	r3, r0
 8019690:	9305      	str	r3, [sp, #20]
 8019692:	9b04      	ldr	r3, [sp, #16]
 8019694:	2b00      	cmp	r3, #0
 8019696:	dd05      	ble.n	80196a4 <_dtoa_r+0x724>
 8019698:	4629      	mov	r1, r5
 801969a:	461a      	mov	r2, r3
 801969c:	4630      	mov	r0, r6
 801969e:	f000 fd35 	bl	801a10c <__lshift>
 80196a2:	4605      	mov	r5, r0
 80196a4:	9b05      	ldr	r3, [sp, #20]
 80196a6:	2b00      	cmp	r3, #0
 80196a8:	dd05      	ble.n	80196b6 <_dtoa_r+0x736>
 80196aa:	4621      	mov	r1, r4
 80196ac:	461a      	mov	r2, r3
 80196ae:	4630      	mov	r0, r6
 80196b0:	f000 fd2c 	bl	801a10c <__lshift>
 80196b4:	4604      	mov	r4, r0
 80196b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80196b8:	2b00      	cmp	r3, #0
 80196ba:	d071      	beq.n	80197a0 <_dtoa_r+0x820>
 80196bc:	4621      	mov	r1, r4
 80196be:	4628      	mov	r0, r5
 80196c0:	f000 fd90 	bl	801a1e4 <__mcmp>
 80196c4:	2800      	cmp	r0, #0
 80196c6:	da6b      	bge.n	80197a0 <_dtoa_r+0x820>
 80196c8:	2300      	movs	r3, #0
 80196ca:	4629      	mov	r1, r5
 80196cc:	220a      	movs	r2, #10
 80196ce:	4630      	mov	r0, r6
 80196d0:	f000 fb24 	bl	8019d1c <__multadd>
 80196d4:	9b07      	ldr	r3, [sp, #28]
 80196d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80196da:	4605      	mov	r5, r0
 80196dc:	2b00      	cmp	r3, #0
 80196de:	f000 8197 	beq.w	8019a10 <_dtoa_r+0xa90>
 80196e2:	4639      	mov	r1, r7
 80196e4:	2300      	movs	r3, #0
 80196e6:	220a      	movs	r2, #10
 80196e8:	4630      	mov	r0, r6
 80196ea:	f000 fb17 	bl	8019d1c <__multadd>
 80196ee:	f1ba 0f00 	cmp.w	sl, #0
 80196f2:	4607      	mov	r7, r0
 80196f4:	f300 8093 	bgt.w	801981e <_dtoa_r+0x89e>
 80196f8:	9b06      	ldr	r3, [sp, #24]
 80196fa:	2b02      	cmp	r3, #2
 80196fc:	dc57      	bgt.n	80197ae <_dtoa_r+0x82e>
 80196fe:	e08e      	b.n	801981e <_dtoa_r+0x89e>
 8019700:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019702:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8019706:	e751      	b.n	80195ac <_dtoa_r+0x62c>
 8019708:	f109 34ff 	add.w	r4, r9, #4294967295
 801970c:	42a3      	cmp	r3, r4
 801970e:	bfbf      	itttt	lt
 8019710:	1ae2      	sublt	r2, r4, r3
 8019712:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8019714:	189b      	addlt	r3, r3, r2
 8019716:	930a      	strlt	r3, [sp, #40]	; 0x28
 8019718:	bfae      	itee	ge
 801971a:	1b1c      	subge	r4, r3, r4
 801971c:	4623      	movlt	r3, r4
 801971e:	2400      	movlt	r4, #0
 8019720:	f1b9 0f00 	cmp.w	r9, #0
 8019724:	bfb5      	itete	lt
 8019726:	9a04      	ldrlt	r2, [sp, #16]
 8019728:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801972c:	eba2 0809 	sublt.w	r8, r2, r9
 8019730:	464a      	movge	r2, r9
 8019732:	bfb8      	it	lt
 8019734:	2200      	movlt	r2, #0
 8019736:	e73c      	b.n	80195b2 <_dtoa_r+0x632>
 8019738:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801973c:	9f07      	ldr	r7, [sp, #28]
 801973e:	461c      	mov	r4, r3
 8019740:	e744      	b.n	80195cc <_dtoa_r+0x64c>
 8019742:	461a      	mov	r2, r3
 8019744:	e770      	b.n	8019628 <_dtoa_r+0x6a8>
 8019746:	9b06      	ldr	r3, [sp, #24]
 8019748:	2b01      	cmp	r3, #1
 801974a:	dc18      	bgt.n	801977e <_dtoa_r+0x7fe>
 801974c:	9b02      	ldr	r3, [sp, #8]
 801974e:	b9b3      	cbnz	r3, 801977e <_dtoa_r+0x7fe>
 8019750:	9b03      	ldr	r3, [sp, #12]
 8019752:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8019756:	b9a2      	cbnz	r2, 8019782 <_dtoa_r+0x802>
 8019758:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801975c:	0d12      	lsrs	r2, r2, #20
 801975e:	0512      	lsls	r2, r2, #20
 8019760:	b18a      	cbz	r2, 8019786 <_dtoa_r+0x806>
 8019762:	9b04      	ldr	r3, [sp, #16]
 8019764:	3301      	adds	r3, #1
 8019766:	9304      	str	r3, [sp, #16]
 8019768:	9b05      	ldr	r3, [sp, #20]
 801976a:	3301      	adds	r3, #1
 801976c:	9305      	str	r3, [sp, #20]
 801976e:	2301      	movs	r3, #1
 8019770:	9309      	str	r3, [sp, #36]	; 0x24
 8019772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019774:	2b00      	cmp	r3, #0
 8019776:	f47f af70 	bne.w	801965a <_dtoa_r+0x6da>
 801977a:	2001      	movs	r0, #1
 801977c:	e775      	b.n	801966a <_dtoa_r+0x6ea>
 801977e:	2300      	movs	r3, #0
 8019780:	e7f6      	b.n	8019770 <_dtoa_r+0x7f0>
 8019782:	9b02      	ldr	r3, [sp, #8]
 8019784:	e7f4      	b.n	8019770 <_dtoa_r+0x7f0>
 8019786:	9209      	str	r2, [sp, #36]	; 0x24
 8019788:	e7f3      	b.n	8019772 <_dtoa_r+0x7f2>
 801978a:	d082      	beq.n	8019692 <_dtoa_r+0x712>
 801978c:	9b04      	ldr	r3, [sp, #16]
 801978e:	321c      	adds	r2, #28
 8019790:	4413      	add	r3, r2
 8019792:	9304      	str	r3, [sp, #16]
 8019794:	9b05      	ldr	r3, [sp, #20]
 8019796:	4490      	add	r8, r2
 8019798:	4413      	add	r3, r2
 801979a:	e779      	b.n	8019690 <_dtoa_r+0x710>
 801979c:	4602      	mov	r2, r0
 801979e:	e7f5      	b.n	801978c <_dtoa_r+0x80c>
 80197a0:	f1b9 0f00 	cmp.w	r9, #0
 80197a4:	dc36      	bgt.n	8019814 <_dtoa_r+0x894>
 80197a6:	9b06      	ldr	r3, [sp, #24]
 80197a8:	2b02      	cmp	r3, #2
 80197aa:	dd33      	ble.n	8019814 <_dtoa_r+0x894>
 80197ac:	46ca      	mov	sl, r9
 80197ae:	f1ba 0f00 	cmp.w	sl, #0
 80197b2:	d10d      	bne.n	80197d0 <_dtoa_r+0x850>
 80197b4:	4621      	mov	r1, r4
 80197b6:	4653      	mov	r3, sl
 80197b8:	2205      	movs	r2, #5
 80197ba:	4630      	mov	r0, r6
 80197bc:	f000 faae 	bl	8019d1c <__multadd>
 80197c0:	4601      	mov	r1, r0
 80197c2:	4604      	mov	r4, r0
 80197c4:	4628      	mov	r0, r5
 80197c6:	f000 fd0d 	bl	801a1e4 <__mcmp>
 80197ca:	2800      	cmp	r0, #0
 80197cc:	f73f ade4 	bgt.w	8019398 <_dtoa_r+0x418>
 80197d0:	9b08      	ldr	r3, [sp, #32]
 80197d2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80197d6:	ea6f 0b03 	mvn.w	fp, r3
 80197da:	f04f 0900 	mov.w	r9, #0
 80197de:	4621      	mov	r1, r4
 80197e0:	4630      	mov	r0, r6
 80197e2:	f000 fa79 	bl	8019cd8 <_Bfree>
 80197e6:	2f00      	cmp	r7, #0
 80197e8:	f43f aea1 	beq.w	801952e <_dtoa_r+0x5ae>
 80197ec:	f1b9 0f00 	cmp.w	r9, #0
 80197f0:	d005      	beq.n	80197fe <_dtoa_r+0x87e>
 80197f2:	45b9      	cmp	r9, r7
 80197f4:	d003      	beq.n	80197fe <_dtoa_r+0x87e>
 80197f6:	4649      	mov	r1, r9
 80197f8:	4630      	mov	r0, r6
 80197fa:	f000 fa6d 	bl	8019cd8 <_Bfree>
 80197fe:	4639      	mov	r1, r7
 8019800:	4630      	mov	r0, r6
 8019802:	f000 fa69 	bl	8019cd8 <_Bfree>
 8019806:	e692      	b.n	801952e <_dtoa_r+0x5ae>
 8019808:	2400      	movs	r4, #0
 801980a:	4627      	mov	r7, r4
 801980c:	e7e0      	b.n	80197d0 <_dtoa_r+0x850>
 801980e:	4693      	mov	fp, r2
 8019810:	4627      	mov	r7, r4
 8019812:	e5c1      	b.n	8019398 <_dtoa_r+0x418>
 8019814:	9b07      	ldr	r3, [sp, #28]
 8019816:	46ca      	mov	sl, r9
 8019818:	2b00      	cmp	r3, #0
 801981a:	f000 8100 	beq.w	8019a1e <_dtoa_r+0xa9e>
 801981e:	f1b8 0f00 	cmp.w	r8, #0
 8019822:	dd05      	ble.n	8019830 <_dtoa_r+0x8b0>
 8019824:	4639      	mov	r1, r7
 8019826:	4642      	mov	r2, r8
 8019828:	4630      	mov	r0, r6
 801982a:	f000 fc6f 	bl	801a10c <__lshift>
 801982e:	4607      	mov	r7, r0
 8019830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019832:	2b00      	cmp	r3, #0
 8019834:	d05d      	beq.n	80198f2 <_dtoa_r+0x972>
 8019836:	6879      	ldr	r1, [r7, #4]
 8019838:	4630      	mov	r0, r6
 801983a:	f000 fa0d 	bl	8019c58 <_Balloc>
 801983e:	4680      	mov	r8, r0
 8019840:	b928      	cbnz	r0, 801984e <_dtoa_r+0x8ce>
 8019842:	4b82      	ldr	r3, [pc, #520]	; (8019a4c <_dtoa_r+0xacc>)
 8019844:	4602      	mov	r2, r0
 8019846:	f240 21ef 	movw	r1, #751	; 0x2ef
 801984a:	f7ff bbb1 	b.w	8018fb0 <_dtoa_r+0x30>
 801984e:	693a      	ldr	r2, [r7, #16]
 8019850:	3202      	adds	r2, #2
 8019852:	0092      	lsls	r2, r2, #2
 8019854:	f107 010c 	add.w	r1, r7, #12
 8019858:	300c      	adds	r0, #12
 801985a:	f7ff faf4 	bl	8018e46 <memcpy>
 801985e:	2201      	movs	r2, #1
 8019860:	4641      	mov	r1, r8
 8019862:	4630      	mov	r0, r6
 8019864:	f000 fc52 	bl	801a10c <__lshift>
 8019868:	9b01      	ldr	r3, [sp, #4]
 801986a:	3301      	adds	r3, #1
 801986c:	9304      	str	r3, [sp, #16]
 801986e:	9b01      	ldr	r3, [sp, #4]
 8019870:	4453      	add	r3, sl
 8019872:	9308      	str	r3, [sp, #32]
 8019874:	9b02      	ldr	r3, [sp, #8]
 8019876:	f003 0301 	and.w	r3, r3, #1
 801987a:	46b9      	mov	r9, r7
 801987c:	9307      	str	r3, [sp, #28]
 801987e:	4607      	mov	r7, r0
 8019880:	9b04      	ldr	r3, [sp, #16]
 8019882:	4621      	mov	r1, r4
 8019884:	3b01      	subs	r3, #1
 8019886:	4628      	mov	r0, r5
 8019888:	9302      	str	r3, [sp, #8]
 801988a:	f7ff faf1 	bl	8018e70 <quorem>
 801988e:	4603      	mov	r3, r0
 8019890:	3330      	adds	r3, #48	; 0x30
 8019892:	9005      	str	r0, [sp, #20]
 8019894:	4649      	mov	r1, r9
 8019896:	4628      	mov	r0, r5
 8019898:	9309      	str	r3, [sp, #36]	; 0x24
 801989a:	f000 fca3 	bl	801a1e4 <__mcmp>
 801989e:	463a      	mov	r2, r7
 80198a0:	4682      	mov	sl, r0
 80198a2:	4621      	mov	r1, r4
 80198a4:	4630      	mov	r0, r6
 80198a6:	f000 fcb9 	bl	801a21c <__mdiff>
 80198aa:	68c2      	ldr	r2, [r0, #12]
 80198ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198ae:	4680      	mov	r8, r0
 80198b0:	bb0a      	cbnz	r2, 80198f6 <_dtoa_r+0x976>
 80198b2:	4601      	mov	r1, r0
 80198b4:	4628      	mov	r0, r5
 80198b6:	f000 fc95 	bl	801a1e4 <__mcmp>
 80198ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198bc:	4602      	mov	r2, r0
 80198be:	4641      	mov	r1, r8
 80198c0:	4630      	mov	r0, r6
 80198c2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80198c6:	f000 fa07 	bl	8019cd8 <_Bfree>
 80198ca:	9b06      	ldr	r3, [sp, #24]
 80198cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80198ce:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80198d2:	ea43 0102 	orr.w	r1, r3, r2
 80198d6:	9b07      	ldr	r3, [sp, #28]
 80198d8:	4319      	orrs	r1, r3
 80198da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198dc:	d10d      	bne.n	80198fa <_dtoa_r+0x97a>
 80198de:	2b39      	cmp	r3, #57	; 0x39
 80198e0:	d029      	beq.n	8019936 <_dtoa_r+0x9b6>
 80198e2:	f1ba 0f00 	cmp.w	sl, #0
 80198e6:	dd01      	ble.n	80198ec <_dtoa_r+0x96c>
 80198e8:	9b05      	ldr	r3, [sp, #20]
 80198ea:	3331      	adds	r3, #49	; 0x31
 80198ec:	9a02      	ldr	r2, [sp, #8]
 80198ee:	7013      	strb	r3, [r2, #0]
 80198f0:	e775      	b.n	80197de <_dtoa_r+0x85e>
 80198f2:	4638      	mov	r0, r7
 80198f4:	e7b8      	b.n	8019868 <_dtoa_r+0x8e8>
 80198f6:	2201      	movs	r2, #1
 80198f8:	e7e1      	b.n	80198be <_dtoa_r+0x93e>
 80198fa:	f1ba 0f00 	cmp.w	sl, #0
 80198fe:	db06      	blt.n	801990e <_dtoa_r+0x98e>
 8019900:	9906      	ldr	r1, [sp, #24]
 8019902:	ea41 0a0a 	orr.w	sl, r1, sl
 8019906:	9907      	ldr	r1, [sp, #28]
 8019908:	ea5a 0a01 	orrs.w	sl, sl, r1
 801990c:	d120      	bne.n	8019950 <_dtoa_r+0x9d0>
 801990e:	2a00      	cmp	r2, #0
 8019910:	ddec      	ble.n	80198ec <_dtoa_r+0x96c>
 8019912:	4629      	mov	r1, r5
 8019914:	2201      	movs	r2, #1
 8019916:	4630      	mov	r0, r6
 8019918:	9304      	str	r3, [sp, #16]
 801991a:	f000 fbf7 	bl	801a10c <__lshift>
 801991e:	4621      	mov	r1, r4
 8019920:	4605      	mov	r5, r0
 8019922:	f000 fc5f 	bl	801a1e4 <__mcmp>
 8019926:	2800      	cmp	r0, #0
 8019928:	9b04      	ldr	r3, [sp, #16]
 801992a:	dc02      	bgt.n	8019932 <_dtoa_r+0x9b2>
 801992c:	d1de      	bne.n	80198ec <_dtoa_r+0x96c>
 801992e:	07da      	lsls	r2, r3, #31
 8019930:	d5dc      	bpl.n	80198ec <_dtoa_r+0x96c>
 8019932:	2b39      	cmp	r3, #57	; 0x39
 8019934:	d1d8      	bne.n	80198e8 <_dtoa_r+0x968>
 8019936:	9a02      	ldr	r2, [sp, #8]
 8019938:	2339      	movs	r3, #57	; 0x39
 801993a:	7013      	strb	r3, [r2, #0]
 801993c:	4643      	mov	r3, r8
 801993e:	4698      	mov	r8, r3
 8019940:	3b01      	subs	r3, #1
 8019942:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8019946:	2a39      	cmp	r2, #57	; 0x39
 8019948:	d051      	beq.n	80199ee <_dtoa_r+0xa6e>
 801994a:	3201      	adds	r2, #1
 801994c:	701a      	strb	r2, [r3, #0]
 801994e:	e746      	b.n	80197de <_dtoa_r+0x85e>
 8019950:	2a00      	cmp	r2, #0
 8019952:	dd03      	ble.n	801995c <_dtoa_r+0x9dc>
 8019954:	2b39      	cmp	r3, #57	; 0x39
 8019956:	d0ee      	beq.n	8019936 <_dtoa_r+0x9b6>
 8019958:	3301      	adds	r3, #1
 801995a:	e7c7      	b.n	80198ec <_dtoa_r+0x96c>
 801995c:	9a04      	ldr	r2, [sp, #16]
 801995e:	9908      	ldr	r1, [sp, #32]
 8019960:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019964:	428a      	cmp	r2, r1
 8019966:	d02b      	beq.n	80199c0 <_dtoa_r+0xa40>
 8019968:	4629      	mov	r1, r5
 801996a:	2300      	movs	r3, #0
 801996c:	220a      	movs	r2, #10
 801996e:	4630      	mov	r0, r6
 8019970:	f000 f9d4 	bl	8019d1c <__multadd>
 8019974:	45b9      	cmp	r9, r7
 8019976:	4605      	mov	r5, r0
 8019978:	f04f 0300 	mov.w	r3, #0
 801997c:	f04f 020a 	mov.w	r2, #10
 8019980:	4649      	mov	r1, r9
 8019982:	4630      	mov	r0, r6
 8019984:	d107      	bne.n	8019996 <_dtoa_r+0xa16>
 8019986:	f000 f9c9 	bl	8019d1c <__multadd>
 801998a:	4681      	mov	r9, r0
 801998c:	4607      	mov	r7, r0
 801998e:	9b04      	ldr	r3, [sp, #16]
 8019990:	3301      	adds	r3, #1
 8019992:	9304      	str	r3, [sp, #16]
 8019994:	e774      	b.n	8019880 <_dtoa_r+0x900>
 8019996:	f000 f9c1 	bl	8019d1c <__multadd>
 801999a:	4639      	mov	r1, r7
 801999c:	4681      	mov	r9, r0
 801999e:	2300      	movs	r3, #0
 80199a0:	220a      	movs	r2, #10
 80199a2:	4630      	mov	r0, r6
 80199a4:	f000 f9ba 	bl	8019d1c <__multadd>
 80199a8:	4607      	mov	r7, r0
 80199aa:	e7f0      	b.n	801998e <_dtoa_r+0xa0e>
 80199ac:	f1ba 0f00 	cmp.w	sl, #0
 80199b0:	9a01      	ldr	r2, [sp, #4]
 80199b2:	bfcc      	ite	gt
 80199b4:	46d0      	movgt	r8, sl
 80199b6:	f04f 0801 	movle.w	r8, #1
 80199ba:	4490      	add	r8, r2
 80199bc:	f04f 0900 	mov.w	r9, #0
 80199c0:	4629      	mov	r1, r5
 80199c2:	2201      	movs	r2, #1
 80199c4:	4630      	mov	r0, r6
 80199c6:	9302      	str	r3, [sp, #8]
 80199c8:	f000 fba0 	bl	801a10c <__lshift>
 80199cc:	4621      	mov	r1, r4
 80199ce:	4605      	mov	r5, r0
 80199d0:	f000 fc08 	bl	801a1e4 <__mcmp>
 80199d4:	2800      	cmp	r0, #0
 80199d6:	dcb1      	bgt.n	801993c <_dtoa_r+0x9bc>
 80199d8:	d102      	bne.n	80199e0 <_dtoa_r+0xa60>
 80199da:	9b02      	ldr	r3, [sp, #8]
 80199dc:	07db      	lsls	r3, r3, #31
 80199de:	d4ad      	bmi.n	801993c <_dtoa_r+0x9bc>
 80199e0:	4643      	mov	r3, r8
 80199e2:	4698      	mov	r8, r3
 80199e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80199e8:	2a30      	cmp	r2, #48	; 0x30
 80199ea:	d0fa      	beq.n	80199e2 <_dtoa_r+0xa62>
 80199ec:	e6f7      	b.n	80197de <_dtoa_r+0x85e>
 80199ee:	9a01      	ldr	r2, [sp, #4]
 80199f0:	429a      	cmp	r2, r3
 80199f2:	d1a4      	bne.n	801993e <_dtoa_r+0x9be>
 80199f4:	f10b 0b01 	add.w	fp, fp, #1
 80199f8:	2331      	movs	r3, #49	; 0x31
 80199fa:	e778      	b.n	80198ee <_dtoa_r+0x96e>
 80199fc:	4b14      	ldr	r3, [pc, #80]	; (8019a50 <_dtoa_r+0xad0>)
 80199fe:	f7ff bb2a 	b.w	8019056 <_dtoa_r+0xd6>
 8019a02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	f47f ab05 	bne.w	8019014 <_dtoa_r+0x94>
 8019a0a:	4b12      	ldr	r3, [pc, #72]	; (8019a54 <_dtoa_r+0xad4>)
 8019a0c:	f7ff bb23 	b.w	8019056 <_dtoa_r+0xd6>
 8019a10:	f1ba 0f00 	cmp.w	sl, #0
 8019a14:	dc03      	bgt.n	8019a1e <_dtoa_r+0xa9e>
 8019a16:	9b06      	ldr	r3, [sp, #24]
 8019a18:	2b02      	cmp	r3, #2
 8019a1a:	f73f aec8 	bgt.w	80197ae <_dtoa_r+0x82e>
 8019a1e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019a22:	4621      	mov	r1, r4
 8019a24:	4628      	mov	r0, r5
 8019a26:	f7ff fa23 	bl	8018e70 <quorem>
 8019a2a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8019a2e:	f808 3b01 	strb.w	r3, [r8], #1
 8019a32:	9a01      	ldr	r2, [sp, #4]
 8019a34:	eba8 0202 	sub.w	r2, r8, r2
 8019a38:	4592      	cmp	sl, r2
 8019a3a:	ddb7      	ble.n	80199ac <_dtoa_r+0xa2c>
 8019a3c:	4629      	mov	r1, r5
 8019a3e:	2300      	movs	r3, #0
 8019a40:	220a      	movs	r2, #10
 8019a42:	4630      	mov	r0, r6
 8019a44:	f000 f96a 	bl	8019d1c <__multadd>
 8019a48:	4605      	mov	r5, r0
 8019a4a:	e7ea      	b.n	8019a22 <_dtoa_r+0xaa2>
 8019a4c:	0801c8f5 	.word	0x0801c8f5
 8019a50:	0801c850 	.word	0x0801c850
 8019a54:	0801c879 	.word	0x0801c879

08019a58 <_free_r>:
 8019a58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019a5a:	2900      	cmp	r1, #0
 8019a5c:	d044      	beq.n	8019ae8 <_free_r+0x90>
 8019a5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019a62:	9001      	str	r0, [sp, #4]
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	f1a1 0404 	sub.w	r4, r1, #4
 8019a6a:	bfb8      	it	lt
 8019a6c:	18e4      	addlt	r4, r4, r3
 8019a6e:	f000 f8e7 	bl	8019c40 <__malloc_lock>
 8019a72:	4a1e      	ldr	r2, [pc, #120]	; (8019aec <_free_r+0x94>)
 8019a74:	9801      	ldr	r0, [sp, #4]
 8019a76:	6813      	ldr	r3, [r2, #0]
 8019a78:	b933      	cbnz	r3, 8019a88 <_free_r+0x30>
 8019a7a:	6063      	str	r3, [r4, #4]
 8019a7c:	6014      	str	r4, [r2, #0]
 8019a7e:	b003      	add	sp, #12
 8019a80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019a84:	f000 b8e2 	b.w	8019c4c <__malloc_unlock>
 8019a88:	42a3      	cmp	r3, r4
 8019a8a:	d908      	bls.n	8019a9e <_free_r+0x46>
 8019a8c:	6825      	ldr	r5, [r4, #0]
 8019a8e:	1961      	adds	r1, r4, r5
 8019a90:	428b      	cmp	r3, r1
 8019a92:	bf01      	itttt	eq
 8019a94:	6819      	ldreq	r1, [r3, #0]
 8019a96:	685b      	ldreq	r3, [r3, #4]
 8019a98:	1949      	addeq	r1, r1, r5
 8019a9a:	6021      	streq	r1, [r4, #0]
 8019a9c:	e7ed      	b.n	8019a7a <_free_r+0x22>
 8019a9e:	461a      	mov	r2, r3
 8019aa0:	685b      	ldr	r3, [r3, #4]
 8019aa2:	b10b      	cbz	r3, 8019aa8 <_free_r+0x50>
 8019aa4:	42a3      	cmp	r3, r4
 8019aa6:	d9fa      	bls.n	8019a9e <_free_r+0x46>
 8019aa8:	6811      	ldr	r1, [r2, #0]
 8019aaa:	1855      	adds	r5, r2, r1
 8019aac:	42a5      	cmp	r5, r4
 8019aae:	d10b      	bne.n	8019ac8 <_free_r+0x70>
 8019ab0:	6824      	ldr	r4, [r4, #0]
 8019ab2:	4421      	add	r1, r4
 8019ab4:	1854      	adds	r4, r2, r1
 8019ab6:	42a3      	cmp	r3, r4
 8019ab8:	6011      	str	r1, [r2, #0]
 8019aba:	d1e0      	bne.n	8019a7e <_free_r+0x26>
 8019abc:	681c      	ldr	r4, [r3, #0]
 8019abe:	685b      	ldr	r3, [r3, #4]
 8019ac0:	6053      	str	r3, [r2, #4]
 8019ac2:	440c      	add	r4, r1
 8019ac4:	6014      	str	r4, [r2, #0]
 8019ac6:	e7da      	b.n	8019a7e <_free_r+0x26>
 8019ac8:	d902      	bls.n	8019ad0 <_free_r+0x78>
 8019aca:	230c      	movs	r3, #12
 8019acc:	6003      	str	r3, [r0, #0]
 8019ace:	e7d6      	b.n	8019a7e <_free_r+0x26>
 8019ad0:	6825      	ldr	r5, [r4, #0]
 8019ad2:	1961      	adds	r1, r4, r5
 8019ad4:	428b      	cmp	r3, r1
 8019ad6:	bf04      	itt	eq
 8019ad8:	6819      	ldreq	r1, [r3, #0]
 8019ada:	685b      	ldreq	r3, [r3, #4]
 8019adc:	6063      	str	r3, [r4, #4]
 8019ade:	bf04      	itt	eq
 8019ae0:	1949      	addeq	r1, r1, r5
 8019ae2:	6021      	streq	r1, [r4, #0]
 8019ae4:	6054      	str	r4, [r2, #4]
 8019ae6:	e7ca      	b.n	8019a7e <_free_r+0x26>
 8019ae8:	b003      	add	sp, #12
 8019aea:	bd30      	pop	{r4, r5, pc}
 8019aec:	24003374 	.word	0x24003374

08019af0 <malloc>:
 8019af0:	4b02      	ldr	r3, [pc, #8]	; (8019afc <malloc+0xc>)
 8019af2:	4601      	mov	r1, r0
 8019af4:	6818      	ldr	r0, [r3, #0]
 8019af6:	f000 b823 	b.w	8019b40 <_malloc_r>
 8019afa:	bf00      	nop
 8019afc:	24000184 	.word	0x24000184

08019b00 <sbrk_aligned>:
 8019b00:	b570      	push	{r4, r5, r6, lr}
 8019b02:	4e0e      	ldr	r6, [pc, #56]	; (8019b3c <sbrk_aligned+0x3c>)
 8019b04:	460c      	mov	r4, r1
 8019b06:	6831      	ldr	r1, [r6, #0]
 8019b08:	4605      	mov	r5, r0
 8019b0a:	b911      	cbnz	r1, 8019b12 <sbrk_aligned+0x12>
 8019b0c:	f001 fdd6 	bl	801b6bc <_sbrk_r>
 8019b10:	6030      	str	r0, [r6, #0]
 8019b12:	4621      	mov	r1, r4
 8019b14:	4628      	mov	r0, r5
 8019b16:	f001 fdd1 	bl	801b6bc <_sbrk_r>
 8019b1a:	1c43      	adds	r3, r0, #1
 8019b1c:	d00a      	beq.n	8019b34 <sbrk_aligned+0x34>
 8019b1e:	1cc4      	adds	r4, r0, #3
 8019b20:	f024 0403 	bic.w	r4, r4, #3
 8019b24:	42a0      	cmp	r0, r4
 8019b26:	d007      	beq.n	8019b38 <sbrk_aligned+0x38>
 8019b28:	1a21      	subs	r1, r4, r0
 8019b2a:	4628      	mov	r0, r5
 8019b2c:	f001 fdc6 	bl	801b6bc <_sbrk_r>
 8019b30:	3001      	adds	r0, #1
 8019b32:	d101      	bne.n	8019b38 <sbrk_aligned+0x38>
 8019b34:	f04f 34ff 	mov.w	r4, #4294967295
 8019b38:	4620      	mov	r0, r4
 8019b3a:	bd70      	pop	{r4, r5, r6, pc}
 8019b3c:	24003378 	.word	0x24003378

08019b40 <_malloc_r>:
 8019b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019b44:	1ccd      	adds	r5, r1, #3
 8019b46:	f025 0503 	bic.w	r5, r5, #3
 8019b4a:	3508      	adds	r5, #8
 8019b4c:	2d0c      	cmp	r5, #12
 8019b4e:	bf38      	it	cc
 8019b50:	250c      	movcc	r5, #12
 8019b52:	2d00      	cmp	r5, #0
 8019b54:	4607      	mov	r7, r0
 8019b56:	db01      	blt.n	8019b5c <_malloc_r+0x1c>
 8019b58:	42a9      	cmp	r1, r5
 8019b5a:	d905      	bls.n	8019b68 <_malloc_r+0x28>
 8019b5c:	230c      	movs	r3, #12
 8019b5e:	603b      	str	r3, [r7, #0]
 8019b60:	2600      	movs	r6, #0
 8019b62:	4630      	mov	r0, r6
 8019b64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019b68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8019c3c <_malloc_r+0xfc>
 8019b6c:	f000 f868 	bl	8019c40 <__malloc_lock>
 8019b70:	f8d8 3000 	ldr.w	r3, [r8]
 8019b74:	461c      	mov	r4, r3
 8019b76:	bb5c      	cbnz	r4, 8019bd0 <_malloc_r+0x90>
 8019b78:	4629      	mov	r1, r5
 8019b7a:	4638      	mov	r0, r7
 8019b7c:	f7ff ffc0 	bl	8019b00 <sbrk_aligned>
 8019b80:	1c43      	adds	r3, r0, #1
 8019b82:	4604      	mov	r4, r0
 8019b84:	d155      	bne.n	8019c32 <_malloc_r+0xf2>
 8019b86:	f8d8 4000 	ldr.w	r4, [r8]
 8019b8a:	4626      	mov	r6, r4
 8019b8c:	2e00      	cmp	r6, #0
 8019b8e:	d145      	bne.n	8019c1c <_malloc_r+0xdc>
 8019b90:	2c00      	cmp	r4, #0
 8019b92:	d048      	beq.n	8019c26 <_malloc_r+0xe6>
 8019b94:	6823      	ldr	r3, [r4, #0]
 8019b96:	4631      	mov	r1, r6
 8019b98:	4638      	mov	r0, r7
 8019b9a:	eb04 0903 	add.w	r9, r4, r3
 8019b9e:	f001 fd8d 	bl	801b6bc <_sbrk_r>
 8019ba2:	4581      	cmp	r9, r0
 8019ba4:	d13f      	bne.n	8019c26 <_malloc_r+0xe6>
 8019ba6:	6821      	ldr	r1, [r4, #0]
 8019ba8:	1a6d      	subs	r5, r5, r1
 8019baa:	4629      	mov	r1, r5
 8019bac:	4638      	mov	r0, r7
 8019bae:	f7ff ffa7 	bl	8019b00 <sbrk_aligned>
 8019bb2:	3001      	adds	r0, #1
 8019bb4:	d037      	beq.n	8019c26 <_malloc_r+0xe6>
 8019bb6:	6823      	ldr	r3, [r4, #0]
 8019bb8:	442b      	add	r3, r5
 8019bba:	6023      	str	r3, [r4, #0]
 8019bbc:	f8d8 3000 	ldr.w	r3, [r8]
 8019bc0:	2b00      	cmp	r3, #0
 8019bc2:	d038      	beq.n	8019c36 <_malloc_r+0xf6>
 8019bc4:	685a      	ldr	r2, [r3, #4]
 8019bc6:	42a2      	cmp	r2, r4
 8019bc8:	d12b      	bne.n	8019c22 <_malloc_r+0xe2>
 8019bca:	2200      	movs	r2, #0
 8019bcc:	605a      	str	r2, [r3, #4]
 8019bce:	e00f      	b.n	8019bf0 <_malloc_r+0xb0>
 8019bd0:	6822      	ldr	r2, [r4, #0]
 8019bd2:	1b52      	subs	r2, r2, r5
 8019bd4:	d41f      	bmi.n	8019c16 <_malloc_r+0xd6>
 8019bd6:	2a0b      	cmp	r2, #11
 8019bd8:	d917      	bls.n	8019c0a <_malloc_r+0xca>
 8019bda:	1961      	adds	r1, r4, r5
 8019bdc:	42a3      	cmp	r3, r4
 8019bde:	6025      	str	r5, [r4, #0]
 8019be0:	bf18      	it	ne
 8019be2:	6059      	strne	r1, [r3, #4]
 8019be4:	6863      	ldr	r3, [r4, #4]
 8019be6:	bf08      	it	eq
 8019be8:	f8c8 1000 	streq.w	r1, [r8]
 8019bec:	5162      	str	r2, [r4, r5]
 8019bee:	604b      	str	r3, [r1, #4]
 8019bf0:	4638      	mov	r0, r7
 8019bf2:	f104 060b 	add.w	r6, r4, #11
 8019bf6:	f000 f829 	bl	8019c4c <__malloc_unlock>
 8019bfa:	f026 0607 	bic.w	r6, r6, #7
 8019bfe:	1d23      	adds	r3, r4, #4
 8019c00:	1af2      	subs	r2, r6, r3
 8019c02:	d0ae      	beq.n	8019b62 <_malloc_r+0x22>
 8019c04:	1b9b      	subs	r3, r3, r6
 8019c06:	50a3      	str	r3, [r4, r2]
 8019c08:	e7ab      	b.n	8019b62 <_malloc_r+0x22>
 8019c0a:	42a3      	cmp	r3, r4
 8019c0c:	6862      	ldr	r2, [r4, #4]
 8019c0e:	d1dd      	bne.n	8019bcc <_malloc_r+0x8c>
 8019c10:	f8c8 2000 	str.w	r2, [r8]
 8019c14:	e7ec      	b.n	8019bf0 <_malloc_r+0xb0>
 8019c16:	4623      	mov	r3, r4
 8019c18:	6864      	ldr	r4, [r4, #4]
 8019c1a:	e7ac      	b.n	8019b76 <_malloc_r+0x36>
 8019c1c:	4634      	mov	r4, r6
 8019c1e:	6876      	ldr	r6, [r6, #4]
 8019c20:	e7b4      	b.n	8019b8c <_malloc_r+0x4c>
 8019c22:	4613      	mov	r3, r2
 8019c24:	e7cc      	b.n	8019bc0 <_malloc_r+0x80>
 8019c26:	230c      	movs	r3, #12
 8019c28:	603b      	str	r3, [r7, #0]
 8019c2a:	4638      	mov	r0, r7
 8019c2c:	f000 f80e 	bl	8019c4c <__malloc_unlock>
 8019c30:	e797      	b.n	8019b62 <_malloc_r+0x22>
 8019c32:	6025      	str	r5, [r4, #0]
 8019c34:	e7dc      	b.n	8019bf0 <_malloc_r+0xb0>
 8019c36:	605b      	str	r3, [r3, #4]
 8019c38:	deff      	udf	#255	; 0xff
 8019c3a:	bf00      	nop
 8019c3c:	24003374 	.word	0x24003374

08019c40 <__malloc_lock>:
 8019c40:	4801      	ldr	r0, [pc, #4]	; (8019c48 <__malloc_lock+0x8>)
 8019c42:	f7ff b8fe 	b.w	8018e42 <__retarget_lock_acquire_recursive>
 8019c46:	bf00      	nop
 8019c48:	24003370 	.word	0x24003370

08019c4c <__malloc_unlock>:
 8019c4c:	4801      	ldr	r0, [pc, #4]	; (8019c54 <__malloc_unlock+0x8>)
 8019c4e:	f7ff b8f9 	b.w	8018e44 <__retarget_lock_release_recursive>
 8019c52:	bf00      	nop
 8019c54:	24003370 	.word	0x24003370

08019c58 <_Balloc>:
 8019c58:	b570      	push	{r4, r5, r6, lr}
 8019c5a:	69c6      	ldr	r6, [r0, #28]
 8019c5c:	4604      	mov	r4, r0
 8019c5e:	460d      	mov	r5, r1
 8019c60:	b976      	cbnz	r6, 8019c80 <_Balloc+0x28>
 8019c62:	2010      	movs	r0, #16
 8019c64:	f7ff ff44 	bl	8019af0 <malloc>
 8019c68:	4602      	mov	r2, r0
 8019c6a:	61e0      	str	r0, [r4, #28]
 8019c6c:	b920      	cbnz	r0, 8019c78 <_Balloc+0x20>
 8019c6e:	4b18      	ldr	r3, [pc, #96]	; (8019cd0 <_Balloc+0x78>)
 8019c70:	4818      	ldr	r0, [pc, #96]	; (8019cd4 <_Balloc+0x7c>)
 8019c72:	216b      	movs	r1, #107	; 0x6b
 8019c74:	f001 fd3c 	bl	801b6f0 <__assert_func>
 8019c78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019c7c:	6006      	str	r6, [r0, #0]
 8019c7e:	60c6      	str	r6, [r0, #12]
 8019c80:	69e6      	ldr	r6, [r4, #28]
 8019c82:	68f3      	ldr	r3, [r6, #12]
 8019c84:	b183      	cbz	r3, 8019ca8 <_Balloc+0x50>
 8019c86:	69e3      	ldr	r3, [r4, #28]
 8019c88:	68db      	ldr	r3, [r3, #12]
 8019c8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019c8e:	b9b8      	cbnz	r0, 8019cc0 <_Balloc+0x68>
 8019c90:	2101      	movs	r1, #1
 8019c92:	fa01 f605 	lsl.w	r6, r1, r5
 8019c96:	1d72      	adds	r2, r6, #5
 8019c98:	0092      	lsls	r2, r2, #2
 8019c9a:	4620      	mov	r0, r4
 8019c9c:	f001 fd46 	bl	801b72c <_calloc_r>
 8019ca0:	b160      	cbz	r0, 8019cbc <_Balloc+0x64>
 8019ca2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019ca6:	e00e      	b.n	8019cc6 <_Balloc+0x6e>
 8019ca8:	2221      	movs	r2, #33	; 0x21
 8019caa:	2104      	movs	r1, #4
 8019cac:	4620      	mov	r0, r4
 8019cae:	f001 fd3d 	bl	801b72c <_calloc_r>
 8019cb2:	69e3      	ldr	r3, [r4, #28]
 8019cb4:	60f0      	str	r0, [r6, #12]
 8019cb6:	68db      	ldr	r3, [r3, #12]
 8019cb8:	2b00      	cmp	r3, #0
 8019cba:	d1e4      	bne.n	8019c86 <_Balloc+0x2e>
 8019cbc:	2000      	movs	r0, #0
 8019cbe:	bd70      	pop	{r4, r5, r6, pc}
 8019cc0:	6802      	ldr	r2, [r0, #0]
 8019cc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019cc6:	2300      	movs	r3, #0
 8019cc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019ccc:	e7f7      	b.n	8019cbe <_Balloc+0x66>
 8019cce:	bf00      	nop
 8019cd0:	0801c886 	.word	0x0801c886
 8019cd4:	0801c906 	.word	0x0801c906

08019cd8 <_Bfree>:
 8019cd8:	b570      	push	{r4, r5, r6, lr}
 8019cda:	69c6      	ldr	r6, [r0, #28]
 8019cdc:	4605      	mov	r5, r0
 8019cde:	460c      	mov	r4, r1
 8019ce0:	b976      	cbnz	r6, 8019d00 <_Bfree+0x28>
 8019ce2:	2010      	movs	r0, #16
 8019ce4:	f7ff ff04 	bl	8019af0 <malloc>
 8019ce8:	4602      	mov	r2, r0
 8019cea:	61e8      	str	r0, [r5, #28]
 8019cec:	b920      	cbnz	r0, 8019cf8 <_Bfree+0x20>
 8019cee:	4b09      	ldr	r3, [pc, #36]	; (8019d14 <_Bfree+0x3c>)
 8019cf0:	4809      	ldr	r0, [pc, #36]	; (8019d18 <_Bfree+0x40>)
 8019cf2:	218f      	movs	r1, #143	; 0x8f
 8019cf4:	f001 fcfc 	bl	801b6f0 <__assert_func>
 8019cf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019cfc:	6006      	str	r6, [r0, #0]
 8019cfe:	60c6      	str	r6, [r0, #12]
 8019d00:	b13c      	cbz	r4, 8019d12 <_Bfree+0x3a>
 8019d02:	69eb      	ldr	r3, [r5, #28]
 8019d04:	6862      	ldr	r2, [r4, #4]
 8019d06:	68db      	ldr	r3, [r3, #12]
 8019d08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019d0c:	6021      	str	r1, [r4, #0]
 8019d0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019d12:	bd70      	pop	{r4, r5, r6, pc}
 8019d14:	0801c886 	.word	0x0801c886
 8019d18:	0801c906 	.word	0x0801c906

08019d1c <__multadd>:
 8019d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d20:	690d      	ldr	r5, [r1, #16]
 8019d22:	4607      	mov	r7, r0
 8019d24:	460c      	mov	r4, r1
 8019d26:	461e      	mov	r6, r3
 8019d28:	f101 0c14 	add.w	ip, r1, #20
 8019d2c:	2000      	movs	r0, #0
 8019d2e:	f8dc 3000 	ldr.w	r3, [ip]
 8019d32:	b299      	uxth	r1, r3
 8019d34:	fb02 6101 	mla	r1, r2, r1, r6
 8019d38:	0c1e      	lsrs	r6, r3, #16
 8019d3a:	0c0b      	lsrs	r3, r1, #16
 8019d3c:	fb02 3306 	mla	r3, r2, r6, r3
 8019d40:	b289      	uxth	r1, r1
 8019d42:	3001      	adds	r0, #1
 8019d44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019d48:	4285      	cmp	r5, r0
 8019d4a:	f84c 1b04 	str.w	r1, [ip], #4
 8019d4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019d52:	dcec      	bgt.n	8019d2e <__multadd+0x12>
 8019d54:	b30e      	cbz	r6, 8019d9a <__multadd+0x7e>
 8019d56:	68a3      	ldr	r3, [r4, #8]
 8019d58:	42ab      	cmp	r3, r5
 8019d5a:	dc19      	bgt.n	8019d90 <__multadd+0x74>
 8019d5c:	6861      	ldr	r1, [r4, #4]
 8019d5e:	4638      	mov	r0, r7
 8019d60:	3101      	adds	r1, #1
 8019d62:	f7ff ff79 	bl	8019c58 <_Balloc>
 8019d66:	4680      	mov	r8, r0
 8019d68:	b928      	cbnz	r0, 8019d76 <__multadd+0x5a>
 8019d6a:	4602      	mov	r2, r0
 8019d6c:	4b0c      	ldr	r3, [pc, #48]	; (8019da0 <__multadd+0x84>)
 8019d6e:	480d      	ldr	r0, [pc, #52]	; (8019da4 <__multadd+0x88>)
 8019d70:	21ba      	movs	r1, #186	; 0xba
 8019d72:	f001 fcbd 	bl	801b6f0 <__assert_func>
 8019d76:	6922      	ldr	r2, [r4, #16]
 8019d78:	3202      	adds	r2, #2
 8019d7a:	f104 010c 	add.w	r1, r4, #12
 8019d7e:	0092      	lsls	r2, r2, #2
 8019d80:	300c      	adds	r0, #12
 8019d82:	f7ff f860 	bl	8018e46 <memcpy>
 8019d86:	4621      	mov	r1, r4
 8019d88:	4638      	mov	r0, r7
 8019d8a:	f7ff ffa5 	bl	8019cd8 <_Bfree>
 8019d8e:	4644      	mov	r4, r8
 8019d90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019d94:	3501      	adds	r5, #1
 8019d96:	615e      	str	r6, [r3, #20]
 8019d98:	6125      	str	r5, [r4, #16]
 8019d9a:	4620      	mov	r0, r4
 8019d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019da0:	0801c8f5 	.word	0x0801c8f5
 8019da4:	0801c906 	.word	0x0801c906

08019da8 <__s2b>:
 8019da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019dac:	460c      	mov	r4, r1
 8019dae:	4615      	mov	r5, r2
 8019db0:	461f      	mov	r7, r3
 8019db2:	2209      	movs	r2, #9
 8019db4:	3308      	adds	r3, #8
 8019db6:	4606      	mov	r6, r0
 8019db8:	fb93 f3f2 	sdiv	r3, r3, r2
 8019dbc:	2100      	movs	r1, #0
 8019dbe:	2201      	movs	r2, #1
 8019dc0:	429a      	cmp	r2, r3
 8019dc2:	db09      	blt.n	8019dd8 <__s2b+0x30>
 8019dc4:	4630      	mov	r0, r6
 8019dc6:	f7ff ff47 	bl	8019c58 <_Balloc>
 8019dca:	b940      	cbnz	r0, 8019dde <__s2b+0x36>
 8019dcc:	4602      	mov	r2, r0
 8019dce:	4b19      	ldr	r3, [pc, #100]	; (8019e34 <__s2b+0x8c>)
 8019dd0:	4819      	ldr	r0, [pc, #100]	; (8019e38 <__s2b+0x90>)
 8019dd2:	21d3      	movs	r1, #211	; 0xd3
 8019dd4:	f001 fc8c 	bl	801b6f0 <__assert_func>
 8019dd8:	0052      	lsls	r2, r2, #1
 8019dda:	3101      	adds	r1, #1
 8019ddc:	e7f0      	b.n	8019dc0 <__s2b+0x18>
 8019dde:	9b08      	ldr	r3, [sp, #32]
 8019de0:	6143      	str	r3, [r0, #20]
 8019de2:	2d09      	cmp	r5, #9
 8019de4:	f04f 0301 	mov.w	r3, #1
 8019de8:	6103      	str	r3, [r0, #16]
 8019dea:	dd16      	ble.n	8019e1a <__s2b+0x72>
 8019dec:	f104 0909 	add.w	r9, r4, #9
 8019df0:	46c8      	mov	r8, r9
 8019df2:	442c      	add	r4, r5
 8019df4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8019df8:	4601      	mov	r1, r0
 8019dfa:	3b30      	subs	r3, #48	; 0x30
 8019dfc:	220a      	movs	r2, #10
 8019dfe:	4630      	mov	r0, r6
 8019e00:	f7ff ff8c 	bl	8019d1c <__multadd>
 8019e04:	45a0      	cmp	r8, r4
 8019e06:	d1f5      	bne.n	8019df4 <__s2b+0x4c>
 8019e08:	f1a5 0408 	sub.w	r4, r5, #8
 8019e0c:	444c      	add	r4, r9
 8019e0e:	1b2d      	subs	r5, r5, r4
 8019e10:	1963      	adds	r3, r4, r5
 8019e12:	42bb      	cmp	r3, r7
 8019e14:	db04      	blt.n	8019e20 <__s2b+0x78>
 8019e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e1a:	340a      	adds	r4, #10
 8019e1c:	2509      	movs	r5, #9
 8019e1e:	e7f6      	b.n	8019e0e <__s2b+0x66>
 8019e20:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019e24:	4601      	mov	r1, r0
 8019e26:	3b30      	subs	r3, #48	; 0x30
 8019e28:	220a      	movs	r2, #10
 8019e2a:	4630      	mov	r0, r6
 8019e2c:	f7ff ff76 	bl	8019d1c <__multadd>
 8019e30:	e7ee      	b.n	8019e10 <__s2b+0x68>
 8019e32:	bf00      	nop
 8019e34:	0801c8f5 	.word	0x0801c8f5
 8019e38:	0801c906 	.word	0x0801c906

08019e3c <__hi0bits>:
 8019e3c:	0c03      	lsrs	r3, r0, #16
 8019e3e:	041b      	lsls	r3, r3, #16
 8019e40:	b9d3      	cbnz	r3, 8019e78 <__hi0bits+0x3c>
 8019e42:	0400      	lsls	r0, r0, #16
 8019e44:	2310      	movs	r3, #16
 8019e46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8019e4a:	bf04      	itt	eq
 8019e4c:	0200      	lsleq	r0, r0, #8
 8019e4e:	3308      	addeq	r3, #8
 8019e50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8019e54:	bf04      	itt	eq
 8019e56:	0100      	lsleq	r0, r0, #4
 8019e58:	3304      	addeq	r3, #4
 8019e5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8019e5e:	bf04      	itt	eq
 8019e60:	0080      	lsleq	r0, r0, #2
 8019e62:	3302      	addeq	r3, #2
 8019e64:	2800      	cmp	r0, #0
 8019e66:	db05      	blt.n	8019e74 <__hi0bits+0x38>
 8019e68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8019e6c:	f103 0301 	add.w	r3, r3, #1
 8019e70:	bf08      	it	eq
 8019e72:	2320      	moveq	r3, #32
 8019e74:	4618      	mov	r0, r3
 8019e76:	4770      	bx	lr
 8019e78:	2300      	movs	r3, #0
 8019e7a:	e7e4      	b.n	8019e46 <__hi0bits+0xa>

08019e7c <__lo0bits>:
 8019e7c:	6803      	ldr	r3, [r0, #0]
 8019e7e:	f013 0207 	ands.w	r2, r3, #7
 8019e82:	d00c      	beq.n	8019e9e <__lo0bits+0x22>
 8019e84:	07d9      	lsls	r1, r3, #31
 8019e86:	d422      	bmi.n	8019ece <__lo0bits+0x52>
 8019e88:	079a      	lsls	r2, r3, #30
 8019e8a:	bf49      	itett	mi
 8019e8c:	085b      	lsrmi	r3, r3, #1
 8019e8e:	089b      	lsrpl	r3, r3, #2
 8019e90:	6003      	strmi	r3, [r0, #0]
 8019e92:	2201      	movmi	r2, #1
 8019e94:	bf5c      	itt	pl
 8019e96:	6003      	strpl	r3, [r0, #0]
 8019e98:	2202      	movpl	r2, #2
 8019e9a:	4610      	mov	r0, r2
 8019e9c:	4770      	bx	lr
 8019e9e:	b299      	uxth	r1, r3
 8019ea0:	b909      	cbnz	r1, 8019ea6 <__lo0bits+0x2a>
 8019ea2:	0c1b      	lsrs	r3, r3, #16
 8019ea4:	2210      	movs	r2, #16
 8019ea6:	b2d9      	uxtb	r1, r3
 8019ea8:	b909      	cbnz	r1, 8019eae <__lo0bits+0x32>
 8019eaa:	3208      	adds	r2, #8
 8019eac:	0a1b      	lsrs	r3, r3, #8
 8019eae:	0719      	lsls	r1, r3, #28
 8019eb0:	bf04      	itt	eq
 8019eb2:	091b      	lsreq	r3, r3, #4
 8019eb4:	3204      	addeq	r2, #4
 8019eb6:	0799      	lsls	r1, r3, #30
 8019eb8:	bf04      	itt	eq
 8019eba:	089b      	lsreq	r3, r3, #2
 8019ebc:	3202      	addeq	r2, #2
 8019ebe:	07d9      	lsls	r1, r3, #31
 8019ec0:	d403      	bmi.n	8019eca <__lo0bits+0x4e>
 8019ec2:	085b      	lsrs	r3, r3, #1
 8019ec4:	f102 0201 	add.w	r2, r2, #1
 8019ec8:	d003      	beq.n	8019ed2 <__lo0bits+0x56>
 8019eca:	6003      	str	r3, [r0, #0]
 8019ecc:	e7e5      	b.n	8019e9a <__lo0bits+0x1e>
 8019ece:	2200      	movs	r2, #0
 8019ed0:	e7e3      	b.n	8019e9a <__lo0bits+0x1e>
 8019ed2:	2220      	movs	r2, #32
 8019ed4:	e7e1      	b.n	8019e9a <__lo0bits+0x1e>
	...

08019ed8 <__i2b>:
 8019ed8:	b510      	push	{r4, lr}
 8019eda:	460c      	mov	r4, r1
 8019edc:	2101      	movs	r1, #1
 8019ede:	f7ff febb 	bl	8019c58 <_Balloc>
 8019ee2:	4602      	mov	r2, r0
 8019ee4:	b928      	cbnz	r0, 8019ef2 <__i2b+0x1a>
 8019ee6:	4b05      	ldr	r3, [pc, #20]	; (8019efc <__i2b+0x24>)
 8019ee8:	4805      	ldr	r0, [pc, #20]	; (8019f00 <__i2b+0x28>)
 8019eea:	f240 1145 	movw	r1, #325	; 0x145
 8019eee:	f001 fbff 	bl	801b6f0 <__assert_func>
 8019ef2:	2301      	movs	r3, #1
 8019ef4:	6144      	str	r4, [r0, #20]
 8019ef6:	6103      	str	r3, [r0, #16]
 8019ef8:	bd10      	pop	{r4, pc}
 8019efa:	bf00      	nop
 8019efc:	0801c8f5 	.word	0x0801c8f5
 8019f00:	0801c906 	.word	0x0801c906

08019f04 <__multiply>:
 8019f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019f08:	4691      	mov	r9, r2
 8019f0a:	690a      	ldr	r2, [r1, #16]
 8019f0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8019f10:	429a      	cmp	r2, r3
 8019f12:	bfb8      	it	lt
 8019f14:	460b      	movlt	r3, r1
 8019f16:	460c      	mov	r4, r1
 8019f18:	bfbc      	itt	lt
 8019f1a:	464c      	movlt	r4, r9
 8019f1c:	4699      	movlt	r9, r3
 8019f1e:	6927      	ldr	r7, [r4, #16]
 8019f20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8019f24:	68a3      	ldr	r3, [r4, #8]
 8019f26:	6861      	ldr	r1, [r4, #4]
 8019f28:	eb07 060a 	add.w	r6, r7, sl
 8019f2c:	42b3      	cmp	r3, r6
 8019f2e:	b085      	sub	sp, #20
 8019f30:	bfb8      	it	lt
 8019f32:	3101      	addlt	r1, #1
 8019f34:	f7ff fe90 	bl	8019c58 <_Balloc>
 8019f38:	b930      	cbnz	r0, 8019f48 <__multiply+0x44>
 8019f3a:	4602      	mov	r2, r0
 8019f3c:	4b44      	ldr	r3, [pc, #272]	; (801a050 <__multiply+0x14c>)
 8019f3e:	4845      	ldr	r0, [pc, #276]	; (801a054 <__multiply+0x150>)
 8019f40:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8019f44:	f001 fbd4 	bl	801b6f0 <__assert_func>
 8019f48:	f100 0514 	add.w	r5, r0, #20
 8019f4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8019f50:	462b      	mov	r3, r5
 8019f52:	2200      	movs	r2, #0
 8019f54:	4543      	cmp	r3, r8
 8019f56:	d321      	bcc.n	8019f9c <__multiply+0x98>
 8019f58:	f104 0314 	add.w	r3, r4, #20
 8019f5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8019f60:	f109 0314 	add.w	r3, r9, #20
 8019f64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8019f68:	9202      	str	r2, [sp, #8]
 8019f6a:	1b3a      	subs	r2, r7, r4
 8019f6c:	3a15      	subs	r2, #21
 8019f6e:	f022 0203 	bic.w	r2, r2, #3
 8019f72:	3204      	adds	r2, #4
 8019f74:	f104 0115 	add.w	r1, r4, #21
 8019f78:	428f      	cmp	r7, r1
 8019f7a:	bf38      	it	cc
 8019f7c:	2204      	movcc	r2, #4
 8019f7e:	9201      	str	r2, [sp, #4]
 8019f80:	9a02      	ldr	r2, [sp, #8]
 8019f82:	9303      	str	r3, [sp, #12]
 8019f84:	429a      	cmp	r2, r3
 8019f86:	d80c      	bhi.n	8019fa2 <__multiply+0x9e>
 8019f88:	2e00      	cmp	r6, #0
 8019f8a:	dd03      	ble.n	8019f94 <__multiply+0x90>
 8019f8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8019f90:	2b00      	cmp	r3, #0
 8019f92:	d05b      	beq.n	801a04c <__multiply+0x148>
 8019f94:	6106      	str	r6, [r0, #16]
 8019f96:	b005      	add	sp, #20
 8019f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019f9c:	f843 2b04 	str.w	r2, [r3], #4
 8019fa0:	e7d8      	b.n	8019f54 <__multiply+0x50>
 8019fa2:	f8b3 a000 	ldrh.w	sl, [r3]
 8019fa6:	f1ba 0f00 	cmp.w	sl, #0
 8019faa:	d024      	beq.n	8019ff6 <__multiply+0xf2>
 8019fac:	f104 0e14 	add.w	lr, r4, #20
 8019fb0:	46a9      	mov	r9, r5
 8019fb2:	f04f 0c00 	mov.w	ip, #0
 8019fb6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8019fba:	f8d9 1000 	ldr.w	r1, [r9]
 8019fbe:	fa1f fb82 	uxth.w	fp, r2
 8019fc2:	b289      	uxth	r1, r1
 8019fc4:	fb0a 110b 	mla	r1, sl, fp, r1
 8019fc8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8019fcc:	f8d9 2000 	ldr.w	r2, [r9]
 8019fd0:	4461      	add	r1, ip
 8019fd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8019fd6:	fb0a c20b 	mla	r2, sl, fp, ip
 8019fda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8019fde:	b289      	uxth	r1, r1
 8019fe0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8019fe4:	4577      	cmp	r7, lr
 8019fe6:	f849 1b04 	str.w	r1, [r9], #4
 8019fea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8019fee:	d8e2      	bhi.n	8019fb6 <__multiply+0xb2>
 8019ff0:	9a01      	ldr	r2, [sp, #4]
 8019ff2:	f845 c002 	str.w	ip, [r5, r2]
 8019ff6:	9a03      	ldr	r2, [sp, #12]
 8019ff8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8019ffc:	3304      	adds	r3, #4
 8019ffe:	f1b9 0f00 	cmp.w	r9, #0
 801a002:	d021      	beq.n	801a048 <__multiply+0x144>
 801a004:	6829      	ldr	r1, [r5, #0]
 801a006:	f104 0c14 	add.w	ip, r4, #20
 801a00a:	46ae      	mov	lr, r5
 801a00c:	f04f 0a00 	mov.w	sl, #0
 801a010:	f8bc b000 	ldrh.w	fp, [ip]
 801a014:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801a018:	fb09 220b 	mla	r2, r9, fp, r2
 801a01c:	4452      	add	r2, sl
 801a01e:	b289      	uxth	r1, r1
 801a020:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801a024:	f84e 1b04 	str.w	r1, [lr], #4
 801a028:	f85c 1b04 	ldr.w	r1, [ip], #4
 801a02c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801a030:	f8be 1000 	ldrh.w	r1, [lr]
 801a034:	fb09 110a 	mla	r1, r9, sl, r1
 801a038:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801a03c:	4567      	cmp	r7, ip
 801a03e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801a042:	d8e5      	bhi.n	801a010 <__multiply+0x10c>
 801a044:	9a01      	ldr	r2, [sp, #4]
 801a046:	50a9      	str	r1, [r5, r2]
 801a048:	3504      	adds	r5, #4
 801a04a:	e799      	b.n	8019f80 <__multiply+0x7c>
 801a04c:	3e01      	subs	r6, #1
 801a04e:	e79b      	b.n	8019f88 <__multiply+0x84>
 801a050:	0801c8f5 	.word	0x0801c8f5
 801a054:	0801c906 	.word	0x0801c906

0801a058 <__pow5mult>:
 801a058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a05c:	4615      	mov	r5, r2
 801a05e:	f012 0203 	ands.w	r2, r2, #3
 801a062:	4606      	mov	r6, r0
 801a064:	460f      	mov	r7, r1
 801a066:	d007      	beq.n	801a078 <__pow5mult+0x20>
 801a068:	4c25      	ldr	r4, [pc, #148]	; (801a100 <__pow5mult+0xa8>)
 801a06a:	3a01      	subs	r2, #1
 801a06c:	2300      	movs	r3, #0
 801a06e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a072:	f7ff fe53 	bl	8019d1c <__multadd>
 801a076:	4607      	mov	r7, r0
 801a078:	10ad      	asrs	r5, r5, #2
 801a07a:	d03d      	beq.n	801a0f8 <__pow5mult+0xa0>
 801a07c:	69f4      	ldr	r4, [r6, #28]
 801a07e:	b97c      	cbnz	r4, 801a0a0 <__pow5mult+0x48>
 801a080:	2010      	movs	r0, #16
 801a082:	f7ff fd35 	bl	8019af0 <malloc>
 801a086:	4602      	mov	r2, r0
 801a088:	61f0      	str	r0, [r6, #28]
 801a08a:	b928      	cbnz	r0, 801a098 <__pow5mult+0x40>
 801a08c:	4b1d      	ldr	r3, [pc, #116]	; (801a104 <__pow5mult+0xac>)
 801a08e:	481e      	ldr	r0, [pc, #120]	; (801a108 <__pow5mult+0xb0>)
 801a090:	f240 11b3 	movw	r1, #435	; 0x1b3
 801a094:	f001 fb2c 	bl	801b6f0 <__assert_func>
 801a098:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a09c:	6004      	str	r4, [r0, #0]
 801a09e:	60c4      	str	r4, [r0, #12]
 801a0a0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801a0a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a0a8:	b94c      	cbnz	r4, 801a0be <__pow5mult+0x66>
 801a0aa:	f240 2171 	movw	r1, #625	; 0x271
 801a0ae:	4630      	mov	r0, r6
 801a0b0:	f7ff ff12 	bl	8019ed8 <__i2b>
 801a0b4:	2300      	movs	r3, #0
 801a0b6:	f8c8 0008 	str.w	r0, [r8, #8]
 801a0ba:	4604      	mov	r4, r0
 801a0bc:	6003      	str	r3, [r0, #0]
 801a0be:	f04f 0900 	mov.w	r9, #0
 801a0c2:	07eb      	lsls	r3, r5, #31
 801a0c4:	d50a      	bpl.n	801a0dc <__pow5mult+0x84>
 801a0c6:	4639      	mov	r1, r7
 801a0c8:	4622      	mov	r2, r4
 801a0ca:	4630      	mov	r0, r6
 801a0cc:	f7ff ff1a 	bl	8019f04 <__multiply>
 801a0d0:	4639      	mov	r1, r7
 801a0d2:	4680      	mov	r8, r0
 801a0d4:	4630      	mov	r0, r6
 801a0d6:	f7ff fdff 	bl	8019cd8 <_Bfree>
 801a0da:	4647      	mov	r7, r8
 801a0dc:	106d      	asrs	r5, r5, #1
 801a0de:	d00b      	beq.n	801a0f8 <__pow5mult+0xa0>
 801a0e0:	6820      	ldr	r0, [r4, #0]
 801a0e2:	b938      	cbnz	r0, 801a0f4 <__pow5mult+0x9c>
 801a0e4:	4622      	mov	r2, r4
 801a0e6:	4621      	mov	r1, r4
 801a0e8:	4630      	mov	r0, r6
 801a0ea:	f7ff ff0b 	bl	8019f04 <__multiply>
 801a0ee:	6020      	str	r0, [r4, #0]
 801a0f0:	f8c0 9000 	str.w	r9, [r0]
 801a0f4:	4604      	mov	r4, r0
 801a0f6:	e7e4      	b.n	801a0c2 <__pow5mult+0x6a>
 801a0f8:	4638      	mov	r0, r7
 801a0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a0fe:	bf00      	nop
 801a100:	0801ca50 	.word	0x0801ca50
 801a104:	0801c886 	.word	0x0801c886
 801a108:	0801c906 	.word	0x0801c906

0801a10c <__lshift>:
 801a10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a110:	460c      	mov	r4, r1
 801a112:	6849      	ldr	r1, [r1, #4]
 801a114:	6923      	ldr	r3, [r4, #16]
 801a116:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a11a:	68a3      	ldr	r3, [r4, #8]
 801a11c:	4607      	mov	r7, r0
 801a11e:	4691      	mov	r9, r2
 801a120:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a124:	f108 0601 	add.w	r6, r8, #1
 801a128:	42b3      	cmp	r3, r6
 801a12a:	db0b      	blt.n	801a144 <__lshift+0x38>
 801a12c:	4638      	mov	r0, r7
 801a12e:	f7ff fd93 	bl	8019c58 <_Balloc>
 801a132:	4605      	mov	r5, r0
 801a134:	b948      	cbnz	r0, 801a14a <__lshift+0x3e>
 801a136:	4602      	mov	r2, r0
 801a138:	4b28      	ldr	r3, [pc, #160]	; (801a1dc <__lshift+0xd0>)
 801a13a:	4829      	ldr	r0, [pc, #164]	; (801a1e0 <__lshift+0xd4>)
 801a13c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801a140:	f001 fad6 	bl	801b6f0 <__assert_func>
 801a144:	3101      	adds	r1, #1
 801a146:	005b      	lsls	r3, r3, #1
 801a148:	e7ee      	b.n	801a128 <__lshift+0x1c>
 801a14a:	2300      	movs	r3, #0
 801a14c:	f100 0114 	add.w	r1, r0, #20
 801a150:	f100 0210 	add.w	r2, r0, #16
 801a154:	4618      	mov	r0, r3
 801a156:	4553      	cmp	r3, sl
 801a158:	db33      	blt.n	801a1c2 <__lshift+0xb6>
 801a15a:	6920      	ldr	r0, [r4, #16]
 801a15c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a160:	f104 0314 	add.w	r3, r4, #20
 801a164:	f019 091f 	ands.w	r9, r9, #31
 801a168:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a16c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a170:	d02b      	beq.n	801a1ca <__lshift+0xbe>
 801a172:	f1c9 0e20 	rsb	lr, r9, #32
 801a176:	468a      	mov	sl, r1
 801a178:	2200      	movs	r2, #0
 801a17a:	6818      	ldr	r0, [r3, #0]
 801a17c:	fa00 f009 	lsl.w	r0, r0, r9
 801a180:	4310      	orrs	r0, r2
 801a182:	f84a 0b04 	str.w	r0, [sl], #4
 801a186:	f853 2b04 	ldr.w	r2, [r3], #4
 801a18a:	459c      	cmp	ip, r3
 801a18c:	fa22 f20e 	lsr.w	r2, r2, lr
 801a190:	d8f3      	bhi.n	801a17a <__lshift+0x6e>
 801a192:	ebac 0304 	sub.w	r3, ip, r4
 801a196:	3b15      	subs	r3, #21
 801a198:	f023 0303 	bic.w	r3, r3, #3
 801a19c:	3304      	adds	r3, #4
 801a19e:	f104 0015 	add.w	r0, r4, #21
 801a1a2:	4584      	cmp	ip, r0
 801a1a4:	bf38      	it	cc
 801a1a6:	2304      	movcc	r3, #4
 801a1a8:	50ca      	str	r2, [r1, r3]
 801a1aa:	b10a      	cbz	r2, 801a1b0 <__lshift+0xa4>
 801a1ac:	f108 0602 	add.w	r6, r8, #2
 801a1b0:	3e01      	subs	r6, #1
 801a1b2:	4638      	mov	r0, r7
 801a1b4:	612e      	str	r6, [r5, #16]
 801a1b6:	4621      	mov	r1, r4
 801a1b8:	f7ff fd8e 	bl	8019cd8 <_Bfree>
 801a1bc:	4628      	mov	r0, r5
 801a1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a1c2:	f842 0f04 	str.w	r0, [r2, #4]!
 801a1c6:	3301      	adds	r3, #1
 801a1c8:	e7c5      	b.n	801a156 <__lshift+0x4a>
 801a1ca:	3904      	subs	r1, #4
 801a1cc:	f853 2b04 	ldr.w	r2, [r3], #4
 801a1d0:	f841 2f04 	str.w	r2, [r1, #4]!
 801a1d4:	459c      	cmp	ip, r3
 801a1d6:	d8f9      	bhi.n	801a1cc <__lshift+0xc0>
 801a1d8:	e7ea      	b.n	801a1b0 <__lshift+0xa4>
 801a1da:	bf00      	nop
 801a1dc:	0801c8f5 	.word	0x0801c8f5
 801a1e0:	0801c906 	.word	0x0801c906

0801a1e4 <__mcmp>:
 801a1e4:	b530      	push	{r4, r5, lr}
 801a1e6:	6902      	ldr	r2, [r0, #16]
 801a1e8:	690c      	ldr	r4, [r1, #16]
 801a1ea:	1b12      	subs	r2, r2, r4
 801a1ec:	d10e      	bne.n	801a20c <__mcmp+0x28>
 801a1ee:	f100 0314 	add.w	r3, r0, #20
 801a1f2:	3114      	adds	r1, #20
 801a1f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801a1f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801a1fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801a200:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801a204:	42a5      	cmp	r5, r4
 801a206:	d003      	beq.n	801a210 <__mcmp+0x2c>
 801a208:	d305      	bcc.n	801a216 <__mcmp+0x32>
 801a20a:	2201      	movs	r2, #1
 801a20c:	4610      	mov	r0, r2
 801a20e:	bd30      	pop	{r4, r5, pc}
 801a210:	4283      	cmp	r3, r0
 801a212:	d3f3      	bcc.n	801a1fc <__mcmp+0x18>
 801a214:	e7fa      	b.n	801a20c <__mcmp+0x28>
 801a216:	f04f 32ff 	mov.w	r2, #4294967295
 801a21a:	e7f7      	b.n	801a20c <__mcmp+0x28>

0801a21c <__mdiff>:
 801a21c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a220:	460c      	mov	r4, r1
 801a222:	4606      	mov	r6, r0
 801a224:	4611      	mov	r1, r2
 801a226:	4620      	mov	r0, r4
 801a228:	4690      	mov	r8, r2
 801a22a:	f7ff ffdb 	bl	801a1e4 <__mcmp>
 801a22e:	1e05      	subs	r5, r0, #0
 801a230:	d110      	bne.n	801a254 <__mdiff+0x38>
 801a232:	4629      	mov	r1, r5
 801a234:	4630      	mov	r0, r6
 801a236:	f7ff fd0f 	bl	8019c58 <_Balloc>
 801a23a:	b930      	cbnz	r0, 801a24a <__mdiff+0x2e>
 801a23c:	4b3a      	ldr	r3, [pc, #232]	; (801a328 <__mdiff+0x10c>)
 801a23e:	4602      	mov	r2, r0
 801a240:	f240 2137 	movw	r1, #567	; 0x237
 801a244:	4839      	ldr	r0, [pc, #228]	; (801a32c <__mdiff+0x110>)
 801a246:	f001 fa53 	bl	801b6f0 <__assert_func>
 801a24a:	2301      	movs	r3, #1
 801a24c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a250:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a254:	bfa4      	itt	ge
 801a256:	4643      	movge	r3, r8
 801a258:	46a0      	movge	r8, r4
 801a25a:	4630      	mov	r0, r6
 801a25c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801a260:	bfa6      	itte	ge
 801a262:	461c      	movge	r4, r3
 801a264:	2500      	movge	r5, #0
 801a266:	2501      	movlt	r5, #1
 801a268:	f7ff fcf6 	bl	8019c58 <_Balloc>
 801a26c:	b920      	cbnz	r0, 801a278 <__mdiff+0x5c>
 801a26e:	4b2e      	ldr	r3, [pc, #184]	; (801a328 <__mdiff+0x10c>)
 801a270:	4602      	mov	r2, r0
 801a272:	f240 2145 	movw	r1, #581	; 0x245
 801a276:	e7e5      	b.n	801a244 <__mdiff+0x28>
 801a278:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801a27c:	6926      	ldr	r6, [r4, #16]
 801a27e:	60c5      	str	r5, [r0, #12]
 801a280:	f104 0914 	add.w	r9, r4, #20
 801a284:	f108 0514 	add.w	r5, r8, #20
 801a288:	f100 0e14 	add.w	lr, r0, #20
 801a28c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801a290:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801a294:	f108 0210 	add.w	r2, r8, #16
 801a298:	46f2      	mov	sl, lr
 801a29a:	2100      	movs	r1, #0
 801a29c:	f859 3b04 	ldr.w	r3, [r9], #4
 801a2a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801a2a4:	fa11 f88b 	uxtah	r8, r1, fp
 801a2a8:	b299      	uxth	r1, r3
 801a2aa:	0c1b      	lsrs	r3, r3, #16
 801a2ac:	eba8 0801 	sub.w	r8, r8, r1
 801a2b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801a2b4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801a2b8:	fa1f f888 	uxth.w	r8, r8
 801a2bc:	1419      	asrs	r1, r3, #16
 801a2be:	454e      	cmp	r6, r9
 801a2c0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801a2c4:	f84a 3b04 	str.w	r3, [sl], #4
 801a2c8:	d8e8      	bhi.n	801a29c <__mdiff+0x80>
 801a2ca:	1b33      	subs	r3, r6, r4
 801a2cc:	3b15      	subs	r3, #21
 801a2ce:	f023 0303 	bic.w	r3, r3, #3
 801a2d2:	3304      	adds	r3, #4
 801a2d4:	3415      	adds	r4, #21
 801a2d6:	42a6      	cmp	r6, r4
 801a2d8:	bf38      	it	cc
 801a2da:	2304      	movcc	r3, #4
 801a2dc:	441d      	add	r5, r3
 801a2de:	4473      	add	r3, lr
 801a2e0:	469e      	mov	lr, r3
 801a2e2:	462e      	mov	r6, r5
 801a2e4:	4566      	cmp	r6, ip
 801a2e6:	d30e      	bcc.n	801a306 <__mdiff+0xea>
 801a2e8:	f10c 0203 	add.w	r2, ip, #3
 801a2ec:	1b52      	subs	r2, r2, r5
 801a2ee:	f022 0203 	bic.w	r2, r2, #3
 801a2f2:	3d03      	subs	r5, #3
 801a2f4:	45ac      	cmp	ip, r5
 801a2f6:	bf38      	it	cc
 801a2f8:	2200      	movcc	r2, #0
 801a2fa:	4413      	add	r3, r2
 801a2fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801a300:	b17a      	cbz	r2, 801a322 <__mdiff+0x106>
 801a302:	6107      	str	r7, [r0, #16]
 801a304:	e7a4      	b.n	801a250 <__mdiff+0x34>
 801a306:	f856 8b04 	ldr.w	r8, [r6], #4
 801a30a:	fa11 f288 	uxtah	r2, r1, r8
 801a30e:	1414      	asrs	r4, r2, #16
 801a310:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801a314:	b292      	uxth	r2, r2
 801a316:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801a31a:	f84e 2b04 	str.w	r2, [lr], #4
 801a31e:	1421      	asrs	r1, r4, #16
 801a320:	e7e0      	b.n	801a2e4 <__mdiff+0xc8>
 801a322:	3f01      	subs	r7, #1
 801a324:	e7ea      	b.n	801a2fc <__mdiff+0xe0>
 801a326:	bf00      	nop
 801a328:	0801c8f5 	.word	0x0801c8f5
 801a32c:	0801c906 	.word	0x0801c906

0801a330 <__ulp>:
 801a330:	b082      	sub	sp, #8
 801a332:	ed8d 0b00 	vstr	d0, [sp]
 801a336:	9a01      	ldr	r2, [sp, #4]
 801a338:	4b0f      	ldr	r3, [pc, #60]	; (801a378 <__ulp+0x48>)
 801a33a:	4013      	ands	r3, r2
 801a33c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801a340:	2b00      	cmp	r3, #0
 801a342:	dc08      	bgt.n	801a356 <__ulp+0x26>
 801a344:	425b      	negs	r3, r3
 801a346:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801a34a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a34e:	da04      	bge.n	801a35a <__ulp+0x2a>
 801a350:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a354:	4113      	asrs	r3, r2
 801a356:	2200      	movs	r2, #0
 801a358:	e008      	b.n	801a36c <__ulp+0x3c>
 801a35a:	f1a2 0314 	sub.w	r3, r2, #20
 801a35e:	2b1e      	cmp	r3, #30
 801a360:	bfda      	itte	le
 801a362:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801a366:	40da      	lsrle	r2, r3
 801a368:	2201      	movgt	r2, #1
 801a36a:	2300      	movs	r3, #0
 801a36c:	4619      	mov	r1, r3
 801a36e:	4610      	mov	r0, r2
 801a370:	ec41 0b10 	vmov	d0, r0, r1
 801a374:	b002      	add	sp, #8
 801a376:	4770      	bx	lr
 801a378:	7ff00000 	.word	0x7ff00000

0801a37c <__b2d>:
 801a37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a380:	6906      	ldr	r6, [r0, #16]
 801a382:	f100 0814 	add.w	r8, r0, #20
 801a386:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801a38a:	1f37      	subs	r7, r6, #4
 801a38c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801a390:	4610      	mov	r0, r2
 801a392:	f7ff fd53 	bl	8019e3c <__hi0bits>
 801a396:	f1c0 0320 	rsb	r3, r0, #32
 801a39a:	280a      	cmp	r0, #10
 801a39c:	600b      	str	r3, [r1, #0]
 801a39e:	491b      	ldr	r1, [pc, #108]	; (801a40c <__b2d+0x90>)
 801a3a0:	dc15      	bgt.n	801a3ce <__b2d+0x52>
 801a3a2:	f1c0 0c0b 	rsb	ip, r0, #11
 801a3a6:	fa22 f30c 	lsr.w	r3, r2, ip
 801a3aa:	45b8      	cmp	r8, r7
 801a3ac:	ea43 0501 	orr.w	r5, r3, r1
 801a3b0:	bf34      	ite	cc
 801a3b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a3b6:	2300      	movcs	r3, #0
 801a3b8:	3015      	adds	r0, #21
 801a3ba:	fa02 f000 	lsl.w	r0, r2, r0
 801a3be:	fa23 f30c 	lsr.w	r3, r3, ip
 801a3c2:	4303      	orrs	r3, r0
 801a3c4:	461c      	mov	r4, r3
 801a3c6:	ec45 4b10 	vmov	d0, r4, r5
 801a3ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a3ce:	45b8      	cmp	r8, r7
 801a3d0:	bf3a      	itte	cc
 801a3d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a3d6:	f1a6 0708 	subcc.w	r7, r6, #8
 801a3da:	2300      	movcs	r3, #0
 801a3dc:	380b      	subs	r0, #11
 801a3de:	d012      	beq.n	801a406 <__b2d+0x8a>
 801a3e0:	f1c0 0120 	rsb	r1, r0, #32
 801a3e4:	fa23 f401 	lsr.w	r4, r3, r1
 801a3e8:	4082      	lsls	r2, r0
 801a3ea:	4322      	orrs	r2, r4
 801a3ec:	4547      	cmp	r7, r8
 801a3ee:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801a3f2:	bf8c      	ite	hi
 801a3f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801a3f8:	2200      	movls	r2, #0
 801a3fa:	4083      	lsls	r3, r0
 801a3fc:	40ca      	lsrs	r2, r1
 801a3fe:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801a402:	4313      	orrs	r3, r2
 801a404:	e7de      	b.n	801a3c4 <__b2d+0x48>
 801a406:	ea42 0501 	orr.w	r5, r2, r1
 801a40a:	e7db      	b.n	801a3c4 <__b2d+0x48>
 801a40c:	3ff00000 	.word	0x3ff00000

0801a410 <__d2b>:
 801a410:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a414:	460f      	mov	r7, r1
 801a416:	2101      	movs	r1, #1
 801a418:	ec59 8b10 	vmov	r8, r9, d0
 801a41c:	4616      	mov	r6, r2
 801a41e:	f7ff fc1b 	bl	8019c58 <_Balloc>
 801a422:	4604      	mov	r4, r0
 801a424:	b930      	cbnz	r0, 801a434 <__d2b+0x24>
 801a426:	4602      	mov	r2, r0
 801a428:	4b24      	ldr	r3, [pc, #144]	; (801a4bc <__d2b+0xac>)
 801a42a:	4825      	ldr	r0, [pc, #148]	; (801a4c0 <__d2b+0xb0>)
 801a42c:	f240 310f 	movw	r1, #783	; 0x30f
 801a430:	f001 f95e 	bl	801b6f0 <__assert_func>
 801a434:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a438:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a43c:	bb2d      	cbnz	r5, 801a48a <__d2b+0x7a>
 801a43e:	9301      	str	r3, [sp, #4]
 801a440:	f1b8 0300 	subs.w	r3, r8, #0
 801a444:	d026      	beq.n	801a494 <__d2b+0x84>
 801a446:	4668      	mov	r0, sp
 801a448:	9300      	str	r3, [sp, #0]
 801a44a:	f7ff fd17 	bl	8019e7c <__lo0bits>
 801a44e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a452:	b1e8      	cbz	r0, 801a490 <__d2b+0x80>
 801a454:	f1c0 0320 	rsb	r3, r0, #32
 801a458:	fa02 f303 	lsl.w	r3, r2, r3
 801a45c:	430b      	orrs	r3, r1
 801a45e:	40c2      	lsrs	r2, r0
 801a460:	6163      	str	r3, [r4, #20]
 801a462:	9201      	str	r2, [sp, #4]
 801a464:	9b01      	ldr	r3, [sp, #4]
 801a466:	61a3      	str	r3, [r4, #24]
 801a468:	2b00      	cmp	r3, #0
 801a46a:	bf14      	ite	ne
 801a46c:	2202      	movne	r2, #2
 801a46e:	2201      	moveq	r2, #1
 801a470:	6122      	str	r2, [r4, #16]
 801a472:	b1bd      	cbz	r5, 801a4a4 <__d2b+0x94>
 801a474:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801a478:	4405      	add	r5, r0
 801a47a:	603d      	str	r5, [r7, #0]
 801a47c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801a480:	6030      	str	r0, [r6, #0]
 801a482:	4620      	mov	r0, r4
 801a484:	b003      	add	sp, #12
 801a486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a48a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801a48e:	e7d6      	b.n	801a43e <__d2b+0x2e>
 801a490:	6161      	str	r1, [r4, #20]
 801a492:	e7e7      	b.n	801a464 <__d2b+0x54>
 801a494:	a801      	add	r0, sp, #4
 801a496:	f7ff fcf1 	bl	8019e7c <__lo0bits>
 801a49a:	9b01      	ldr	r3, [sp, #4]
 801a49c:	6163      	str	r3, [r4, #20]
 801a49e:	3020      	adds	r0, #32
 801a4a0:	2201      	movs	r2, #1
 801a4a2:	e7e5      	b.n	801a470 <__d2b+0x60>
 801a4a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a4a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801a4ac:	6038      	str	r0, [r7, #0]
 801a4ae:	6918      	ldr	r0, [r3, #16]
 801a4b0:	f7ff fcc4 	bl	8019e3c <__hi0bits>
 801a4b4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a4b8:	e7e2      	b.n	801a480 <__d2b+0x70>
 801a4ba:	bf00      	nop
 801a4bc:	0801c8f5 	.word	0x0801c8f5
 801a4c0:	0801c906 	.word	0x0801c906

0801a4c4 <__ratio>:
 801a4c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a4c8:	4688      	mov	r8, r1
 801a4ca:	4669      	mov	r1, sp
 801a4cc:	4681      	mov	r9, r0
 801a4ce:	f7ff ff55 	bl	801a37c <__b2d>
 801a4d2:	a901      	add	r1, sp, #4
 801a4d4:	4640      	mov	r0, r8
 801a4d6:	ec55 4b10 	vmov	r4, r5, d0
 801a4da:	ee10 aa10 	vmov	sl, s0
 801a4de:	f7ff ff4d 	bl	801a37c <__b2d>
 801a4e2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801a4e6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801a4ea:	1ad2      	subs	r2, r2, r3
 801a4ec:	e9dd 3100 	ldrd	r3, r1, [sp]
 801a4f0:	1a5b      	subs	r3, r3, r1
 801a4f2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801a4f6:	ec57 6b10 	vmov	r6, r7, d0
 801a4fa:	2b00      	cmp	r3, #0
 801a4fc:	bfd6      	itet	le
 801a4fe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801a502:	462a      	movgt	r2, r5
 801a504:	463a      	movle	r2, r7
 801a506:	46ab      	mov	fp, r5
 801a508:	bfd6      	itet	le
 801a50a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801a50e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801a512:	ee00 3a90 	vmovle	s1, r3
 801a516:	ec4b ab17 	vmov	d7, sl, fp
 801a51a:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801a51e:	b003      	add	sp, #12
 801a520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a524 <__copybits>:
 801a524:	3901      	subs	r1, #1
 801a526:	b570      	push	{r4, r5, r6, lr}
 801a528:	1149      	asrs	r1, r1, #5
 801a52a:	6914      	ldr	r4, [r2, #16]
 801a52c:	3101      	adds	r1, #1
 801a52e:	f102 0314 	add.w	r3, r2, #20
 801a532:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801a536:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801a53a:	1f05      	subs	r5, r0, #4
 801a53c:	42a3      	cmp	r3, r4
 801a53e:	d30c      	bcc.n	801a55a <__copybits+0x36>
 801a540:	1aa3      	subs	r3, r4, r2
 801a542:	3b11      	subs	r3, #17
 801a544:	f023 0303 	bic.w	r3, r3, #3
 801a548:	3211      	adds	r2, #17
 801a54a:	42a2      	cmp	r2, r4
 801a54c:	bf88      	it	hi
 801a54e:	2300      	movhi	r3, #0
 801a550:	4418      	add	r0, r3
 801a552:	2300      	movs	r3, #0
 801a554:	4288      	cmp	r0, r1
 801a556:	d305      	bcc.n	801a564 <__copybits+0x40>
 801a558:	bd70      	pop	{r4, r5, r6, pc}
 801a55a:	f853 6b04 	ldr.w	r6, [r3], #4
 801a55e:	f845 6f04 	str.w	r6, [r5, #4]!
 801a562:	e7eb      	b.n	801a53c <__copybits+0x18>
 801a564:	f840 3b04 	str.w	r3, [r0], #4
 801a568:	e7f4      	b.n	801a554 <__copybits+0x30>

0801a56a <__any_on>:
 801a56a:	f100 0214 	add.w	r2, r0, #20
 801a56e:	6900      	ldr	r0, [r0, #16]
 801a570:	114b      	asrs	r3, r1, #5
 801a572:	4298      	cmp	r0, r3
 801a574:	b510      	push	{r4, lr}
 801a576:	db11      	blt.n	801a59c <__any_on+0x32>
 801a578:	dd0a      	ble.n	801a590 <__any_on+0x26>
 801a57a:	f011 011f 	ands.w	r1, r1, #31
 801a57e:	d007      	beq.n	801a590 <__any_on+0x26>
 801a580:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a584:	fa24 f001 	lsr.w	r0, r4, r1
 801a588:	fa00 f101 	lsl.w	r1, r0, r1
 801a58c:	428c      	cmp	r4, r1
 801a58e:	d10b      	bne.n	801a5a8 <__any_on+0x3e>
 801a590:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a594:	4293      	cmp	r3, r2
 801a596:	d803      	bhi.n	801a5a0 <__any_on+0x36>
 801a598:	2000      	movs	r0, #0
 801a59a:	bd10      	pop	{r4, pc}
 801a59c:	4603      	mov	r3, r0
 801a59e:	e7f7      	b.n	801a590 <__any_on+0x26>
 801a5a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a5a4:	2900      	cmp	r1, #0
 801a5a6:	d0f5      	beq.n	801a594 <__any_on+0x2a>
 801a5a8:	2001      	movs	r0, #1
 801a5aa:	e7f6      	b.n	801a59a <__any_on+0x30>

0801a5ac <sulp>:
 801a5ac:	b570      	push	{r4, r5, r6, lr}
 801a5ae:	4604      	mov	r4, r0
 801a5b0:	460d      	mov	r5, r1
 801a5b2:	4616      	mov	r6, r2
 801a5b4:	ec45 4b10 	vmov	d0, r4, r5
 801a5b8:	f7ff feba 	bl	801a330 <__ulp>
 801a5bc:	b17e      	cbz	r6, 801a5de <sulp+0x32>
 801a5be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801a5c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801a5c6:	2b00      	cmp	r3, #0
 801a5c8:	dd09      	ble.n	801a5de <sulp+0x32>
 801a5ca:	051b      	lsls	r3, r3, #20
 801a5cc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801a5d0:	2000      	movs	r0, #0
 801a5d2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801a5d6:	ec41 0b17 	vmov	d7, r0, r1
 801a5da:	ee20 0b07 	vmul.f64	d0, d0, d7
 801a5de:	bd70      	pop	{r4, r5, r6, pc}

0801a5e0 <_strtod_l>:
 801a5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a5e4:	ed2d 8b0e 	vpush	{d8-d14}
 801a5e8:	b097      	sub	sp, #92	; 0x5c
 801a5ea:	4604      	mov	r4, r0
 801a5ec:	920d      	str	r2, [sp, #52]	; 0x34
 801a5ee:	2200      	movs	r2, #0
 801a5f0:	9212      	str	r2, [sp, #72]	; 0x48
 801a5f2:	468a      	mov	sl, r1
 801a5f4:	f04f 0800 	mov.w	r8, #0
 801a5f8:	f04f 0900 	mov.w	r9, #0
 801a5fc:	460a      	mov	r2, r1
 801a5fe:	9211      	str	r2, [sp, #68]	; 0x44
 801a600:	7811      	ldrb	r1, [r2, #0]
 801a602:	292b      	cmp	r1, #43	; 0x2b
 801a604:	d04c      	beq.n	801a6a0 <_strtod_l+0xc0>
 801a606:	d839      	bhi.n	801a67c <_strtod_l+0x9c>
 801a608:	290d      	cmp	r1, #13
 801a60a:	d833      	bhi.n	801a674 <_strtod_l+0x94>
 801a60c:	2908      	cmp	r1, #8
 801a60e:	d833      	bhi.n	801a678 <_strtod_l+0x98>
 801a610:	2900      	cmp	r1, #0
 801a612:	d03c      	beq.n	801a68e <_strtod_l+0xae>
 801a614:	2200      	movs	r2, #0
 801a616:	9208      	str	r2, [sp, #32]
 801a618:	9e11      	ldr	r6, [sp, #68]	; 0x44
 801a61a:	7832      	ldrb	r2, [r6, #0]
 801a61c:	2a30      	cmp	r2, #48	; 0x30
 801a61e:	f040 80b8 	bne.w	801a792 <_strtod_l+0x1b2>
 801a622:	7872      	ldrb	r2, [r6, #1]
 801a624:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 801a628:	2a58      	cmp	r2, #88	; 0x58
 801a62a:	d170      	bne.n	801a70e <_strtod_l+0x12e>
 801a62c:	9302      	str	r3, [sp, #8]
 801a62e:	9b08      	ldr	r3, [sp, #32]
 801a630:	9301      	str	r3, [sp, #4]
 801a632:	ab12      	add	r3, sp, #72	; 0x48
 801a634:	9300      	str	r3, [sp, #0]
 801a636:	4a91      	ldr	r2, [pc, #580]	; (801a87c <_strtod_l+0x29c>)
 801a638:	ab13      	add	r3, sp, #76	; 0x4c
 801a63a:	a911      	add	r1, sp, #68	; 0x44
 801a63c:	4620      	mov	r0, r4
 801a63e:	f001 f8f3 	bl	801b828 <__gethex>
 801a642:	f010 070f 	ands.w	r7, r0, #15
 801a646:	4605      	mov	r5, r0
 801a648:	d005      	beq.n	801a656 <_strtod_l+0x76>
 801a64a:	2f06      	cmp	r7, #6
 801a64c:	d12a      	bne.n	801a6a4 <_strtod_l+0xc4>
 801a64e:	3601      	adds	r6, #1
 801a650:	2300      	movs	r3, #0
 801a652:	9611      	str	r6, [sp, #68]	; 0x44
 801a654:	9308      	str	r3, [sp, #32]
 801a656:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a658:	2b00      	cmp	r3, #0
 801a65a:	f040 8555 	bne.w	801b108 <_strtod_l+0xb28>
 801a65e:	9b08      	ldr	r3, [sp, #32]
 801a660:	ec49 8b10 	vmov	d0, r8, r9
 801a664:	b1cb      	cbz	r3, 801a69a <_strtod_l+0xba>
 801a666:	eeb1 0b40 	vneg.f64	d0, d0
 801a66a:	b017      	add	sp, #92	; 0x5c
 801a66c:	ecbd 8b0e 	vpop	{d8-d14}
 801a670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a674:	2920      	cmp	r1, #32
 801a676:	d1cd      	bne.n	801a614 <_strtod_l+0x34>
 801a678:	3201      	adds	r2, #1
 801a67a:	e7c0      	b.n	801a5fe <_strtod_l+0x1e>
 801a67c:	292d      	cmp	r1, #45	; 0x2d
 801a67e:	d1c9      	bne.n	801a614 <_strtod_l+0x34>
 801a680:	2101      	movs	r1, #1
 801a682:	9108      	str	r1, [sp, #32]
 801a684:	1c51      	adds	r1, r2, #1
 801a686:	9111      	str	r1, [sp, #68]	; 0x44
 801a688:	7852      	ldrb	r2, [r2, #1]
 801a68a:	2a00      	cmp	r2, #0
 801a68c:	d1c4      	bne.n	801a618 <_strtod_l+0x38>
 801a68e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a690:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801a694:	2b00      	cmp	r3, #0
 801a696:	f040 8535 	bne.w	801b104 <_strtod_l+0xb24>
 801a69a:	ec49 8b10 	vmov	d0, r8, r9
 801a69e:	e7e4      	b.n	801a66a <_strtod_l+0x8a>
 801a6a0:	2100      	movs	r1, #0
 801a6a2:	e7ee      	b.n	801a682 <_strtod_l+0xa2>
 801a6a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801a6a6:	b13a      	cbz	r2, 801a6b8 <_strtod_l+0xd8>
 801a6a8:	2135      	movs	r1, #53	; 0x35
 801a6aa:	a814      	add	r0, sp, #80	; 0x50
 801a6ac:	f7ff ff3a 	bl	801a524 <__copybits>
 801a6b0:	9912      	ldr	r1, [sp, #72]	; 0x48
 801a6b2:	4620      	mov	r0, r4
 801a6b4:	f7ff fb10 	bl	8019cd8 <_Bfree>
 801a6b8:	1e7b      	subs	r3, r7, #1
 801a6ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801a6bc:	2b04      	cmp	r3, #4
 801a6be:	d806      	bhi.n	801a6ce <_strtod_l+0xee>
 801a6c0:	e8df f003 	tbb	[pc, r3]
 801a6c4:	201d0314 	.word	0x201d0314
 801a6c8:	14          	.byte	0x14
 801a6c9:	00          	.byte	0x00
 801a6ca:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 801a6ce:	05eb      	lsls	r3, r5, #23
 801a6d0:	bf48      	it	mi
 801a6d2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801a6d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801a6da:	0d1b      	lsrs	r3, r3, #20
 801a6dc:	051b      	lsls	r3, r3, #20
 801a6de:	2b00      	cmp	r3, #0
 801a6e0:	d1b9      	bne.n	801a656 <_strtod_l+0x76>
 801a6e2:	f7fe fb83 	bl	8018dec <__errno>
 801a6e6:	2322      	movs	r3, #34	; 0x22
 801a6e8:	6003      	str	r3, [r0, #0]
 801a6ea:	e7b4      	b.n	801a656 <_strtod_l+0x76>
 801a6ec:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 801a6f0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a6f4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801a6f8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801a6fc:	e7e7      	b.n	801a6ce <_strtod_l+0xee>
 801a6fe:	f8df 9184 	ldr.w	r9, [pc, #388]	; 801a884 <_strtod_l+0x2a4>
 801a702:	e7e4      	b.n	801a6ce <_strtod_l+0xee>
 801a704:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801a708:	f04f 38ff 	mov.w	r8, #4294967295
 801a70c:	e7df      	b.n	801a6ce <_strtod_l+0xee>
 801a70e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a710:	1c5a      	adds	r2, r3, #1
 801a712:	9211      	str	r2, [sp, #68]	; 0x44
 801a714:	785b      	ldrb	r3, [r3, #1]
 801a716:	2b30      	cmp	r3, #48	; 0x30
 801a718:	d0f9      	beq.n	801a70e <_strtod_l+0x12e>
 801a71a:	2b00      	cmp	r3, #0
 801a71c:	d09b      	beq.n	801a656 <_strtod_l+0x76>
 801a71e:	2301      	movs	r3, #1
 801a720:	9306      	str	r3, [sp, #24]
 801a722:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a724:	9309      	str	r3, [sp, #36]	; 0x24
 801a726:	2300      	movs	r3, #0
 801a728:	9305      	str	r3, [sp, #20]
 801a72a:	9307      	str	r3, [sp, #28]
 801a72c:	461e      	mov	r6, r3
 801a72e:	220a      	movs	r2, #10
 801a730:	9811      	ldr	r0, [sp, #68]	; 0x44
 801a732:	7805      	ldrb	r5, [r0, #0]
 801a734:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 801a738:	b2d9      	uxtb	r1, r3
 801a73a:	2909      	cmp	r1, #9
 801a73c:	d92b      	bls.n	801a796 <_strtod_l+0x1b6>
 801a73e:	4950      	ldr	r1, [pc, #320]	; (801a880 <_strtod_l+0x2a0>)
 801a740:	2201      	movs	r2, #1
 801a742:	f000 ffa9 	bl	801b698 <strncmp>
 801a746:	2800      	cmp	r0, #0
 801a748:	d035      	beq.n	801a7b6 <_strtod_l+0x1d6>
 801a74a:	2000      	movs	r0, #0
 801a74c:	462a      	mov	r2, r5
 801a74e:	4633      	mov	r3, r6
 801a750:	4683      	mov	fp, r0
 801a752:	4601      	mov	r1, r0
 801a754:	2a65      	cmp	r2, #101	; 0x65
 801a756:	d001      	beq.n	801a75c <_strtod_l+0x17c>
 801a758:	2a45      	cmp	r2, #69	; 0x45
 801a75a:	d118      	bne.n	801a78e <_strtod_l+0x1ae>
 801a75c:	b91b      	cbnz	r3, 801a766 <_strtod_l+0x186>
 801a75e:	9b06      	ldr	r3, [sp, #24]
 801a760:	4303      	orrs	r3, r0
 801a762:	d094      	beq.n	801a68e <_strtod_l+0xae>
 801a764:	2300      	movs	r3, #0
 801a766:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 801a76a:	f10a 0201 	add.w	r2, sl, #1
 801a76e:	9211      	str	r2, [sp, #68]	; 0x44
 801a770:	f89a 2001 	ldrb.w	r2, [sl, #1]
 801a774:	2a2b      	cmp	r2, #43	; 0x2b
 801a776:	d075      	beq.n	801a864 <_strtod_l+0x284>
 801a778:	2a2d      	cmp	r2, #45	; 0x2d
 801a77a:	d07b      	beq.n	801a874 <_strtod_l+0x294>
 801a77c:	f04f 0e00 	mov.w	lr, #0
 801a780:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 801a784:	2d09      	cmp	r5, #9
 801a786:	f240 8083 	bls.w	801a890 <_strtod_l+0x2b0>
 801a78a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801a78e:	2500      	movs	r5, #0
 801a790:	e09e      	b.n	801a8d0 <_strtod_l+0x2f0>
 801a792:	2300      	movs	r3, #0
 801a794:	e7c4      	b.n	801a720 <_strtod_l+0x140>
 801a796:	2e08      	cmp	r6, #8
 801a798:	bfd5      	itete	le
 801a79a:	9907      	ldrle	r1, [sp, #28]
 801a79c:	9905      	ldrgt	r1, [sp, #20]
 801a79e:	fb02 3301 	mlale	r3, r2, r1, r3
 801a7a2:	fb02 3301 	mlagt	r3, r2, r1, r3
 801a7a6:	f100 0001 	add.w	r0, r0, #1
 801a7aa:	bfd4      	ite	le
 801a7ac:	9307      	strle	r3, [sp, #28]
 801a7ae:	9305      	strgt	r3, [sp, #20]
 801a7b0:	3601      	adds	r6, #1
 801a7b2:	9011      	str	r0, [sp, #68]	; 0x44
 801a7b4:	e7bc      	b.n	801a730 <_strtod_l+0x150>
 801a7b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a7b8:	1c5a      	adds	r2, r3, #1
 801a7ba:	9211      	str	r2, [sp, #68]	; 0x44
 801a7bc:	785a      	ldrb	r2, [r3, #1]
 801a7be:	b3ae      	cbz	r6, 801a82c <_strtod_l+0x24c>
 801a7c0:	4683      	mov	fp, r0
 801a7c2:	4633      	mov	r3, r6
 801a7c4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801a7c8:	2909      	cmp	r1, #9
 801a7ca:	d912      	bls.n	801a7f2 <_strtod_l+0x212>
 801a7cc:	2101      	movs	r1, #1
 801a7ce:	e7c1      	b.n	801a754 <_strtod_l+0x174>
 801a7d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a7d2:	1c5a      	adds	r2, r3, #1
 801a7d4:	9211      	str	r2, [sp, #68]	; 0x44
 801a7d6:	785a      	ldrb	r2, [r3, #1]
 801a7d8:	3001      	adds	r0, #1
 801a7da:	2a30      	cmp	r2, #48	; 0x30
 801a7dc:	d0f8      	beq.n	801a7d0 <_strtod_l+0x1f0>
 801a7de:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801a7e2:	2b08      	cmp	r3, #8
 801a7e4:	f200 8495 	bhi.w	801b112 <_strtod_l+0xb32>
 801a7e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a7ea:	9309      	str	r3, [sp, #36]	; 0x24
 801a7ec:	4683      	mov	fp, r0
 801a7ee:	2000      	movs	r0, #0
 801a7f0:	4603      	mov	r3, r0
 801a7f2:	3a30      	subs	r2, #48	; 0x30
 801a7f4:	f100 0101 	add.w	r1, r0, #1
 801a7f8:	d012      	beq.n	801a820 <_strtod_l+0x240>
 801a7fa:	448b      	add	fp, r1
 801a7fc:	eb00 0c03 	add.w	ip, r0, r3
 801a800:	4619      	mov	r1, r3
 801a802:	250a      	movs	r5, #10
 801a804:	4561      	cmp	r1, ip
 801a806:	d113      	bne.n	801a830 <_strtod_l+0x250>
 801a808:	1819      	adds	r1, r3, r0
 801a80a:	2908      	cmp	r1, #8
 801a80c:	f103 0301 	add.w	r3, r3, #1
 801a810:	4403      	add	r3, r0
 801a812:	dc1b      	bgt.n	801a84c <_strtod_l+0x26c>
 801a814:	9807      	ldr	r0, [sp, #28]
 801a816:	210a      	movs	r1, #10
 801a818:	fb01 2200 	mla	r2, r1, r0, r2
 801a81c:	9207      	str	r2, [sp, #28]
 801a81e:	2100      	movs	r1, #0
 801a820:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801a822:	1c50      	adds	r0, r2, #1
 801a824:	9011      	str	r0, [sp, #68]	; 0x44
 801a826:	7852      	ldrb	r2, [r2, #1]
 801a828:	4608      	mov	r0, r1
 801a82a:	e7cb      	b.n	801a7c4 <_strtod_l+0x1e4>
 801a82c:	4630      	mov	r0, r6
 801a82e:	e7d4      	b.n	801a7da <_strtod_l+0x1fa>
 801a830:	2908      	cmp	r1, #8
 801a832:	f101 0101 	add.w	r1, r1, #1
 801a836:	dc03      	bgt.n	801a840 <_strtod_l+0x260>
 801a838:	9f07      	ldr	r7, [sp, #28]
 801a83a:	436f      	muls	r7, r5
 801a83c:	9707      	str	r7, [sp, #28]
 801a83e:	e7e1      	b.n	801a804 <_strtod_l+0x224>
 801a840:	2910      	cmp	r1, #16
 801a842:	bfde      	ittt	le
 801a844:	9f05      	ldrle	r7, [sp, #20]
 801a846:	436f      	mulle	r7, r5
 801a848:	9705      	strle	r7, [sp, #20]
 801a84a:	e7db      	b.n	801a804 <_strtod_l+0x224>
 801a84c:	2b10      	cmp	r3, #16
 801a84e:	bfdf      	itttt	le
 801a850:	9805      	ldrle	r0, [sp, #20]
 801a852:	210a      	movle	r1, #10
 801a854:	fb01 2200 	mlale	r2, r1, r0, r2
 801a858:	9205      	strle	r2, [sp, #20]
 801a85a:	e7e0      	b.n	801a81e <_strtod_l+0x23e>
 801a85c:	f04f 0b00 	mov.w	fp, #0
 801a860:	2101      	movs	r1, #1
 801a862:	e77c      	b.n	801a75e <_strtod_l+0x17e>
 801a864:	f04f 0e00 	mov.w	lr, #0
 801a868:	f10a 0202 	add.w	r2, sl, #2
 801a86c:	9211      	str	r2, [sp, #68]	; 0x44
 801a86e:	f89a 2002 	ldrb.w	r2, [sl, #2]
 801a872:	e785      	b.n	801a780 <_strtod_l+0x1a0>
 801a874:	f04f 0e01 	mov.w	lr, #1
 801a878:	e7f6      	b.n	801a868 <_strtod_l+0x288>
 801a87a:	bf00      	nop
 801a87c:	0801ca60 	.word	0x0801ca60
 801a880:	0801ca5c 	.word	0x0801ca5c
 801a884:	7ff00000 	.word	0x7ff00000
 801a888:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801a88a:	1c55      	adds	r5, r2, #1
 801a88c:	9511      	str	r5, [sp, #68]	; 0x44
 801a88e:	7852      	ldrb	r2, [r2, #1]
 801a890:	2a30      	cmp	r2, #48	; 0x30
 801a892:	d0f9      	beq.n	801a888 <_strtod_l+0x2a8>
 801a894:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 801a898:	2d08      	cmp	r5, #8
 801a89a:	f63f af78 	bhi.w	801a78e <_strtod_l+0x1ae>
 801a89e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801a8a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801a8a4:	920a      	str	r2, [sp, #40]	; 0x28
 801a8a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801a8a8:	1c55      	adds	r5, r2, #1
 801a8aa:	9511      	str	r5, [sp, #68]	; 0x44
 801a8ac:	7852      	ldrb	r2, [r2, #1]
 801a8ae:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801a8b2:	2f09      	cmp	r7, #9
 801a8b4:	d937      	bls.n	801a926 <_strtod_l+0x346>
 801a8b6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801a8b8:	1bed      	subs	r5, r5, r7
 801a8ba:	2d08      	cmp	r5, #8
 801a8bc:	f644 651f 	movw	r5, #19999	; 0x4e1f
 801a8c0:	dc02      	bgt.n	801a8c8 <_strtod_l+0x2e8>
 801a8c2:	4565      	cmp	r5, ip
 801a8c4:	bfa8      	it	ge
 801a8c6:	4665      	movge	r5, ip
 801a8c8:	f1be 0f00 	cmp.w	lr, #0
 801a8cc:	d000      	beq.n	801a8d0 <_strtod_l+0x2f0>
 801a8ce:	426d      	negs	r5, r5
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d14d      	bne.n	801a970 <_strtod_l+0x390>
 801a8d4:	9b06      	ldr	r3, [sp, #24]
 801a8d6:	4303      	orrs	r3, r0
 801a8d8:	f47f aebd 	bne.w	801a656 <_strtod_l+0x76>
 801a8dc:	2900      	cmp	r1, #0
 801a8de:	f47f aed6 	bne.w	801a68e <_strtod_l+0xae>
 801a8e2:	2a69      	cmp	r2, #105	; 0x69
 801a8e4:	d027      	beq.n	801a936 <_strtod_l+0x356>
 801a8e6:	dc24      	bgt.n	801a932 <_strtod_l+0x352>
 801a8e8:	2a49      	cmp	r2, #73	; 0x49
 801a8ea:	d024      	beq.n	801a936 <_strtod_l+0x356>
 801a8ec:	2a4e      	cmp	r2, #78	; 0x4e
 801a8ee:	f47f aece 	bne.w	801a68e <_strtod_l+0xae>
 801a8f2:	4995      	ldr	r1, [pc, #596]	; (801ab48 <_strtod_l+0x568>)
 801a8f4:	a811      	add	r0, sp, #68	; 0x44
 801a8f6:	f001 f9d7 	bl	801bca8 <__match>
 801a8fa:	2800      	cmp	r0, #0
 801a8fc:	f43f aec7 	beq.w	801a68e <_strtod_l+0xae>
 801a900:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a902:	781b      	ldrb	r3, [r3, #0]
 801a904:	2b28      	cmp	r3, #40	; 0x28
 801a906:	d12d      	bne.n	801a964 <_strtod_l+0x384>
 801a908:	4990      	ldr	r1, [pc, #576]	; (801ab4c <_strtod_l+0x56c>)
 801a90a:	aa14      	add	r2, sp, #80	; 0x50
 801a90c:	a811      	add	r0, sp, #68	; 0x44
 801a90e:	f001 f9df 	bl	801bcd0 <__hexnan>
 801a912:	2805      	cmp	r0, #5
 801a914:	d126      	bne.n	801a964 <_strtod_l+0x384>
 801a916:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a918:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801a91c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801a920:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801a924:	e697      	b.n	801a656 <_strtod_l+0x76>
 801a926:	250a      	movs	r5, #10
 801a928:	fb05 2c0c 	mla	ip, r5, ip, r2
 801a92c:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 801a930:	e7b9      	b.n	801a8a6 <_strtod_l+0x2c6>
 801a932:	2a6e      	cmp	r2, #110	; 0x6e
 801a934:	e7db      	b.n	801a8ee <_strtod_l+0x30e>
 801a936:	4986      	ldr	r1, [pc, #536]	; (801ab50 <_strtod_l+0x570>)
 801a938:	a811      	add	r0, sp, #68	; 0x44
 801a93a:	f001 f9b5 	bl	801bca8 <__match>
 801a93e:	2800      	cmp	r0, #0
 801a940:	f43f aea5 	beq.w	801a68e <_strtod_l+0xae>
 801a944:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a946:	4983      	ldr	r1, [pc, #524]	; (801ab54 <_strtod_l+0x574>)
 801a948:	3b01      	subs	r3, #1
 801a94a:	a811      	add	r0, sp, #68	; 0x44
 801a94c:	9311      	str	r3, [sp, #68]	; 0x44
 801a94e:	f001 f9ab 	bl	801bca8 <__match>
 801a952:	b910      	cbnz	r0, 801a95a <_strtod_l+0x37a>
 801a954:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a956:	3301      	adds	r3, #1
 801a958:	9311      	str	r3, [sp, #68]	; 0x44
 801a95a:	f8df 920c 	ldr.w	r9, [pc, #524]	; 801ab68 <_strtod_l+0x588>
 801a95e:	f04f 0800 	mov.w	r8, #0
 801a962:	e678      	b.n	801a656 <_strtod_l+0x76>
 801a964:	487c      	ldr	r0, [pc, #496]	; (801ab58 <_strtod_l+0x578>)
 801a966:	f000 febb 	bl	801b6e0 <nan>
 801a96a:	ec59 8b10 	vmov	r8, r9, d0
 801a96e:	e672      	b.n	801a656 <_strtod_l+0x76>
 801a970:	eddd 7a07 	vldr	s15, [sp, #28]
 801a974:	eba5 020b 	sub.w	r2, r5, fp
 801a978:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a97c:	2e00      	cmp	r6, #0
 801a97e:	bf08      	it	eq
 801a980:	461e      	moveq	r6, r3
 801a982:	2b10      	cmp	r3, #16
 801a984:	9206      	str	r2, [sp, #24]
 801a986:	461a      	mov	r2, r3
 801a988:	bfa8      	it	ge
 801a98a:	2210      	movge	r2, #16
 801a98c:	2b09      	cmp	r3, #9
 801a98e:	ec59 8b17 	vmov	r8, r9, d7
 801a992:	dd0c      	ble.n	801a9ae <_strtod_l+0x3ce>
 801a994:	4971      	ldr	r1, [pc, #452]	; (801ab5c <_strtod_l+0x57c>)
 801a996:	eddd 6a05 	vldr	s13, [sp, #20]
 801a99a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801a99e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 801a9a2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801a9a6:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a9aa:	ec59 8b16 	vmov	r8, r9, d6
 801a9ae:	2b0f      	cmp	r3, #15
 801a9b0:	dc37      	bgt.n	801aa22 <_strtod_l+0x442>
 801a9b2:	9906      	ldr	r1, [sp, #24]
 801a9b4:	2900      	cmp	r1, #0
 801a9b6:	f43f ae4e 	beq.w	801a656 <_strtod_l+0x76>
 801a9ba:	dd23      	ble.n	801aa04 <_strtod_l+0x424>
 801a9bc:	2916      	cmp	r1, #22
 801a9be:	dc0b      	bgt.n	801a9d8 <_strtod_l+0x3f8>
 801a9c0:	4b66      	ldr	r3, [pc, #408]	; (801ab5c <_strtod_l+0x57c>)
 801a9c2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801a9c6:	ed93 7b00 	vldr	d7, [r3]
 801a9ca:	ec49 8b16 	vmov	d6, r8, r9
 801a9ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a9d2:	ec59 8b17 	vmov	r8, r9, d7
 801a9d6:	e63e      	b.n	801a656 <_strtod_l+0x76>
 801a9d8:	9806      	ldr	r0, [sp, #24]
 801a9da:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801a9de:	4281      	cmp	r1, r0
 801a9e0:	db1f      	blt.n	801aa22 <_strtod_l+0x442>
 801a9e2:	4a5e      	ldr	r2, [pc, #376]	; (801ab5c <_strtod_l+0x57c>)
 801a9e4:	f1c3 030f 	rsb	r3, r3, #15
 801a9e8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801a9ec:	ed91 7b00 	vldr	d7, [r1]
 801a9f0:	ec49 8b16 	vmov	d6, r8, r9
 801a9f4:	1ac3      	subs	r3, r0, r3
 801a9f6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801a9fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a9fe:	ed92 6b00 	vldr	d6, [r2]
 801aa02:	e7e4      	b.n	801a9ce <_strtod_l+0x3ee>
 801aa04:	9906      	ldr	r1, [sp, #24]
 801aa06:	3116      	adds	r1, #22
 801aa08:	db0b      	blt.n	801aa22 <_strtod_l+0x442>
 801aa0a:	4b54      	ldr	r3, [pc, #336]	; (801ab5c <_strtod_l+0x57c>)
 801aa0c:	ebab 0505 	sub.w	r5, fp, r5
 801aa10:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801aa14:	ed95 7b00 	vldr	d7, [r5]
 801aa18:	ec49 8b16 	vmov	d6, r8, r9
 801aa1c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801aa20:	e7d7      	b.n	801a9d2 <_strtod_l+0x3f2>
 801aa22:	9906      	ldr	r1, [sp, #24]
 801aa24:	1a9a      	subs	r2, r3, r2
 801aa26:	440a      	add	r2, r1
 801aa28:	2a00      	cmp	r2, #0
 801aa2a:	dd6e      	ble.n	801ab0a <_strtod_l+0x52a>
 801aa2c:	f012 000f 	ands.w	r0, r2, #15
 801aa30:	d00a      	beq.n	801aa48 <_strtod_l+0x468>
 801aa32:	494a      	ldr	r1, [pc, #296]	; (801ab5c <_strtod_l+0x57c>)
 801aa34:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801aa38:	ed91 7b00 	vldr	d7, [r1]
 801aa3c:	ec49 8b16 	vmov	d6, r8, r9
 801aa40:	ee27 7b06 	vmul.f64	d7, d7, d6
 801aa44:	ec59 8b17 	vmov	r8, r9, d7
 801aa48:	f032 020f 	bics.w	r2, r2, #15
 801aa4c:	d04e      	beq.n	801aaec <_strtod_l+0x50c>
 801aa4e:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801aa52:	dd22      	ble.n	801aa9a <_strtod_l+0x4ba>
 801aa54:	2500      	movs	r5, #0
 801aa56:	462e      	mov	r6, r5
 801aa58:	9507      	str	r5, [sp, #28]
 801aa5a:	462f      	mov	r7, r5
 801aa5c:	2322      	movs	r3, #34	; 0x22
 801aa5e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801ab68 <_strtod_l+0x588>
 801aa62:	6023      	str	r3, [r4, #0]
 801aa64:	f04f 0800 	mov.w	r8, #0
 801aa68:	9b07      	ldr	r3, [sp, #28]
 801aa6a:	2b00      	cmp	r3, #0
 801aa6c:	f43f adf3 	beq.w	801a656 <_strtod_l+0x76>
 801aa70:	9912      	ldr	r1, [sp, #72]	; 0x48
 801aa72:	4620      	mov	r0, r4
 801aa74:	f7ff f930 	bl	8019cd8 <_Bfree>
 801aa78:	4639      	mov	r1, r7
 801aa7a:	4620      	mov	r0, r4
 801aa7c:	f7ff f92c 	bl	8019cd8 <_Bfree>
 801aa80:	4631      	mov	r1, r6
 801aa82:	4620      	mov	r0, r4
 801aa84:	f7ff f928 	bl	8019cd8 <_Bfree>
 801aa88:	9907      	ldr	r1, [sp, #28]
 801aa8a:	4620      	mov	r0, r4
 801aa8c:	f7ff f924 	bl	8019cd8 <_Bfree>
 801aa90:	4629      	mov	r1, r5
 801aa92:	4620      	mov	r0, r4
 801aa94:	f7ff f920 	bl	8019cd8 <_Bfree>
 801aa98:	e5dd      	b.n	801a656 <_strtod_l+0x76>
 801aa9a:	2000      	movs	r0, #0
 801aa9c:	ec49 8b17 	vmov	d7, r8, r9
 801aaa0:	4f2f      	ldr	r7, [pc, #188]	; (801ab60 <_strtod_l+0x580>)
 801aaa2:	1112      	asrs	r2, r2, #4
 801aaa4:	4601      	mov	r1, r0
 801aaa6:	2a01      	cmp	r2, #1
 801aaa8:	dc23      	bgt.n	801aaf2 <_strtod_l+0x512>
 801aaaa:	b108      	cbz	r0, 801aab0 <_strtod_l+0x4d0>
 801aaac:	ec59 8b17 	vmov	r8, r9, d7
 801aab0:	4a2b      	ldr	r2, [pc, #172]	; (801ab60 <_strtod_l+0x580>)
 801aab2:	482c      	ldr	r0, [pc, #176]	; (801ab64 <_strtod_l+0x584>)
 801aab4:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801aab8:	ed92 7b00 	vldr	d7, [r2]
 801aabc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801aac0:	ec49 8b16 	vmov	d6, r8, r9
 801aac4:	4a28      	ldr	r2, [pc, #160]	; (801ab68 <_strtod_l+0x588>)
 801aac6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801aaca:	ee17 1a90 	vmov	r1, s15
 801aace:	400a      	ands	r2, r1
 801aad0:	4282      	cmp	r2, r0
 801aad2:	ec59 8b17 	vmov	r8, r9, d7
 801aad6:	d8bd      	bhi.n	801aa54 <_strtod_l+0x474>
 801aad8:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801aadc:	4282      	cmp	r2, r0
 801aade:	bf86      	itte	hi
 801aae0:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 801ab6c <_strtod_l+0x58c>
 801aae4:	f04f 38ff 	movhi.w	r8, #4294967295
 801aae8:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801aaec:	2200      	movs	r2, #0
 801aaee:	9205      	str	r2, [sp, #20]
 801aaf0:	e076      	b.n	801abe0 <_strtod_l+0x600>
 801aaf2:	f012 0f01 	tst.w	r2, #1
 801aaf6:	d004      	beq.n	801ab02 <_strtod_l+0x522>
 801aaf8:	ed97 6b00 	vldr	d6, [r7]
 801aafc:	2001      	movs	r0, #1
 801aafe:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ab02:	3101      	adds	r1, #1
 801ab04:	1052      	asrs	r2, r2, #1
 801ab06:	3708      	adds	r7, #8
 801ab08:	e7cd      	b.n	801aaa6 <_strtod_l+0x4c6>
 801ab0a:	d0ef      	beq.n	801aaec <_strtod_l+0x50c>
 801ab0c:	4252      	negs	r2, r2
 801ab0e:	f012 000f 	ands.w	r0, r2, #15
 801ab12:	d00a      	beq.n	801ab2a <_strtod_l+0x54a>
 801ab14:	4911      	ldr	r1, [pc, #68]	; (801ab5c <_strtod_l+0x57c>)
 801ab16:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801ab1a:	ed91 7b00 	vldr	d7, [r1]
 801ab1e:	ec49 8b16 	vmov	d6, r8, r9
 801ab22:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ab26:	ec59 8b17 	vmov	r8, r9, d7
 801ab2a:	1112      	asrs	r2, r2, #4
 801ab2c:	d0de      	beq.n	801aaec <_strtod_l+0x50c>
 801ab2e:	2a1f      	cmp	r2, #31
 801ab30:	dd1e      	ble.n	801ab70 <_strtod_l+0x590>
 801ab32:	2500      	movs	r5, #0
 801ab34:	462e      	mov	r6, r5
 801ab36:	9507      	str	r5, [sp, #28]
 801ab38:	462f      	mov	r7, r5
 801ab3a:	2322      	movs	r3, #34	; 0x22
 801ab3c:	f04f 0800 	mov.w	r8, #0
 801ab40:	f04f 0900 	mov.w	r9, #0
 801ab44:	6023      	str	r3, [r4, #0]
 801ab46:	e78f      	b.n	801aa68 <_strtod_l+0x488>
 801ab48:	0801c84d 	.word	0x0801c84d
 801ab4c:	0801ca74 	.word	0x0801ca74
 801ab50:	0801c845 	.word	0x0801c845
 801ab54:	0801c87c 	.word	0x0801c87c
 801ab58:	0801cc05 	.word	0x0801cc05
 801ab5c:	0801c988 	.word	0x0801c988
 801ab60:	0801c960 	.word	0x0801c960
 801ab64:	7ca00000 	.word	0x7ca00000
 801ab68:	7ff00000 	.word	0x7ff00000
 801ab6c:	7fefffff 	.word	0x7fefffff
 801ab70:	f012 0110 	ands.w	r1, r2, #16
 801ab74:	bf18      	it	ne
 801ab76:	216a      	movne	r1, #106	; 0x6a
 801ab78:	9105      	str	r1, [sp, #20]
 801ab7a:	ec49 8b17 	vmov	d7, r8, r9
 801ab7e:	49be      	ldr	r1, [pc, #760]	; (801ae78 <_strtod_l+0x898>)
 801ab80:	2000      	movs	r0, #0
 801ab82:	07d7      	lsls	r7, r2, #31
 801ab84:	d504      	bpl.n	801ab90 <_strtod_l+0x5b0>
 801ab86:	ed91 6b00 	vldr	d6, [r1]
 801ab8a:	2001      	movs	r0, #1
 801ab8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ab90:	1052      	asrs	r2, r2, #1
 801ab92:	f101 0108 	add.w	r1, r1, #8
 801ab96:	d1f4      	bne.n	801ab82 <_strtod_l+0x5a2>
 801ab98:	b108      	cbz	r0, 801ab9e <_strtod_l+0x5be>
 801ab9a:	ec59 8b17 	vmov	r8, r9, d7
 801ab9e:	9a05      	ldr	r2, [sp, #20]
 801aba0:	b1ba      	cbz	r2, 801abd2 <_strtod_l+0x5f2>
 801aba2:	f3c9 510a 	ubfx	r1, r9, #20, #11
 801aba6:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 801abaa:	2a00      	cmp	r2, #0
 801abac:	4648      	mov	r0, r9
 801abae:	dd10      	ble.n	801abd2 <_strtod_l+0x5f2>
 801abb0:	2a1f      	cmp	r2, #31
 801abb2:	f340 812c 	ble.w	801ae0e <_strtod_l+0x82e>
 801abb6:	2a34      	cmp	r2, #52	; 0x34
 801abb8:	bfde      	ittt	le
 801abba:	f04f 32ff 	movle.w	r2, #4294967295
 801abbe:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 801abc2:	408a      	lslle	r2, r1
 801abc4:	f04f 0800 	mov.w	r8, #0
 801abc8:	bfcc      	ite	gt
 801abca:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801abce:	ea02 0900 	andle.w	r9, r2, r0
 801abd2:	ec49 8b17 	vmov	d7, r8, r9
 801abd6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801abda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801abde:	d0a8      	beq.n	801ab32 <_strtod_l+0x552>
 801abe0:	9a07      	ldr	r2, [sp, #28]
 801abe2:	9200      	str	r2, [sp, #0]
 801abe4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801abe6:	4632      	mov	r2, r6
 801abe8:	4620      	mov	r0, r4
 801abea:	f7ff f8dd 	bl	8019da8 <__s2b>
 801abee:	9007      	str	r0, [sp, #28]
 801abf0:	2800      	cmp	r0, #0
 801abf2:	f43f af2f 	beq.w	801aa54 <_strtod_l+0x474>
 801abf6:	9a06      	ldr	r2, [sp, #24]
 801abf8:	2a00      	cmp	r2, #0
 801abfa:	ebab 0305 	sub.w	r3, fp, r5
 801abfe:	ed9f 9b96 	vldr	d9, [pc, #600]	; 801ae58 <_strtod_l+0x878>
 801ac02:	bfa8      	it	ge
 801ac04:	2300      	movge	r3, #0
 801ac06:	ed9f ab96 	vldr	d10, [pc, #600]	; 801ae60 <_strtod_l+0x880>
 801ac0a:	ed9f bb97 	vldr	d11, [pc, #604]	; 801ae68 <_strtod_l+0x888>
 801ac0e:	9309      	str	r3, [sp, #36]	; 0x24
 801ac10:	2500      	movs	r5, #0
 801ac12:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801ac16:	930c      	str	r3, [sp, #48]	; 0x30
 801ac18:	462e      	mov	r6, r5
 801ac1a:	9b07      	ldr	r3, [sp, #28]
 801ac1c:	4620      	mov	r0, r4
 801ac1e:	6859      	ldr	r1, [r3, #4]
 801ac20:	f7ff f81a 	bl	8019c58 <_Balloc>
 801ac24:	4607      	mov	r7, r0
 801ac26:	2800      	cmp	r0, #0
 801ac28:	f43f af18 	beq.w	801aa5c <_strtod_l+0x47c>
 801ac2c:	9b07      	ldr	r3, [sp, #28]
 801ac2e:	691a      	ldr	r2, [r3, #16]
 801ac30:	3202      	adds	r2, #2
 801ac32:	f103 010c 	add.w	r1, r3, #12
 801ac36:	0092      	lsls	r2, r2, #2
 801ac38:	300c      	adds	r0, #12
 801ac3a:	f7fe f904 	bl	8018e46 <memcpy>
 801ac3e:	ec49 8b10 	vmov	d0, r8, r9
 801ac42:	aa14      	add	r2, sp, #80	; 0x50
 801ac44:	a913      	add	r1, sp, #76	; 0x4c
 801ac46:	4620      	mov	r0, r4
 801ac48:	f7ff fbe2 	bl	801a410 <__d2b>
 801ac4c:	ec49 8b18 	vmov	d8, r8, r9
 801ac50:	9012      	str	r0, [sp, #72]	; 0x48
 801ac52:	2800      	cmp	r0, #0
 801ac54:	f43f af02 	beq.w	801aa5c <_strtod_l+0x47c>
 801ac58:	2101      	movs	r1, #1
 801ac5a:	4620      	mov	r0, r4
 801ac5c:	f7ff f93c 	bl	8019ed8 <__i2b>
 801ac60:	4606      	mov	r6, r0
 801ac62:	2800      	cmp	r0, #0
 801ac64:	f43f aefa 	beq.w	801aa5c <_strtod_l+0x47c>
 801ac68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801ac6a:	9914      	ldr	r1, [sp, #80]	; 0x50
 801ac6c:	2b00      	cmp	r3, #0
 801ac6e:	bfab      	itete	ge
 801ac70:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 801ac72:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 801ac74:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 801ac78:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 801ac7c:	bfac      	ite	ge
 801ac7e:	eb03 0b02 	addge.w	fp, r3, r2
 801ac82:	eba2 0a03 	sublt.w	sl, r2, r3
 801ac86:	9a05      	ldr	r2, [sp, #20]
 801ac88:	1a9b      	subs	r3, r3, r2
 801ac8a:	440b      	add	r3, r1
 801ac8c:	4a7b      	ldr	r2, [pc, #492]	; (801ae7c <_strtod_l+0x89c>)
 801ac8e:	3b01      	subs	r3, #1
 801ac90:	4293      	cmp	r3, r2
 801ac92:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 801ac96:	f280 80cd 	bge.w	801ae34 <_strtod_l+0x854>
 801ac9a:	1ad2      	subs	r2, r2, r3
 801ac9c:	2a1f      	cmp	r2, #31
 801ac9e:	eba1 0102 	sub.w	r1, r1, r2
 801aca2:	f04f 0001 	mov.w	r0, #1
 801aca6:	f300 80b9 	bgt.w	801ae1c <_strtod_l+0x83c>
 801acaa:	fa00 f302 	lsl.w	r3, r0, r2
 801acae:	930b      	str	r3, [sp, #44]	; 0x2c
 801acb0:	2300      	movs	r3, #0
 801acb2:	930a      	str	r3, [sp, #40]	; 0x28
 801acb4:	eb0b 0301 	add.w	r3, fp, r1
 801acb8:	9a05      	ldr	r2, [sp, #20]
 801acba:	459b      	cmp	fp, r3
 801acbc:	448a      	add	sl, r1
 801acbe:	4492      	add	sl, r2
 801acc0:	465a      	mov	r2, fp
 801acc2:	bfa8      	it	ge
 801acc4:	461a      	movge	r2, r3
 801acc6:	4552      	cmp	r2, sl
 801acc8:	bfa8      	it	ge
 801acca:	4652      	movge	r2, sl
 801accc:	2a00      	cmp	r2, #0
 801acce:	bfc2      	ittt	gt
 801acd0:	1a9b      	subgt	r3, r3, r2
 801acd2:	ebaa 0a02 	subgt.w	sl, sl, r2
 801acd6:	ebab 0b02 	subgt.w	fp, fp, r2
 801acda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801acdc:	2a00      	cmp	r2, #0
 801acde:	dd18      	ble.n	801ad12 <_strtod_l+0x732>
 801ace0:	4631      	mov	r1, r6
 801ace2:	4620      	mov	r0, r4
 801ace4:	930f      	str	r3, [sp, #60]	; 0x3c
 801ace6:	f7ff f9b7 	bl	801a058 <__pow5mult>
 801acea:	4606      	mov	r6, r0
 801acec:	2800      	cmp	r0, #0
 801acee:	f43f aeb5 	beq.w	801aa5c <_strtod_l+0x47c>
 801acf2:	4601      	mov	r1, r0
 801acf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801acf6:	4620      	mov	r0, r4
 801acf8:	f7ff f904 	bl	8019f04 <__multiply>
 801acfc:	900e      	str	r0, [sp, #56]	; 0x38
 801acfe:	2800      	cmp	r0, #0
 801ad00:	f43f aeac 	beq.w	801aa5c <_strtod_l+0x47c>
 801ad04:	9912      	ldr	r1, [sp, #72]	; 0x48
 801ad06:	4620      	mov	r0, r4
 801ad08:	f7fe ffe6 	bl	8019cd8 <_Bfree>
 801ad0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801ad0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ad10:	9212      	str	r2, [sp, #72]	; 0x48
 801ad12:	2b00      	cmp	r3, #0
 801ad14:	f300 8093 	bgt.w	801ae3e <_strtod_l+0x85e>
 801ad18:	9b06      	ldr	r3, [sp, #24]
 801ad1a:	2b00      	cmp	r3, #0
 801ad1c:	dd08      	ble.n	801ad30 <_strtod_l+0x750>
 801ad1e:	4639      	mov	r1, r7
 801ad20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ad22:	4620      	mov	r0, r4
 801ad24:	f7ff f998 	bl	801a058 <__pow5mult>
 801ad28:	4607      	mov	r7, r0
 801ad2a:	2800      	cmp	r0, #0
 801ad2c:	f43f ae96 	beq.w	801aa5c <_strtod_l+0x47c>
 801ad30:	f1ba 0f00 	cmp.w	sl, #0
 801ad34:	dd08      	ble.n	801ad48 <_strtod_l+0x768>
 801ad36:	4639      	mov	r1, r7
 801ad38:	4652      	mov	r2, sl
 801ad3a:	4620      	mov	r0, r4
 801ad3c:	f7ff f9e6 	bl	801a10c <__lshift>
 801ad40:	4607      	mov	r7, r0
 801ad42:	2800      	cmp	r0, #0
 801ad44:	f43f ae8a 	beq.w	801aa5c <_strtod_l+0x47c>
 801ad48:	f1bb 0f00 	cmp.w	fp, #0
 801ad4c:	dd08      	ble.n	801ad60 <_strtod_l+0x780>
 801ad4e:	4631      	mov	r1, r6
 801ad50:	465a      	mov	r2, fp
 801ad52:	4620      	mov	r0, r4
 801ad54:	f7ff f9da 	bl	801a10c <__lshift>
 801ad58:	4606      	mov	r6, r0
 801ad5a:	2800      	cmp	r0, #0
 801ad5c:	f43f ae7e 	beq.w	801aa5c <_strtod_l+0x47c>
 801ad60:	9912      	ldr	r1, [sp, #72]	; 0x48
 801ad62:	463a      	mov	r2, r7
 801ad64:	4620      	mov	r0, r4
 801ad66:	f7ff fa59 	bl	801a21c <__mdiff>
 801ad6a:	4605      	mov	r5, r0
 801ad6c:	2800      	cmp	r0, #0
 801ad6e:	f43f ae75 	beq.w	801aa5c <_strtod_l+0x47c>
 801ad72:	2300      	movs	r3, #0
 801ad74:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 801ad78:	60c3      	str	r3, [r0, #12]
 801ad7a:	4631      	mov	r1, r6
 801ad7c:	f7ff fa32 	bl	801a1e4 <__mcmp>
 801ad80:	2800      	cmp	r0, #0
 801ad82:	da7f      	bge.n	801ae84 <_strtod_l+0x8a4>
 801ad84:	ea5a 0a08 	orrs.w	sl, sl, r8
 801ad88:	f040 80a5 	bne.w	801aed6 <_strtod_l+0x8f6>
 801ad8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801ad90:	2b00      	cmp	r3, #0
 801ad92:	f040 80a0 	bne.w	801aed6 <_strtod_l+0x8f6>
 801ad96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801ad9a:	0d1b      	lsrs	r3, r3, #20
 801ad9c:	051b      	lsls	r3, r3, #20
 801ad9e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801ada2:	f240 8098 	bls.w	801aed6 <_strtod_l+0x8f6>
 801ada6:	696b      	ldr	r3, [r5, #20]
 801ada8:	b91b      	cbnz	r3, 801adb2 <_strtod_l+0x7d2>
 801adaa:	692b      	ldr	r3, [r5, #16]
 801adac:	2b01      	cmp	r3, #1
 801adae:	f340 8092 	ble.w	801aed6 <_strtod_l+0x8f6>
 801adb2:	4629      	mov	r1, r5
 801adb4:	2201      	movs	r2, #1
 801adb6:	4620      	mov	r0, r4
 801adb8:	f7ff f9a8 	bl	801a10c <__lshift>
 801adbc:	4631      	mov	r1, r6
 801adbe:	4605      	mov	r5, r0
 801adc0:	f7ff fa10 	bl	801a1e4 <__mcmp>
 801adc4:	2800      	cmp	r0, #0
 801adc6:	f340 8086 	ble.w	801aed6 <_strtod_l+0x8f6>
 801adca:	9905      	ldr	r1, [sp, #20]
 801adcc:	4a2c      	ldr	r2, [pc, #176]	; (801ae80 <_strtod_l+0x8a0>)
 801adce:	464b      	mov	r3, r9
 801add0:	2900      	cmp	r1, #0
 801add2:	f000 809f 	beq.w	801af14 <_strtod_l+0x934>
 801add6:	ea02 0109 	and.w	r1, r2, r9
 801adda:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801adde:	f300 8099 	bgt.w	801af14 <_strtod_l+0x934>
 801ade2:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801ade6:	f77f aea8 	ble.w	801ab3a <_strtod_l+0x55a>
 801adea:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801ae70 <_strtod_l+0x890>
 801adee:	ec49 8b16 	vmov	d6, r8, r9
 801adf2:	4b23      	ldr	r3, [pc, #140]	; (801ae80 <_strtod_l+0x8a0>)
 801adf4:	ee26 7b07 	vmul.f64	d7, d6, d7
 801adf8:	ee17 2a90 	vmov	r2, s15
 801adfc:	4013      	ands	r3, r2
 801adfe:	ec59 8b17 	vmov	r8, r9, d7
 801ae02:	2b00      	cmp	r3, #0
 801ae04:	f47f ae34 	bne.w	801aa70 <_strtod_l+0x490>
 801ae08:	2322      	movs	r3, #34	; 0x22
 801ae0a:	6023      	str	r3, [r4, #0]
 801ae0c:	e630      	b.n	801aa70 <_strtod_l+0x490>
 801ae0e:	f04f 31ff 	mov.w	r1, #4294967295
 801ae12:	fa01 f202 	lsl.w	r2, r1, r2
 801ae16:	ea02 0808 	and.w	r8, r2, r8
 801ae1a:	e6da      	b.n	801abd2 <_strtod_l+0x5f2>
 801ae1c:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 801ae20:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801ae24:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 801ae28:	33e2      	adds	r3, #226	; 0xe2
 801ae2a:	fa00 f303 	lsl.w	r3, r0, r3
 801ae2e:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 801ae32:	e73f      	b.n	801acb4 <_strtod_l+0x6d4>
 801ae34:	2200      	movs	r2, #0
 801ae36:	2301      	movs	r3, #1
 801ae38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801ae3c:	e73a      	b.n	801acb4 <_strtod_l+0x6d4>
 801ae3e:	9912      	ldr	r1, [sp, #72]	; 0x48
 801ae40:	461a      	mov	r2, r3
 801ae42:	4620      	mov	r0, r4
 801ae44:	f7ff f962 	bl	801a10c <__lshift>
 801ae48:	9012      	str	r0, [sp, #72]	; 0x48
 801ae4a:	2800      	cmp	r0, #0
 801ae4c:	f47f af64 	bne.w	801ad18 <_strtod_l+0x738>
 801ae50:	e604      	b.n	801aa5c <_strtod_l+0x47c>
 801ae52:	bf00      	nop
 801ae54:	f3af 8000 	nop.w
 801ae58:	94a03595 	.word	0x94a03595
 801ae5c:	3fcfffff 	.word	0x3fcfffff
 801ae60:	94a03595 	.word	0x94a03595
 801ae64:	3fdfffff 	.word	0x3fdfffff
 801ae68:	35afe535 	.word	0x35afe535
 801ae6c:	3fe00000 	.word	0x3fe00000
 801ae70:	00000000 	.word	0x00000000
 801ae74:	39500000 	.word	0x39500000
 801ae78:	0801ca88 	.word	0x0801ca88
 801ae7c:	fffffc02 	.word	0xfffffc02
 801ae80:	7ff00000 	.word	0x7ff00000
 801ae84:	46cb      	mov	fp, r9
 801ae86:	d15f      	bne.n	801af48 <_strtod_l+0x968>
 801ae88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801ae8c:	f1ba 0f00 	cmp.w	sl, #0
 801ae90:	d02a      	beq.n	801aee8 <_strtod_l+0x908>
 801ae92:	4aa7      	ldr	r2, [pc, #668]	; (801b130 <_strtod_l+0xb50>)
 801ae94:	4293      	cmp	r3, r2
 801ae96:	d12b      	bne.n	801aef0 <_strtod_l+0x910>
 801ae98:	9b05      	ldr	r3, [sp, #20]
 801ae9a:	4642      	mov	r2, r8
 801ae9c:	b1fb      	cbz	r3, 801aede <_strtod_l+0x8fe>
 801ae9e:	4ba5      	ldr	r3, [pc, #660]	; (801b134 <_strtod_l+0xb54>)
 801aea0:	ea09 0303 	and.w	r3, r9, r3
 801aea4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801aea8:	f04f 31ff 	mov.w	r1, #4294967295
 801aeac:	d81a      	bhi.n	801aee4 <_strtod_l+0x904>
 801aeae:	0d1b      	lsrs	r3, r3, #20
 801aeb0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801aeb4:	fa01 f303 	lsl.w	r3, r1, r3
 801aeb8:	429a      	cmp	r2, r3
 801aeba:	d119      	bne.n	801aef0 <_strtod_l+0x910>
 801aebc:	4b9e      	ldr	r3, [pc, #632]	; (801b138 <_strtod_l+0xb58>)
 801aebe:	459b      	cmp	fp, r3
 801aec0:	d102      	bne.n	801aec8 <_strtod_l+0x8e8>
 801aec2:	3201      	adds	r2, #1
 801aec4:	f43f adca 	beq.w	801aa5c <_strtod_l+0x47c>
 801aec8:	4b9a      	ldr	r3, [pc, #616]	; (801b134 <_strtod_l+0xb54>)
 801aeca:	ea0b 0303 	and.w	r3, fp, r3
 801aece:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801aed2:	f04f 0800 	mov.w	r8, #0
 801aed6:	9b05      	ldr	r3, [sp, #20]
 801aed8:	2b00      	cmp	r3, #0
 801aeda:	d186      	bne.n	801adea <_strtod_l+0x80a>
 801aedc:	e5c8      	b.n	801aa70 <_strtod_l+0x490>
 801aede:	f04f 33ff 	mov.w	r3, #4294967295
 801aee2:	e7e9      	b.n	801aeb8 <_strtod_l+0x8d8>
 801aee4:	460b      	mov	r3, r1
 801aee6:	e7e7      	b.n	801aeb8 <_strtod_l+0x8d8>
 801aee8:	ea53 0308 	orrs.w	r3, r3, r8
 801aeec:	f43f af6d 	beq.w	801adca <_strtod_l+0x7ea>
 801aef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801aef2:	b1cb      	cbz	r3, 801af28 <_strtod_l+0x948>
 801aef4:	ea13 0f0b 	tst.w	r3, fp
 801aef8:	d0ed      	beq.n	801aed6 <_strtod_l+0x8f6>
 801aefa:	9a05      	ldr	r2, [sp, #20]
 801aefc:	4640      	mov	r0, r8
 801aefe:	4649      	mov	r1, r9
 801af00:	f1ba 0f00 	cmp.w	sl, #0
 801af04:	d014      	beq.n	801af30 <_strtod_l+0x950>
 801af06:	f7ff fb51 	bl	801a5ac <sulp>
 801af0a:	ee38 7b00 	vadd.f64	d7, d8, d0
 801af0e:	ec59 8b17 	vmov	r8, r9, d7
 801af12:	e7e0      	b.n	801aed6 <_strtod_l+0x8f6>
 801af14:	4013      	ands	r3, r2
 801af16:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801af1a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801af1e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801af22:	f04f 38ff 	mov.w	r8, #4294967295
 801af26:	e7d6      	b.n	801aed6 <_strtod_l+0x8f6>
 801af28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801af2a:	ea13 0f08 	tst.w	r3, r8
 801af2e:	e7e3      	b.n	801aef8 <_strtod_l+0x918>
 801af30:	f7ff fb3c 	bl	801a5ac <sulp>
 801af34:	ee38 0b40 	vsub.f64	d0, d8, d0
 801af38:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801af3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af40:	ec59 8b10 	vmov	r8, r9, d0
 801af44:	d1c7      	bne.n	801aed6 <_strtod_l+0x8f6>
 801af46:	e5f8      	b.n	801ab3a <_strtod_l+0x55a>
 801af48:	4631      	mov	r1, r6
 801af4a:	4628      	mov	r0, r5
 801af4c:	f7ff faba 	bl	801a4c4 <__ratio>
 801af50:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801af54:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801af58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af5c:	d85f      	bhi.n	801b01e <_strtod_l+0xa3e>
 801af5e:	f1ba 0f00 	cmp.w	sl, #0
 801af62:	d166      	bne.n	801b032 <_strtod_l+0xa52>
 801af64:	f1b8 0f00 	cmp.w	r8, #0
 801af68:	d14d      	bne.n	801b006 <_strtod_l+0xa26>
 801af6a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801af6e:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801af72:	2b00      	cmp	r3, #0
 801af74:	d162      	bne.n	801b03c <_strtod_l+0xa5c>
 801af76:	eeb4 0bcd 	vcmpe.f64	d0, d13
 801af7a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801af7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af82:	d401      	bmi.n	801af88 <_strtod_l+0x9a8>
 801af84:	ee20 db0d 	vmul.f64	d13, d0, d13
 801af88:	eeb1 cb4d 	vneg.f64	d12, d13
 801af8c:	4869      	ldr	r0, [pc, #420]	; (801b134 <_strtod_l+0xb54>)
 801af8e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 801b140 <_strtod_l+0xb60>
 801af92:	ea0b 0100 	and.w	r1, fp, r0
 801af96:	4561      	cmp	r1, ip
 801af98:	ec53 2b1c 	vmov	r2, r3, d12
 801af9c:	d17a      	bne.n	801b094 <_strtod_l+0xab4>
 801af9e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 801afa2:	ec49 8b10 	vmov	d0, r8, r9
 801afa6:	910a      	str	r1, [sp, #40]	; 0x28
 801afa8:	f7ff f9c2 	bl	801a330 <__ulp>
 801afac:	ec49 8b1e 	vmov	d14, r8, r9
 801afb0:	4860      	ldr	r0, [pc, #384]	; (801b134 <_strtod_l+0xb54>)
 801afb2:	eea0 eb0c 	vfma.f64	d14, d0, d12
 801afb6:	ee1e 3a90 	vmov	r3, s29
 801afba:	4a60      	ldr	r2, [pc, #384]	; (801b13c <_strtod_l+0xb5c>)
 801afbc:	990a      	ldr	r1, [sp, #40]	; 0x28
 801afbe:	4018      	ands	r0, r3
 801afc0:	4290      	cmp	r0, r2
 801afc2:	ec59 8b1e 	vmov	r8, r9, d14
 801afc6:	d93c      	bls.n	801b042 <_strtod_l+0xa62>
 801afc8:	ee18 2a90 	vmov	r2, s17
 801afcc:	4b5a      	ldr	r3, [pc, #360]	; (801b138 <_strtod_l+0xb58>)
 801afce:	429a      	cmp	r2, r3
 801afd0:	d104      	bne.n	801afdc <_strtod_l+0x9fc>
 801afd2:	ee18 3a10 	vmov	r3, s16
 801afd6:	3301      	adds	r3, #1
 801afd8:	f43f ad40 	beq.w	801aa5c <_strtod_l+0x47c>
 801afdc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 801b138 <_strtod_l+0xb58>
 801afe0:	f04f 38ff 	mov.w	r8, #4294967295
 801afe4:	9912      	ldr	r1, [sp, #72]	; 0x48
 801afe6:	4620      	mov	r0, r4
 801afe8:	f7fe fe76 	bl	8019cd8 <_Bfree>
 801afec:	4639      	mov	r1, r7
 801afee:	4620      	mov	r0, r4
 801aff0:	f7fe fe72 	bl	8019cd8 <_Bfree>
 801aff4:	4631      	mov	r1, r6
 801aff6:	4620      	mov	r0, r4
 801aff8:	f7fe fe6e 	bl	8019cd8 <_Bfree>
 801affc:	4629      	mov	r1, r5
 801affe:	4620      	mov	r0, r4
 801b000:	f7fe fe6a 	bl	8019cd8 <_Bfree>
 801b004:	e609      	b.n	801ac1a <_strtod_l+0x63a>
 801b006:	f1b8 0f01 	cmp.w	r8, #1
 801b00a:	d103      	bne.n	801b014 <_strtod_l+0xa34>
 801b00c:	f1b9 0f00 	cmp.w	r9, #0
 801b010:	f43f ad93 	beq.w	801ab3a <_strtod_l+0x55a>
 801b014:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801b018:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801b01c:	e7b6      	b.n	801af8c <_strtod_l+0x9ac>
 801b01e:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801b022:	ee20 db0d 	vmul.f64	d13, d0, d13
 801b026:	f1ba 0f00 	cmp.w	sl, #0
 801b02a:	d0ad      	beq.n	801af88 <_strtod_l+0x9a8>
 801b02c:	eeb0 cb4d 	vmov.f64	d12, d13
 801b030:	e7ac      	b.n	801af8c <_strtod_l+0x9ac>
 801b032:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 801b036:	eeb0 db4c 	vmov.f64	d13, d12
 801b03a:	e7a7      	b.n	801af8c <_strtod_l+0x9ac>
 801b03c:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801b040:	e7a4      	b.n	801af8c <_strtod_l+0x9ac>
 801b042:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801b046:	9b05      	ldr	r3, [sp, #20]
 801b048:	46cb      	mov	fp, r9
 801b04a:	2b00      	cmp	r3, #0
 801b04c:	d1ca      	bne.n	801afe4 <_strtod_l+0xa04>
 801b04e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801b052:	0d1b      	lsrs	r3, r3, #20
 801b054:	051b      	lsls	r3, r3, #20
 801b056:	4299      	cmp	r1, r3
 801b058:	d1c4      	bne.n	801afe4 <_strtod_l+0xa04>
 801b05a:	ec51 0b1d 	vmov	r0, r1, d13
 801b05e:	f7e5 fb93 	bl	8000788 <__aeabi_d2lz>
 801b062:	f7e5 fb4b 	bl	80006fc <__aeabi_l2d>
 801b066:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 801b06a:	ec41 0b17 	vmov	d7, r0, r1
 801b06e:	ea4b 0b08 	orr.w	fp, fp, r8
 801b072:	ea5b 0b0a 	orrs.w	fp, fp, sl
 801b076:	ee3d db47 	vsub.f64	d13, d13, d7
 801b07a:	d03c      	beq.n	801b0f6 <_strtod_l+0xb16>
 801b07c:	eeb4 dbca 	vcmpe.f64	d13, d10
 801b080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b084:	f53f acf4 	bmi.w	801aa70 <_strtod_l+0x490>
 801b088:	eeb4 dbcb 	vcmpe.f64	d13, d11
 801b08c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b090:	dda8      	ble.n	801afe4 <_strtod_l+0xa04>
 801b092:	e4ed      	b.n	801aa70 <_strtod_l+0x490>
 801b094:	9805      	ldr	r0, [sp, #20]
 801b096:	b1f0      	cbz	r0, 801b0d6 <_strtod_l+0xaf6>
 801b098:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801b09c:	d81b      	bhi.n	801b0d6 <_strtod_l+0xaf6>
 801b09e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 801b128 <_strtod_l+0xb48>
 801b0a2:	eeb4 dbc7 	vcmpe.f64	d13, d7
 801b0a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0aa:	d811      	bhi.n	801b0d0 <_strtod_l+0xaf0>
 801b0ac:	eebc dbcd 	vcvt.u32.f64	s26, d13
 801b0b0:	ee1d 3a10 	vmov	r3, s26
 801b0b4:	2b01      	cmp	r3, #1
 801b0b6:	bf38      	it	cc
 801b0b8:	2301      	movcc	r3, #1
 801b0ba:	ee0d 3a10 	vmov	s26, r3
 801b0be:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 801b0c2:	f1ba 0f00 	cmp.w	sl, #0
 801b0c6:	d113      	bne.n	801b0f0 <_strtod_l+0xb10>
 801b0c8:	eeb1 7b4d 	vneg.f64	d7, d13
 801b0cc:	ec53 2b17 	vmov	r2, r3, d7
 801b0d0:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 801b0d4:	1a43      	subs	r3, r0, r1
 801b0d6:	eeb0 0b48 	vmov.f64	d0, d8
 801b0da:	ec43 2b1c 	vmov	d12, r2, r3
 801b0de:	910a      	str	r1, [sp, #40]	; 0x28
 801b0e0:	f7ff f926 	bl	801a330 <__ulp>
 801b0e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b0e6:	eeac 8b00 	vfma.f64	d8, d12, d0
 801b0ea:	ec59 8b18 	vmov	r8, r9, d8
 801b0ee:	e7aa      	b.n	801b046 <_strtod_l+0xa66>
 801b0f0:	eeb0 7b4d 	vmov.f64	d7, d13
 801b0f4:	e7ea      	b.n	801b0cc <_strtod_l+0xaec>
 801b0f6:	eeb4 dbc9 	vcmpe.f64	d13, d9
 801b0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0fe:	f57f af71 	bpl.w	801afe4 <_strtod_l+0xa04>
 801b102:	e4b5      	b.n	801aa70 <_strtod_l+0x490>
 801b104:	2300      	movs	r3, #0
 801b106:	9308      	str	r3, [sp, #32]
 801b108:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801b10a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801b10c:	6013      	str	r3, [r2, #0]
 801b10e:	f7ff baa6 	b.w	801a65e <_strtod_l+0x7e>
 801b112:	2a65      	cmp	r2, #101	; 0x65
 801b114:	f43f aba2 	beq.w	801a85c <_strtod_l+0x27c>
 801b118:	2a45      	cmp	r2, #69	; 0x45
 801b11a:	f43f ab9f 	beq.w	801a85c <_strtod_l+0x27c>
 801b11e:	2101      	movs	r1, #1
 801b120:	f7ff bbd8 	b.w	801a8d4 <_strtod_l+0x2f4>
 801b124:	f3af 8000 	nop.w
 801b128:	ffc00000 	.word	0xffc00000
 801b12c:	41dfffff 	.word	0x41dfffff
 801b130:	000fffff 	.word	0x000fffff
 801b134:	7ff00000 	.word	0x7ff00000
 801b138:	7fefffff 	.word	0x7fefffff
 801b13c:	7c9fffff 	.word	0x7c9fffff
 801b140:	7fe00000 	.word	0x7fe00000

0801b144 <_strtod_r>:
 801b144:	4b01      	ldr	r3, [pc, #4]	; (801b14c <_strtod_r+0x8>)
 801b146:	f7ff ba4b 	b.w	801a5e0 <_strtod_l>
 801b14a:	bf00      	nop
 801b14c:	24000188 	.word	0x24000188

0801b150 <_strtol_l.constprop.0>:
 801b150:	2b01      	cmp	r3, #1
 801b152:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b156:	d001      	beq.n	801b15c <_strtol_l.constprop.0+0xc>
 801b158:	2b24      	cmp	r3, #36	; 0x24
 801b15a:	d906      	bls.n	801b16a <_strtol_l.constprop.0+0x1a>
 801b15c:	f7fd fe46 	bl	8018dec <__errno>
 801b160:	2316      	movs	r3, #22
 801b162:	6003      	str	r3, [r0, #0]
 801b164:	2000      	movs	r0, #0
 801b166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b16a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801b250 <_strtol_l.constprop.0+0x100>
 801b16e:	460d      	mov	r5, r1
 801b170:	462e      	mov	r6, r5
 801b172:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b176:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801b17a:	f017 0708 	ands.w	r7, r7, #8
 801b17e:	d1f7      	bne.n	801b170 <_strtol_l.constprop.0+0x20>
 801b180:	2c2d      	cmp	r4, #45	; 0x2d
 801b182:	d132      	bne.n	801b1ea <_strtol_l.constprop.0+0x9a>
 801b184:	782c      	ldrb	r4, [r5, #0]
 801b186:	2701      	movs	r7, #1
 801b188:	1cb5      	adds	r5, r6, #2
 801b18a:	2b00      	cmp	r3, #0
 801b18c:	d05b      	beq.n	801b246 <_strtol_l.constprop.0+0xf6>
 801b18e:	2b10      	cmp	r3, #16
 801b190:	d109      	bne.n	801b1a6 <_strtol_l.constprop.0+0x56>
 801b192:	2c30      	cmp	r4, #48	; 0x30
 801b194:	d107      	bne.n	801b1a6 <_strtol_l.constprop.0+0x56>
 801b196:	782c      	ldrb	r4, [r5, #0]
 801b198:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801b19c:	2c58      	cmp	r4, #88	; 0x58
 801b19e:	d14d      	bne.n	801b23c <_strtol_l.constprop.0+0xec>
 801b1a0:	786c      	ldrb	r4, [r5, #1]
 801b1a2:	2310      	movs	r3, #16
 801b1a4:	3502      	adds	r5, #2
 801b1a6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801b1aa:	f108 38ff 	add.w	r8, r8, #4294967295
 801b1ae:	f04f 0e00 	mov.w	lr, #0
 801b1b2:	fbb8 f9f3 	udiv	r9, r8, r3
 801b1b6:	4676      	mov	r6, lr
 801b1b8:	fb03 8a19 	mls	sl, r3, r9, r8
 801b1bc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801b1c0:	f1bc 0f09 	cmp.w	ip, #9
 801b1c4:	d816      	bhi.n	801b1f4 <_strtol_l.constprop.0+0xa4>
 801b1c6:	4664      	mov	r4, ip
 801b1c8:	42a3      	cmp	r3, r4
 801b1ca:	dd24      	ble.n	801b216 <_strtol_l.constprop.0+0xc6>
 801b1cc:	f1be 3fff 	cmp.w	lr, #4294967295
 801b1d0:	d008      	beq.n	801b1e4 <_strtol_l.constprop.0+0x94>
 801b1d2:	45b1      	cmp	r9, r6
 801b1d4:	d31c      	bcc.n	801b210 <_strtol_l.constprop.0+0xc0>
 801b1d6:	d101      	bne.n	801b1dc <_strtol_l.constprop.0+0x8c>
 801b1d8:	45a2      	cmp	sl, r4
 801b1da:	db19      	blt.n	801b210 <_strtol_l.constprop.0+0xc0>
 801b1dc:	fb06 4603 	mla	r6, r6, r3, r4
 801b1e0:	f04f 0e01 	mov.w	lr, #1
 801b1e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b1e8:	e7e8      	b.n	801b1bc <_strtol_l.constprop.0+0x6c>
 801b1ea:	2c2b      	cmp	r4, #43	; 0x2b
 801b1ec:	bf04      	itt	eq
 801b1ee:	782c      	ldrbeq	r4, [r5, #0]
 801b1f0:	1cb5      	addeq	r5, r6, #2
 801b1f2:	e7ca      	b.n	801b18a <_strtol_l.constprop.0+0x3a>
 801b1f4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801b1f8:	f1bc 0f19 	cmp.w	ip, #25
 801b1fc:	d801      	bhi.n	801b202 <_strtol_l.constprop.0+0xb2>
 801b1fe:	3c37      	subs	r4, #55	; 0x37
 801b200:	e7e2      	b.n	801b1c8 <_strtol_l.constprop.0+0x78>
 801b202:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801b206:	f1bc 0f19 	cmp.w	ip, #25
 801b20a:	d804      	bhi.n	801b216 <_strtol_l.constprop.0+0xc6>
 801b20c:	3c57      	subs	r4, #87	; 0x57
 801b20e:	e7db      	b.n	801b1c8 <_strtol_l.constprop.0+0x78>
 801b210:	f04f 3eff 	mov.w	lr, #4294967295
 801b214:	e7e6      	b.n	801b1e4 <_strtol_l.constprop.0+0x94>
 801b216:	f1be 3fff 	cmp.w	lr, #4294967295
 801b21a:	d105      	bne.n	801b228 <_strtol_l.constprop.0+0xd8>
 801b21c:	2322      	movs	r3, #34	; 0x22
 801b21e:	6003      	str	r3, [r0, #0]
 801b220:	4646      	mov	r6, r8
 801b222:	b942      	cbnz	r2, 801b236 <_strtol_l.constprop.0+0xe6>
 801b224:	4630      	mov	r0, r6
 801b226:	e79e      	b.n	801b166 <_strtol_l.constprop.0+0x16>
 801b228:	b107      	cbz	r7, 801b22c <_strtol_l.constprop.0+0xdc>
 801b22a:	4276      	negs	r6, r6
 801b22c:	2a00      	cmp	r2, #0
 801b22e:	d0f9      	beq.n	801b224 <_strtol_l.constprop.0+0xd4>
 801b230:	f1be 0f00 	cmp.w	lr, #0
 801b234:	d000      	beq.n	801b238 <_strtol_l.constprop.0+0xe8>
 801b236:	1e69      	subs	r1, r5, #1
 801b238:	6011      	str	r1, [r2, #0]
 801b23a:	e7f3      	b.n	801b224 <_strtol_l.constprop.0+0xd4>
 801b23c:	2430      	movs	r4, #48	; 0x30
 801b23e:	2b00      	cmp	r3, #0
 801b240:	d1b1      	bne.n	801b1a6 <_strtol_l.constprop.0+0x56>
 801b242:	2308      	movs	r3, #8
 801b244:	e7af      	b.n	801b1a6 <_strtol_l.constprop.0+0x56>
 801b246:	2c30      	cmp	r4, #48	; 0x30
 801b248:	d0a5      	beq.n	801b196 <_strtol_l.constprop.0+0x46>
 801b24a:	230a      	movs	r3, #10
 801b24c:	e7ab      	b.n	801b1a6 <_strtol_l.constprop.0+0x56>
 801b24e:	bf00      	nop
 801b250:	0801cab1 	.word	0x0801cab1

0801b254 <_strtol_r>:
 801b254:	f7ff bf7c 	b.w	801b150 <_strtol_l.constprop.0>

0801b258 <__ssputs_r>:
 801b258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b25c:	688e      	ldr	r6, [r1, #8]
 801b25e:	461f      	mov	r7, r3
 801b260:	42be      	cmp	r6, r7
 801b262:	680b      	ldr	r3, [r1, #0]
 801b264:	4682      	mov	sl, r0
 801b266:	460c      	mov	r4, r1
 801b268:	4690      	mov	r8, r2
 801b26a:	d82c      	bhi.n	801b2c6 <__ssputs_r+0x6e>
 801b26c:	898a      	ldrh	r2, [r1, #12]
 801b26e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b272:	d026      	beq.n	801b2c2 <__ssputs_r+0x6a>
 801b274:	6965      	ldr	r5, [r4, #20]
 801b276:	6909      	ldr	r1, [r1, #16]
 801b278:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b27c:	eba3 0901 	sub.w	r9, r3, r1
 801b280:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b284:	1c7b      	adds	r3, r7, #1
 801b286:	444b      	add	r3, r9
 801b288:	106d      	asrs	r5, r5, #1
 801b28a:	429d      	cmp	r5, r3
 801b28c:	bf38      	it	cc
 801b28e:	461d      	movcc	r5, r3
 801b290:	0553      	lsls	r3, r2, #21
 801b292:	d527      	bpl.n	801b2e4 <__ssputs_r+0x8c>
 801b294:	4629      	mov	r1, r5
 801b296:	f7fe fc53 	bl	8019b40 <_malloc_r>
 801b29a:	4606      	mov	r6, r0
 801b29c:	b360      	cbz	r0, 801b2f8 <__ssputs_r+0xa0>
 801b29e:	6921      	ldr	r1, [r4, #16]
 801b2a0:	464a      	mov	r2, r9
 801b2a2:	f7fd fdd0 	bl	8018e46 <memcpy>
 801b2a6:	89a3      	ldrh	r3, [r4, #12]
 801b2a8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b2ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b2b0:	81a3      	strh	r3, [r4, #12]
 801b2b2:	6126      	str	r6, [r4, #16]
 801b2b4:	6165      	str	r5, [r4, #20]
 801b2b6:	444e      	add	r6, r9
 801b2b8:	eba5 0509 	sub.w	r5, r5, r9
 801b2bc:	6026      	str	r6, [r4, #0]
 801b2be:	60a5      	str	r5, [r4, #8]
 801b2c0:	463e      	mov	r6, r7
 801b2c2:	42be      	cmp	r6, r7
 801b2c4:	d900      	bls.n	801b2c8 <__ssputs_r+0x70>
 801b2c6:	463e      	mov	r6, r7
 801b2c8:	6820      	ldr	r0, [r4, #0]
 801b2ca:	4632      	mov	r2, r6
 801b2cc:	4641      	mov	r1, r8
 801b2ce:	f000 f9c9 	bl	801b664 <memmove>
 801b2d2:	68a3      	ldr	r3, [r4, #8]
 801b2d4:	1b9b      	subs	r3, r3, r6
 801b2d6:	60a3      	str	r3, [r4, #8]
 801b2d8:	6823      	ldr	r3, [r4, #0]
 801b2da:	4433      	add	r3, r6
 801b2dc:	6023      	str	r3, [r4, #0]
 801b2de:	2000      	movs	r0, #0
 801b2e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b2e4:	462a      	mov	r2, r5
 801b2e6:	f000 fda0 	bl	801be2a <_realloc_r>
 801b2ea:	4606      	mov	r6, r0
 801b2ec:	2800      	cmp	r0, #0
 801b2ee:	d1e0      	bne.n	801b2b2 <__ssputs_r+0x5a>
 801b2f0:	6921      	ldr	r1, [r4, #16]
 801b2f2:	4650      	mov	r0, sl
 801b2f4:	f7fe fbb0 	bl	8019a58 <_free_r>
 801b2f8:	230c      	movs	r3, #12
 801b2fa:	f8ca 3000 	str.w	r3, [sl]
 801b2fe:	89a3      	ldrh	r3, [r4, #12]
 801b300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b304:	81a3      	strh	r3, [r4, #12]
 801b306:	f04f 30ff 	mov.w	r0, #4294967295
 801b30a:	e7e9      	b.n	801b2e0 <__ssputs_r+0x88>

0801b30c <_svfiprintf_r>:
 801b30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b310:	4698      	mov	r8, r3
 801b312:	898b      	ldrh	r3, [r1, #12]
 801b314:	061b      	lsls	r3, r3, #24
 801b316:	b09d      	sub	sp, #116	; 0x74
 801b318:	4607      	mov	r7, r0
 801b31a:	460d      	mov	r5, r1
 801b31c:	4614      	mov	r4, r2
 801b31e:	d50e      	bpl.n	801b33e <_svfiprintf_r+0x32>
 801b320:	690b      	ldr	r3, [r1, #16]
 801b322:	b963      	cbnz	r3, 801b33e <_svfiprintf_r+0x32>
 801b324:	2140      	movs	r1, #64	; 0x40
 801b326:	f7fe fc0b 	bl	8019b40 <_malloc_r>
 801b32a:	6028      	str	r0, [r5, #0]
 801b32c:	6128      	str	r0, [r5, #16]
 801b32e:	b920      	cbnz	r0, 801b33a <_svfiprintf_r+0x2e>
 801b330:	230c      	movs	r3, #12
 801b332:	603b      	str	r3, [r7, #0]
 801b334:	f04f 30ff 	mov.w	r0, #4294967295
 801b338:	e0d0      	b.n	801b4dc <_svfiprintf_r+0x1d0>
 801b33a:	2340      	movs	r3, #64	; 0x40
 801b33c:	616b      	str	r3, [r5, #20]
 801b33e:	2300      	movs	r3, #0
 801b340:	9309      	str	r3, [sp, #36]	; 0x24
 801b342:	2320      	movs	r3, #32
 801b344:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b348:	f8cd 800c 	str.w	r8, [sp, #12]
 801b34c:	2330      	movs	r3, #48	; 0x30
 801b34e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801b4f4 <_svfiprintf_r+0x1e8>
 801b352:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b356:	f04f 0901 	mov.w	r9, #1
 801b35a:	4623      	mov	r3, r4
 801b35c:	469a      	mov	sl, r3
 801b35e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b362:	b10a      	cbz	r2, 801b368 <_svfiprintf_r+0x5c>
 801b364:	2a25      	cmp	r2, #37	; 0x25
 801b366:	d1f9      	bne.n	801b35c <_svfiprintf_r+0x50>
 801b368:	ebba 0b04 	subs.w	fp, sl, r4
 801b36c:	d00b      	beq.n	801b386 <_svfiprintf_r+0x7a>
 801b36e:	465b      	mov	r3, fp
 801b370:	4622      	mov	r2, r4
 801b372:	4629      	mov	r1, r5
 801b374:	4638      	mov	r0, r7
 801b376:	f7ff ff6f 	bl	801b258 <__ssputs_r>
 801b37a:	3001      	adds	r0, #1
 801b37c:	f000 80a9 	beq.w	801b4d2 <_svfiprintf_r+0x1c6>
 801b380:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b382:	445a      	add	r2, fp
 801b384:	9209      	str	r2, [sp, #36]	; 0x24
 801b386:	f89a 3000 	ldrb.w	r3, [sl]
 801b38a:	2b00      	cmp	r3, #0
 801b38c:	f000 80a1 	beq.w	801b4d2 <_svfiprintf_r+0x1c6>
 801b390:	2300      	movs	r3, #0
 801b392:	f04f 32ff 	mov.w	r2, #4294967295
 801b396:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b39a:	f10a 0a01 	add.w	sl, sl, #1
 801b39e:	9304      	str	r3, [sp, #16]
 801b3a0:	9307      	str	r3, [sp, #28]
 801b3a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b3a6:	931a      	str	r3, [sp, #104]	; 0x68
 801b3a8:	4654      	mov	r4, sl
 801b3aa:	2205      	movs	r2, #5
 801b3ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b3b0:	4850      	ldr	r0, [pc, #320]	; (801b4f4 <_svfiprintf_r+0x1e8>)
 801b3b2:	f7e4 ffbd 	bl	8000330 <memchr>
 801b3b6:	9a04      	ldr	r2, [sp, #16]
 801b3b8:	b9d8      	cbnz	r0, 801b3f2 <_svfiprintf_r+0xe6>
 801b3ba:	06d0      	lsls	r0, r2, #27
 801b3bc:	bf44      	itt	mi
 801b3be:	2320      	movmi	r3, #32
 801b3c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b3c4:	0711      	lsls	r1, r2, #28
 801b3c6:	bf44      	itt	mi
 801b3c8:	232b      	movmi	r3, #43	; 0x2b
 801b3ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b3ce:	f89a 3000 	ldrb.w	r3, [sl]
 801b3d2:	2b2a      	cmp	r3, #42	; 0x2a
 801b3d4:	d015      	beq.n	801b402 <_svfiprintf_r+0xf6>
 801b3d6:	9a07      	ldr	r2, [sp, #28]
 801b3d8:	4654      	mov	r4, sl
 801b3da:	2000      	movs	r0, #0
 801b3dc:	f04f 0c0a 	mov.w	ip, #10
 801b3e0:	4621      	mov	r1, r4
 801b3e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b3e6:	3b30      	subs	r3, #48	; 0x30
 801b3e8:	2b09      	cmp	r3, #9
 801b3ea:	d94d      	bls.n	801b488 <_svfiprintf_r+0x17c>
 801b3ec:	b1b0      	cbz	r0, 801b41c <_svfiprintf_r+0x110>
 801b3ee:	9207      	str	r2, [sp, #28]
 801b3f0:	e014      	b.n	801b41c <_svfiprintf_r+0x110>
 801b3f2:	eba0 0308 	sub.w	r3, r0, r8
 801b3f6:	fa09 f303 	lsl.w	r3, r9, r3
 801b3fa:	4313      	orrs	r3, r2
 801b3fc:	9304      	str	r3, [sp, #16]
 801b3fe:	46a2      	mov	sl, r4
 801b400:	e7d2      	b.n	801b3a8 <_svfiprintf_r+0x9c>
 801b402:	9b03      	ldr	r3, [sp, #12]
 801b404:	1d19      	adds	r1, r3, #4
 801b406:	681b      	ldr	r3, [r3, #0]
 801b408:	9103      	str	r1, [sp, #12]
 801b40a:	2b00      	cmp	r3, #0
 801b40c:	bfbb      	ittet	lt
 801b40e:	425b      	neglt	r3, r3
 801b410:	f042 0202 	orrlt.w	r2, r2, #2
 801b414:	9307      	strge	r3, [sp, #28]
 801b416:	9307      	strlt	r3, [sp, #28]
 801b418:	bfb8      	it	lt
 801b41a:	9204      	strlt	r2, [sp, #16]
 801b41c:	7823      	ldrb	r3, [r4, #0]
 801b41e:	2b2e      	cmp	r3, #46	; 0x2e
 801b420:	d10c      	bne.n	801b43c <_svfiprintf_r+0x130>
 801b422:	7863      	ldrb	r3, [r4, #1]
 801b424:	2b2a      	cmp	r3, #42	; 0x2a
 801b426:	d134      	bne.n	801b492 <_svfiprintf_r+0x186>
 801b428:	9b03      	ldr	r3, [sp, #12]
 801b42a:	1d1a      	adds	r2, r3, #4
 801b42c:	681b      	ldr	r3, [r3, #0]
 801b42e:	9203      	str	r2, [sp, #12]
 801b430:	2b00      	cmp	r3, #0
 801b432:	bfb8      	it	lt
 801b434:	f04f 33ff 	movlt.w	r3, #4294967295
 801b438:	3402      	adds	r4, #2
 801b43a:	9305      	str	r3, [sp, #20]
 801b43c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801b504 <_svfiprintf_r+0x1f8>
 801b440:	7821      	ldrb	r1, [r4, #0]
 801b442:	2203      	movs	r2, #3
 801b444:	4650      	mov	r0, sl
 801b446:	f7e4 ff73 	bl	8000330 <memchr>
 801b44a:	b138      	cbz	r0, 801b45c <_svfiprintf_r+0x150>
 801b44c:	9b04      	ldr	r3, [sp, #16]
 801b44e:	eba0 000a 	sub.w	r0, r0, sl
 801b452:	2240      	movs	r2, #64	; 0x40
 801b454:	4082      	lsls	r2, r0
 801b456:	4313      	orrs	r3, r2
 801b458:	3401      	adds	r4, #1
 801b45a:	9304      	str	r3, [sp, #16]
 801b45c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b460:	4825      	ldr	r0, [pc, #148]	; (801b4f8 <_svfiprintf_r+0x1ec>)
 801b462:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b466:	2206      	movs	r2, #6
 801b468:	f7e4 ff62 	bl	8000330 <memchr>
 801b46c:	2800      	cmp	r0, #0
 801b46e:	d038      	beq.n	801b4e2 <_svfiprintf_r+0x1d6>
 801b470:	4b22      	ldr	r3, [pc, #136]	; (801b4fc <_svfiprintf_r+0x1f0>)
 801b472:	bb1b      	cbnz	r3, 801b4bc <_svfiprintf_r+0x1b0>
 801b474:	9b03      	ldr	r3, [sp, #12]
 801b476:	3307      	adds	r3, #7
 801b478:	f023 0307 	bic.w	r3, r3, #7
 801b47c:	3308      	adds	r3, #8
 801b47e:	9303      	str	r3, [sp, #12]
 801b480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b482:	4433      	add	r3, r6
 801b484:	9309      	str	r3, [sp, #36]	; 0x24
 801b486:	e768      	b.n	801b35a <_svfiprintf_r+0x4e>
 801b488:	fb0c 3202 	mla	r2, ip, r2, r3
 801b48c:	460c      	mov	r4, r1
 801b48e:	2001      	movs	r0, #1
 801b490:	e7a6      	b.n	801b3e0 <_svfiprintf_r+0xd4>
 801b492:	2300      	movs	r3, #0
 801b494:	3401      	adds	r4, #1
 801b496:	9305      	str	r3, [sp, #20]
 801b498:	4619      	mov	r1, r3
 801b49a:	f04f 0c0a 	mov.w	ip, #10
 801b49e:	4620      	mov	r0, r4
 801b4a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b4a4:	3a30      	subs	r2, #48	; 0x30
 801b4a6:	2a09      	cmp	r2, #9
 801b4a8:	d903      	bls.n	801b4b2 <_svfiprintf_r+0x1a6>
 801b4aa:	2b00      	cmp	r3, #0
 801b4ac:	d0c6      	beq.n	801b43c <_svfiprintf_r+0x130>
 801b4ae:	9105      	str	r1, [sp, #20]
 801b4b0:	e7c4      	b.n	801b43c <_svfiprintf_r+0x130>
 801b4b2:	fb0c 2101 	mla	r1, ip, r1, r2
 801b4b6:	4604      	mov	r4, r0
 801b4b8:	2301      	movs	r3, #1
 801b4ba:	e7f0      	b.n	801b49e <_svfiprintf_r+0x192>
 801b4bc:	ab03      	add	r3, sp, #12
 801b4be:	9300      	str	r3, [sp, #0]
 801b4c0:	462a      	mov	r2, r5
 801b4c2:	4b0f      	ldr	r3, [pc, #60]	; (801b500 <_svfiprintf_r+0x1f4>)
 801b4c4:	a904      	add	r1, sp, #16
 801b4c6:	4638      	mov	r0, r7
 801b4c8:	f7fc fd6a 	bl	8017fa0 <_printf_float>
 801b4cc:	1c42      	adds	r2, r0, #1
 801b4ce:	4606      	mov	r6, r0
 801b4d0:	d1d6      	bne.n	801b480 <_svfiprintf_r+0x174>
 801b4d2:	89ab      	ldrh	r3, [r5, #12]
 801b4d4:	065b      	lsls	r3, r3, #25
 801b4d6:	f53f af2d 	bmi.w	801b334 <_svfiprintf_r+0x28>
 801b4da:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b4dc:	b01d      	add	sp, #116	; 0x74
 801b4de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b4e2:	ab03      	add	r3, sp, #12
 801b4e4:	9300      	str	r3, [sp, #0]
 801b4e6:	462a      	mov	r2, r5
 801b4e8:	4b05      	ldr	r3, [pc, #20]	; (801b500 <_svfiprintf_r+0x1f4>)
 801b4ea:	a904      	add	r1, sp, #16
 801b4ec:	4638      	mov	r0, r7
 801b4ee:	f7fc ffdf 	bl	80184b0 <_printf_i>
 801b4f2:	e7eb      	b.n	801b4cc <_svfiprintf_r+0x1c0>
 801b4f4:	0801cbb1 	.word	0x0801cbb1
 801b4f8:	0801cbbb 	.word	0x0801cbbb
 801b4fc:	08017fa1 	.word	0x08017fa1
 801b500:	0801b259 	.word	0x0801b259
 801b504:	0801cbb7 	.word	0x0801cbb7

0801b508 <__sflush_r>:
 801b508:	898a      	ldrh	r2, [r1, #12]
 801b50a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b50e:	4605      	mov	r5, r0
 801b510:	0710      	lsls	r0, r2, #28
 801b512:	460c      	mov	r4, r1
 801b514:	d458      	bmi.n	801b5c8 <__sflush_r+0xc0>
 801b516:	684b      	ldr	r3, [r1, #4]
 801b518:	2b00      	cmp	r3, #0
 801b51a:	dc05      	bgt.n	801b528 <__sflush_r+0x20>
 801b51c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b51e:	2b00      	cmp	r3, #0
 801b520:	dc02      	bgt.n	801b528 <__sflush_r+0x20>
 801b522:	2000      	movs	r0, #0
 801b524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b528:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b52a:	2e00      	cmp	r6, #0
 801b52c:	d0f9      	beq.n	801b522 <__sflush_r+0x1a>
 801b52e:	2300      	movs	r3, #0
 801b530:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b534:	682f      	ldr	r7, [r5, #0]
 801b536:	6a21      	ldr	r1, [r4, #32]
 801b538:	602b      	str	r3, [r5, #0]
 801b53a:	d032      	beq.n	801b5a2 <__sflush_r+0x9a>
 801b53c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b53e:	89a3      	ldrh	r3, [r4, #12]
 801b540:	075a      	lsls	r2, r3, #29
 801b542:	d505      	bpl.n	801b550 <__sflush_r+0x48>
 801b544:	6863      	ldr	r3, [r4, #4]
 801b546:	1ac0      	subs	r0, r0, r3
 801b548:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b54a:	b10b      	cbz	r3, 801b550 <__sflush_r+0x48>
 801b54c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b54e:	1ac0      	subs	r0, r0, r3
 801b550:	2300      	movs	r3, #0
 801b552:	4602      	mov	r2, r0
 801b554:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b556:	6a21      	ldr	r1, [r4, #32]
 801b558:	4628      	mov	r0, r5
 801b55a:	47b0      	blx	r6
 801b55c:	1c43      	adds	r3, r0, #1
 801b55e:	89a3      	ldrh	r3, [r4, #12]
 801b560:	d106      	bne.n	801b570 <__sflush_r+0x68>
 801b562:	6829      	ldr	r1, [r5, #0]
 801b564:	291d      	cmp	r1, #29
 801b566:	d82b      	bhi.n	801b5c0 <__sflush_r+0xb8>
 801b568:	4a29      	ldr	r2, [pc, #164]	; (801b610 <__sflush_r+0x108>)
 801b56a:	410a      	asrs	r2, r1
 801b56c:	07d6      	lsls	r6, r2, #31
 801b56e:	d427      	bmi.n	801b5c0 <__sflush_r+0xb8>
 801b570:	2200      	movs	r2, #0
 801b572:	6062      	str	r2, [r4, #4]
 801b574:	04d9      	lsls	r1, r3, #19
 801b576:	6922      	ldr	r2, [r4, #16]
 801b578:	6022      	str	r2, [r4, #0]
 801b57a:	d504      	bpl.n	801b586 <__sflush_r+0x7e>
 801b57c:	1c42      	adds	r2, r0, #1
 801b57e:	d101      	bne.n	801b584 <__sflush_r+0x7c>
 801b580:	682b      	ldr	r3, [r5, #0]
 801b582:	b903      	cbnz	r3, 801b586 <__sflush_r+0x7e>
 801b584:	6560      	str	r0, [r4, #84]	; 0x54
 801b586:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b588:	602f      	str	r7, [r5, #0]
 801b58a:	2900      	cmp	r1, #0
 801b58c:	d0c9      	beq.n	801b522 <__sflush_r+0x1a>
 801b58e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b592:	4299      	cmp	r1, r3
 801b594:	d002      	beq.n	801b59c <__sflush_r+0x94>
 801b596:	4628      	mov	r0, r5
 801b598:	f7fe fa5e 	bl	8019a58 <_free_r>
 801b59c:	2000      	movs	r0, #0
 801b59e:	6360      	str	r0, [r4, #52]	; 0x34
 801b5a0:	e7c0      	b.n	801b524 <__sflush_r+0x1c>
 801b5a2:	2301      	movs	r3, #1
 801b5a4:	4628      	mov	r0, r5
 801b5a6:	47b0      	blx	r6
 801b5a8:	1c41      	adds	r1, r0, #1
 801b5aa:	d1c8      	bne.n	801b53e <__sflush_r+0x36>
 801b5ac:	682b      	ldr	r3, [r5, #0]
 801b5ae:	2b00      	cmp	r3, #0
 801b5b0:	d0c5      	beq.n	801b53e <__sflush_r+0x36>
 801b5b2:	2b1d      	cmp	r3, #29
 801b5b4:	d001      	beq.n	801b5ba <__sflush_r+0xb2>
 801b5b6:	2b16      	cmp	r3, #22
 801b5b8:	d101      	bne.n	801b5be <__sflush_r+0xb6>
 801b5ba:	602f      	str	r7, [r5, #0]
 801b5bc:	e7b1      	b.n	801b522 <__sflush_r+0x1a>
 801b5be:	89a3      	ldrh	r3, [r4, #12]
 801b5c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b5c4:	81a3      	strh	r3, [r4, #12]
 801b5c6:	e7ad      	b.n	801b524 <__sflush_r+0x1c>
 801b5c8:	690f      	ldr	r7, [r1, #16]
 801b5ca:	2f00      	cmp	r7, #0
 801b5cc:	d0a9      	beq.n	801b522 <__sflush_r+0x1a>
 801b5ce:	0793      	lsls	r3, r2, #30
 801b5d0:	680e      	ldr	r6, [r1, #0]
 801b5d2:	bf08      	it	eq
 801b5d4:	694b      	ldreq	r3, [r1, #20]
 801b5d6:	600f      	str	r7, [r1, #0]
 801b5d8:	bf18      	it	ne
 801b5da:	2300      	movne	r3, #0
 801b5dc:	eba6 0807 	sub.w	r8, r6, r7
 801b5e0:	608b      	str	r3, [r1, #8]
 801b5e2:	f1b8 0f00 	cmp.w	r8, #0
 801b5e6:	dd9c      	ble.n	801b522 <__sflush_r+0x1a>
 801b5e8:	6a21      	ldr	r1, [r4, #32]
 801b5ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b5ec:	4643      	mov	r3, r8
 801b5ee:	463a      	mov	r2, r7
 801b5f0:	4628      	mov	r0, r5
 801b5f2:	47b0      	blx	r6
 801b5f4:	2800      	cmp	r0, #0
 801b5f6:	dc06      	bgt.n	801b606 <__sflush_r+0xfe>
 801b5f8:	89a3      	ldrh	r3, [r4, #12]
 801b5fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b5fe:	81a3      	strh	r3, [r4, #12]
 801b600:	f04f 30ff 	mov.w	r0, #4294967295
 801b604:	e78e      	b.n	801b524 <__sflush_r+0x1c>
 801b606:	4407      	add	r7, r0
 801b608:	eba8 0800 	sub.w	r8, r8, r0
 801b60c:	e7e9      	b.n	801b5e2 <__sflush_r+0xda>
 801b60e:	bf00      	nop
 801b610:	dfbffffe 	.word	0xdfbffffe

0801b614 <_fflush_r>:
 801b614:	b538      	push	{r3, r4, r5, lr}
 801b616:	690b      	ldr	r3, [r1, #16]
 801b618:	4605      	mov	r5, r0
 801b61a:	460c      	mov	r4, r1
 801b61c:	b913      	cbnz	r3, 801b624 <_fflush_r+0x10>
 801b61e:	2500      	movs	r5, #0
 801b620:	4628      	mov	r0, r5
 801b622:	bd38      	pop	{r3, r4, r5, pc}
 801b624:	b118      	cbz	r0, 801b62e <_fflush_r+0x1a>
 801b626:	6a03      	ldr	r3, [r0, #32]
 801b628:	b90b      	cbnz	r3, 801b62e <_fflush_r+0x1a>
 801b62a:	f7fd faf3 	bl	8018c14 <__sinit>
 801b62e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b632:	2b00      	cmp	r3, #0
 801b634:	d0f3      	beq.n	801b61e <_fflush_r+0xa>
 801b636:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b638:	07d0      	lsls	r0, r2, #31
 801b63a:	d404      	bmi.n	801b646 <_fflush_r+0x32>
 801b63c:	0599      	lsls	r1, r3, #22
 801b63e:	d402      	bmi.n	801b646 <_fflush_r+0x32>
 801b640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b642:	f7fd fbfe 	bl	8018e42 <__retarget_lock_acquire_recursive>
 801b646:	4628      	mov	r0, r5
 801b648:	4621      	mov	r1, r4
 801b64a:	f7ff ff5d 	bl	801b508 <__sflush_r>
 801b64e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b650:	07da      	lsls	r2, r3, #31
 801b652:	4605      	mov	r5, r0
 801b654:	d4e4      	bmi.n	801b620 <_fflush_r+0xc>
 801b656:	89a3      	ldrh	r3, [r4, #12]
 801b658:	059b      	lsls	r3, r3, #22
 801b65a:	d4e1      	bmi.n	801b620 <_fflush_r+0xc>
 801b65c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b65e:	f7fd fbf1 	bl	8018e44 <__retarget_lock_release_recursive>
 801b662:	e7dd      	b.n	801b620 <_fflush_r+0xc>

0801b664 <memmove>:
 801b664:	4288      	cmp	r0, r1
 801b666:	b510      	push	{r4, lr}
 801b668:	eb01 0402 	add.w	r4, r1, r2
 801b66c:	d902      	bls.n	801b674 <memmove+0x10>
 801b66e:	4284      	cmp	r4, r0
 801b670:	4623      	mov	r3, r4
 801b672:	d807      	bhi.n	801b684 <memmove+0x20>
 801b674:	1e43      	subs	r3, r0, #1
 801b676:	42a1      	cmp	r1, r4
 801b678:	d008      	beq.n	801b68c <memmove+0x28>
 801b67a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b67e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b682:	e7f8      	b.n	801b676 <memmove+0x12>
 801b684:	4402      	add	r2, r0
 801b686:	4601      	mov	r1, r0
 801b688:	428a      	cmp	r2, r1
 801b68a:	d100      	bne.n	801b68e <memmove+0x2a>
 801b68c:	bd10      	pop	{r4, pc}
 801b68e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b692:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b696:	e7f7      	b.n	801b688 <memmove+0x24>

0801b698 <strncmp>:
 801b698:	b510      	push	{r4, lr}
 801b69a:	b16a      	cbz	r2, 801b6b8 <strncmp+0x20>
 801b69c:	3901      	subs	r1, #1
 801b69e:	1884      	adds	r4, r0, r2
 801b6a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b6a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801b6a8:	429a      	cmp	r2, r3
 801b6aa:	d103      	bne.n	801b6b4 <strncmp+0x1c>
 801b6ac:	42a0      	cmp	r0, r4
 801b6ae:	d001      	beq.n	801b6b4 <strncmp+0x1c>
 801b6b0:	2a00      	cmp	r2, #0
 801b6b2:	d1f5      	bne.n	801b6a0 <strncmp+0x8>
 801b6b4:	1ad0      	subs	r0, r2, r3
 801b6b6:	bd10      	pop	{r4, pc}
 801b6b8:	4610      	mov	r0, r2
 801b6ba:	e7fc      	b.n	801b6b6 <strncmp+0x1e>

0801b6bc <_sbrk_r>:
 801b6bc:	b538      	push	{r3, r4, r5, lr}
 801b6be:	4d06      	ldr	r5, [pc, #24]	; (801b6d8 <_sbrk_r+0x1c>)
 801b6c0:	2300      	movs	r3, #0
 801b6c2:	4604      	mov	r4, r0
 801b6c4:	4608      	mov	r0, r1
 801b6c6:	602b      	str	r3, [r5, #0]
 801b6c8:	f7e8 fc9c 	bl	8004004 <_sbrk>
 801b6cc:	1c43      	adds	r3, r0, #1
 801b6ce:	d102      	bne.n	801b6d6 <_sbrk_r+0x1a>
 801b6d0:	682b      	ldr	r3, [r5, #0]
 801b6d2:	b103      	cbz	r3, 801b6d6 <_sbrk_r+0x1a>
 801b6d4:	6023      	str	r3, [r4, #0]
 801b6d6:	bd38      	pop	{r3, r4, r5, pc}
 801b6d8:	2400336c 	.word	0x2400336c
 801b6dc:	00000000 	.word	0x00000000

0801b6e0 <nan>:
 801b6e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801b6e8 <nan+0x8>
 801b6e4:	4770      	bx	lr
 801b6e6:	bf00      	nop
 801b6e8:	00000000 	.word	0x00000000
 801b6ec:	7ff80000 	.word	0x7ff80000

0801b6f0 <__assert_func>:
 801b6f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b6f2:	4614      	mov	r4, r2
 801b6f4:	461a      	mov	r2, r3
 801b6f6:	4b09      	ldr	r3, [pc, #36]	; (801b71c <__assert_func+0x2c>)
 801b6f8:	681b      	ldr	r3, [r3, #0]
 801b6fa:	4605      	mov	r5, r0
 801b6fc:	68d8      	ldr	r0, [r3, #12]
 801b6fe:	b14c      	cbz	r4, 801b714 <__assert_func+0x24>
 801b700:	4b07      	ldr	r3, [pc, #28]	; (801b720 <__assert_func+0x30>)
 801b702:	9100      	str	r1, [sp, #0]
 801b704:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b708:	4906      	ldr	r1, [pc, #24]	; (801b724 <__assert_func+0x34>)
 801b70a:	462b      	mov	r3, r5
 801b70c:	f000 fbca 	bl	801bea4 <fiprintf>
 801b710:	f000 fbda 	bl	801bec8 <abort>
 801b714:	4b04      	ldr	r3, [pc, #16]	; (801b728 <__assert_func+0x38>)
 801b716:	461c      	mov	r4, r3
 801b718:	e7f3      	b.n	801b702 <__assert_func+0x12>
 801b71a:	bf00      	nop
 801b71c:	24000184 	.word	0x24000184
 801b720:	0801cbca 	.word	0x0801cbca
 801b724:	0801cbd7 	.word	0x0801cbd7
 801b728:	0801cc05 	.word	0x0801cc05

0801b72c <_calloc_r>:
 801b72c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b72e:	fba1 2402 	umull	r2, r4, r1, r2
 801b732:	b94c      	cbnz	r4, 801b748 <_calloc_r+0x1c>
 801b734:	4611      	mov	r1, r2
 801b736:	9201      	str	r2, [sp, #4]
 801b738:	f7fe fa02 	bl	8019b40 <_malloc_r>
 801b73c:	9a01      	ldr	r2, [sp, #4]
 801b73e:	4605      	mov	r5, r0
 801b740:	b930      	cbnz	r0, 801b750 <_calloc_r+0x24>
 801b742:	4628      	mov	r0, r5
 801b744:	b003      	add	sp, #12
 801b746:	bd30      	pop	{r4, r5, pc}
 801b748:	220c      	movs	r2, #12
 801b74a:	6002      	str	r2, [r0, #0]
 801b74c:	2500      	movs	r5, #0
 801b74e:	e7f8      	b.n	801b742 <_calloc_r+0x16>
 801b750:	4621      	mov	r1, r4
 801b752:	f7fd faf8 	bl	8018d46 <memset>
 801b756:	e7f4      	b.n	801b742 <_calloc_r+0x16>

0801b758 <rshift>:
 801b758:	6903      	ldr	r3, [r0, #16]
 801b75a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801b75e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b762:	ea4f 1261 	mov.w	r2, r1, asr #5
 801b766:	f100 0414 	add.w	r4, r0, #20
 801b76a:	dd45      	ble.n	801b7f8 <rshift+0xa0>
 801b76c:	f011 011f 	ands.w	r1, r1, #31
 801b770:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801b774:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801b778:	d10c      	bne.n	801b794 <rshift+0x3c>
 801b77a:	f100 0710 	add.w	r7, r0, #16
 801b77e:	4629      	mov	r1, r5
 801b780:	42b1      	cmp	r1, r6
 801b782:	d334      	bcc.n	801b7ee <rshift+0x96>
 801b784:	1a9b      	subs	r3, r3, r2
 801b786:	009b      	lsls	r3, r3, #2
 801b788:	1eea      	subs	r2, r5, #3
 801b78a:	4296      	cmp	r6, r2
 801b78c:	bf38      	it	cc
 801b78e:	2300      	movcc	r3, #0
 801b790:	4423      	add	r3, r4
 801b792:	e015      	b.n	801b7c0 <rshift+0x68>
 801b794:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801b798:	f1c1 0820 	rsb	r8, r1, #32
 801b79c:	40cf      	lsrs	r7, r1
 801b79e:	f105 0e04 	add.w	lr, r5, #4
 801b7a2:	46a1      	mov	r9, r4
 801b7a4:	4576      	cmp	r6, lr
 801b7a6:	46f4      	mov	ip, lr
 801b7a8:	d815      	bhi.n	801b7d6 <rshift+0x7e>
 801b7aa:	1a9a      	subs	r2, r3, r2
 801b7ac:	0092      	lsls	r2, r2, #2
 801b7ae:	3a04      	subs	r2, #4
 801b7b0:	3501      	adds	r5, #1
 801b7b2:	42ae      	cmp	r6, r5
 801b7b4:	bf38      	it	cc
 801b7b6:	2200      	movcc	r2, #0
 801b7b8:	18a3      	adds	r3, r4, r2
 801b7ba:	50a7      	str	r7, [r4, r2]
 801b7bc:	b107      	cbz	r7, 801b7c0 <rshift+0x68>
 801b7be:	3304      	adds	r3, #4
 801b7c0:	1b1a      	subs	r2, r3, r4
 801b7c2:	42a3      	cmp	r3, r4
 801b7c4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801b7c8:	bf08      	it	eq
 801b7ca:	2300      	moveq	r3, #0
 801b7cc:	6102      	str	r2, [r0, #16]
 801b7ce:	bf08      	it	eq
 801b7d0:	6143      	streq	r3, [r0, #20]
 801b7d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b7d6:	f8dc c000 	ldr.w	ip, [ip]
 801b7da:	fa0c fc08 	lsl.w	ip, ip, r8
 801b7de:	ea4c 0707 	orr.w	r7, ip, r7
 801b7e2:	f849 7b04 	str.w	r7, [r9], #4
 801b7e6:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b7ea:	40cf      	lsrs	r7, r1
 801b7ec:	e7da      	b.n	801b7a4 <rshift+0x4c>
 801b7ee:	f851 cb04 	ldr.w	ip, [r1], #4
 801b7f2:	f847 cf04 	str.w	ip, [r7, #4]!
 801b7f6:	e7c3      	b.n	801b780 <rshift+0x28>
 801b7f8:	4623      	mov	r3, r4
 801b7fa:	e7e1      	b.n	801b7c0 <rshift+0x68>

0801b7fc <__hexdig_fun>:
 801b7fc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801b800:	2b09      	cmp	r3, #9
 801b802:	d802      	bhi.n	801b80a <__hexdig_fun+0xe>
 801b804:	3820      	subs	r0, #32
 801b806:	b2c0      	uxtb	r0, r0
 801b808:	4770      	bx	lr
 801b80a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801b80e:	2b05      	cmp	r3, #5
 801b810:	d801      	bhi.n	801b816 <__hexdig_fun+0x1a>
 801b812:	3847      	subs	r0, #71	; 0x47
 801b814:	e7f7      	b.n	801b806 <__hexdig_fun+0xa>
 801b816:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801b81a:	2b05      	cmp	r3, #5
 801b81c:	d801      	bhi.n	801b822 <__hexdig_fun+0x26>
 801b81e:	3827      	subs	r0, #39	; 0x27
 801b820:	e7f1      	b.n	801b806 <__hexdig_fun+0xa>
 801b822:	2000      	movs	r0, #0
 801b824:	4770      	bx	lr
	...

0801b828 <__gethex>:
 801b828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b82c:	4617      	mov	r7, r2
 801b82e:	680a      	ldr	r2, [r1, #0]
 801b830:	b085      	sub	sp, #20
 801b832:	f102 0b02 	add.w	fp, r2, #2
 801b836:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801b83a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801b83e:	4681      	mov	r9, r0
 801b840:	468a      	mov	sl, r1
 801b842:	9302      	str	r3, [sp, #8]
 801b844:	32fe      	adds	r2, #254	; 0xfe
 801b846:	eb02 030b 	add.w	r3, r2, fp
 801b84a:	46d8      	mov	r8, fp
 801b84c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801b850:	9301      	str	r3, [sp, #4]
 801b852:	2830      	cmp	r0, #48	; 0x30
 801b854:	d0f7      	beq.n	801b846 <__gethex+0x1e>
 801b856:	f7ff ffd1 	bl	801b7fc <__hexdig_fun>
 801b85a:	4604      	mov	r4, r0
 801b85c:	2800      	cmp	r0, #0
 801b85e:	d138      	bne.n	801b8d2 <__gethex+0xaa>
 801b860:	49a7      	ldr	r1, [pc, #668]	; (801bb00 <__gethex+0x2d8>)
 801b862:	2201      	movs	r2, #1
 801b864:	4640      	mov	r0, r8
 801b866:	f7ff ff17 	bl	801b698 <strncmp>
 801b86a:	4606      	mov	r6, r0
 801b86c:	2800      	cmp	r0, #0
 801b86e:	d169      	bne.n	801b944 <__gethex+0x11c>
 801b870:	f898 0001 	ldrb.w	r0, [r8, #1]
 801b874:	465d      	mov	r5, fp
 801b876:	f7ff ffc1 	bl	801b7fc <__hexdig_fun>
 801b87a:	2800      	cmp	r0, #0
 801b87c:	d064      	beq.n	801b948 <__gethex+0x120>
 801b87e:	465a      	mov	r2, fp
 801b880:	7810      	ldrb	r0, [r2, #0]
 801b882:	2830      	cmp	r0, #48	; 0x30
 801b884:	4690      	mov	r8, r2
 801b886:	f102 0201 	add.w	r2, r2, #1
 801b88a:	d0f9      	beq.n	801b880 <__gethex+0x58>
 801b88c:	f7ff ffb6 	bl	801b7fc <__hexdig_fun>
 801b890:	2301      	movs	r3, #1
 801b892:	fab0 f480 	clz	r4, r0
 801b896:	0964      	lsrs	r4, r4, #5
 801b898:	465e      	mov	r6, fp
 801b89a:	9301      	str	r3, [sp, #4]
 801b89c:	4642      	mov	r2, r8
 801b89e:	4615      	mov	r5, r2
 801b8a0:	3201      	adds	r2, #1
 801b8a2:	7828      	ldrb	r0, [r5, #0]
 801b8a4:	f7ff ffaa 	bl	801b7fc <__hexdig_fun>
 801b8a8:	2800      	cmp	r0, #0
 801b8aa:	d1f8      	bne.n	801b89e <__gethex+0x76>
 801b8ac:	4994      	ldr	r1, [pc, #592]	; (801bb00 <__gethex+0x2d8>)
 801b8ae:	2201      	movs	r2, #1
 801b8b0:	4628      	mov	r0, r5
 801b8b2:	f7ff fef1 	bl	801b698 <strncmp>
 801b8b6:	b978      	cbnz	r0, 801b8d8 <__gethex+0xb0>
 801b8b8:	b946      	cbnz	r6, 801b8cc <__gethex+0xa4>
 801b8ba:	1c6e      	adds	r6, r5, #1
 801b8bc:	4632      	mov	r2, r6
 801b8be:	4615      	mov	r5, r2
 801b8c0:	3201      	adds	r2, #1
 801b8c2:	7828      	ldrb	r0, [r5, #0]
 801b8c4:	f7ff ff9a 	bl	801b7fc <__hexdig_fun>
 801b8c8:	2800      	cmp	r0, #0
 801b8ca:	d1f8      	bne.n	801b8be <__gethex+0x96>
 801b8cc:	1b73      	subs	r3, r6, r5
 801b8ce:	009e      	lsls	r6, r3, #2
 801b8d0:	e004      	b.n	801b8dc <__gethex+0xb4>
 801b8d2:	2400      	movs	r4, #0
 801b8d4:	4626      	mov	r6, r4
 801b8d6:	e7e1      	b.n	801b89c <__gethex+0x74>
 801b8d8:	2e00      	cmp	r6, #0
 801b8da:	d1f7      	bne.n	801b8cc <__gethex+0xa4>
 801b8dc:	782b      	ldrb	r3, [r5, #0]
 801b8de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801b8e2:	2b50      	cmp	r3, #80	; 0x50
 801b8e4:	d13d      	bne.n	801b962 <__gethex+0x13a>
 801b8e6:	786b      	ldrb	r3, [r5, #1]
 801b8e8:	2b2b      	cmp	r3, #43	; 0x2b
 801b8ea:	d02f      	beq.n	801b94c <__gethex+0x124>
 801b8ec:	2b2d      	cmp	r3, #45	; 0x2d
 801b8ee:	d031      	beq.n	801b954 <__gethex+0x12c>
 801b8f0:	1c69      	adds	r1, r5, #1
 801b8f2:	f04f 0b00 	mov.w	fp, #0
 801b8f6:	7808      	ldrb	r0, [r1, #0]
 801b8f8:	f7ff ff80 	bl	801b7fc <__hexdig_fun>
 801b8fc:	1e42      	subs	r2, r0, #1
 801b8fe:	b2d2      	uxtb	r2, r2
 801b900:	2a18      	cmp	r2, #24
 801b902:	d82e      	bhi.n	801b962 <__gethex+0x13a>
 801b904:	f1a0 0210 	sub.w	r2, r0, #16
 801b908:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801b90c:	f7ff ff76 	bl	801b7fc <__hexdig_fun>
 801b910:	f100 3cff 	add.w	ip, r0, #4294967295
 801b914:	fa5f fc8c 	uxtb.w	ip, ip
 801b918:	f1bc 0f18 	cmp.w	ip, #24
 801b91c:	d91d      	bls.n	801b95a <__gethex+0x132>
 801b91e:	f1bb 0f00 	cmp.w	fp, #0
 801b922:	d000      	beq.n	801b926 <__gethex+0xfe>
 801b924:	4252      	negs	r2, r2
 801b926:	4416      	add	r6, r2
 801b928:	f8ca 1000 	str.w	r1, [sl]
 801b92c:	b1dc      	cbz	r4, 801b966 <__gethex+0x13e>
 801b92e:	9b01      	ldr	r3, [sp, #4]
 801b930:	2b00      	cmp	r3, #0
 801b932:	bf14      	ite	ne
 801b934:	f04f 0800 	movne.w	r8, #0
 801b938:	f04f 0806 	moveq.w	r8, #6
 801b93c:	4640      	mov	r0, r8
 801b93e:	b005      	add	sp, #20
 801b940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b944:	4645      	mov	r5, r8
 801b946:	4626      	mov	r6, r4
 801b948:	2401      	movs	r4, #1
 801b94a:	e7c7      	b.n	801b8dc <__gethex+0xb4>
 801b94c:	f04f 0b00 	mov.w	fp, #0
 801b950:	1ca9      	adds	r1, r5, #2
 801b952:	e7d0      	b.n	801b8f6 <__gethex+0xce>
 801b954:	f04f 0b01 	mov.w	fp, #1
 801b958:	e7fa      	b.n	801b950 <__gethex+0x128>
 801b95a:	230a      	movs	r3, #10
 801b95c:	fb03 0002 	mla	r0, r3, r2, r0
 801b960:	e7d0      	b.n	801b904 <__gethex+0xdc>
 801b962:	4629      	mov	r1, r5
 801b964:	e7e0      	b.n	801b928 <__gethex+0x100>
 801b966:	eba5 0308 	sub.w	r3, r5, r8
 801b96a:	3b01      	subs	r3, #1
 801b96c:	4621      	mov	r1, r4
 801b96e:	2b07      	cmp	r3, #7
 801b970:	dc0a      	bgt.n	801b988 <__gethex+0x160>
 801b972:	4648      	mov	r0, r9
 801b974:	f7fe f970 	bl	8019c58 <_Balloc>
 801b978:	4604      	mov	r4, r0
 801b97a:	b940      	cbnz	r0, 801b98e <__gethex+0x166>
 801b97c:	4b61      	ldr	r3, [pc, #388]	; (801bb04 <__gethex+0x2dc>)
 801b97e:	4602      	mov	r2, r0
 801b980:	21e4      	movs	r1, #228	; 0xe4
 801b982:	4861      	ldr	r0, [pc, #388]	; (801bb08 <__gethex+0x2e0>)
 801b984:	f7ff feb4 	bl	801b6f0 <__assert_func>
 801b988:	3101      	adds	r1, #1
 801b98a:	105b      	asrs	r3, r3, #1
 801b98c:	e7ef      	b.n	801b96e <__gethex+0x146>
 801b98e:	f100 0a14 	add.w	sl, r0, #20
 801b992:	2300      	movs	r3, #0
 801b994:	495a      	ldr	r1, [pc, #360]	; (801bb00 <__gethex+0x2d8>)
 801b996:	f8cd a004 	str.w	sl, [sp, #4]
 801b99a:	469b      	mov	fp, r3
 801b99c:	45a8      	cmp	r8, r5
 801b99e:	d342      	bcc.n	801ba26 <__gethex+0x1fe>
 801b9a0:	9801      	ldr	r0, [sp, #4]
 801b9a2:	f840 bb04 	str.w	fp, [r0], #4
 801b9a6:	eba0 000a 	sub.w	r0, r0, sl
 801b9aa:	1080      	asrs	r0, r0, #2
 801b9ac:	6120      	str	r0, [r4, #16]
 801b9ae:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801b9b2:	4658      	mov	r0, fp
 801b9b4:	f7fe fa42 	bl	8019e3c <__hi0bits>
 801b9b8:	683d      	ldr	r5, [r7, #0]
 801b9ba:	eba8 0000 	sub.w	r0, r8, r0
 801b9be:	42a8      	cmp	r0, r5
 801b9c0:	dd59      	ble.n	801ba76 <__gethex+0x24e>
 801b9c2:	eba0 0805 	sub.w	r8, r0, r5
 801b9c6:	4641      	mov	r1, r8
 801b9c8:	4620      	mov	r0, r4
 801b9ca:	f7fe fdce 	bl	801a56a <__any_on>
 801b9ce:	4683      	mov	fp, r0
 801b9d0:	b1b8      	cbz	r0, 801ba02 <__gethex+0x1da>
 801b9d2:	f108 33ff 	add.w	r3, r8, #4294967295
 801b9d6:	1159      	asrs	r1, r3, #5
 801b9d8:	f003 021f 	and.w	r2, r3, #31
 801b9dc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801b9e0:	f04f 0b01 	mov.w	fp, #1
 801b9e4:	fa0b f202 	lsl.w	r2, fp, r2
 801b9e8:	420a      	tst	r2, r1
 801b9ea:	d00a      	beq.n	801ba02 <__gethex+0x1da>
 801b9ec:	455b      	cmp	r3, fp
 801b9ee:	dd06      	ble.n	801b9fe <__gethex+0x1d6>
 801b9f0:	f1a8 0102 	sub.w	r1, r8, #2
 801b9f4:	4620      	mov	r0, r4
 801b9f6:	f7fe fdb8 	bl	801a56a <__any_on>
 801b9fa:	2800      	cmp	r0, #0
 801b9fc:	d138      	bne.n	801ba70 <__gethex+0x248>
 801b9fe:	f04f 0b02 	mov.w	fp, #2
 801ba02:	4641      	mov	r1, r8
 801ba04:	4620      	mov	r0, r4
 801ba06:	f7ff fea7 	bl	801b758 <rshift>
 801ba0a:	4446      	add	r6, r8
 801ba0c:	68bb      	ldr	r3, [r7, #8]
 801ba0e:	42b3      	cmp	r3, r6
 801ba10:	da41      	bge.n	801ba96 <__gethex+0x26e>
 801ba12:	4621      	mov	r1, r4
 801ba14:	4648      	mov	r0, r9
 801ba16:	f7fe f95f 	bl	8019cd8 <_Bfree>
 801ba1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801ba1c:	2300      	movs	r3, #0
 801ba1e:	6013      	str	r3, [r2, #0]
 801ba20:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801ba24:	e78a      	b.n	801b93c <__gethex+0x114>
 801ba26:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801ba2a:	2a2e      	cmp	r2, #46	; 0x2e
 801ba2c:	d014      	beq.n	801ba58 <__gethex+0x230>
 801ba2e:	2b20      	cmp	r3, #32
 801ba30:	d106      	bne.n	801ba40 <__gethex+0x218>
 801ba32:	9b01      	ldr	r3, [sp, #4]
 801ba34:	f843 bb04 	str.w	fp, [r3], #4
 801ba38:	f04f 0b00 	mov.w	fp, #0
 801ba3c:	9301      	str	r3, [sp, #4]
 801ba3e:	465b      	mov	r3, fp
 801ba40:	7828      	ldrb	r0, [r5, #0]
 801ba42:	9303      	str	r3, [sp, #12]
 801ba44:	f7ff feda 	bl	801b7fc <__hexdig_fun>
 801ba48:	9b03      	ldr	r3, [sp, #12]
 801ba4a:	f000 000f 	and.w	r0, r0, #15
 801ba4e:	4098      	lsls	r0, r3
 801ba50:	ea4b 0b00 	orr.w	fp, fp, r0
 801ba54:	3304      	adds	r3, #4
 801ba56:	e7a1      	b.n	801b99c <__gethex+0x174>
 801ba58:	45a8      	cmp	r8, r5
 801ba5a:	d8e8      	bhi.n	801ba2e <__gethex+0x206>
 801ba5c:	2201      	movs	r2, #1
 801ba5e:	4628      	mov	r0, r5
 801ba60:	9303      	str	r3, [sp, #12]
 801ba62:	f7ff fe19 	bl	801b698 <strncmp>
 801ba66:	4926      	ldr	r1, [pc, #152]	; (801bb00 <__gethex+0x2d8>)
 801ba68:	9b03      	ldr	r3, [sp, #12]
 801ba6a:	2800      	cmp	r0, #0
 801ba6c:	d1df      	bne.n	801ba2e <__gethex+0x206>
 801ba6e:	e795      	b.n	801b99c <__gethex+0x174>
 801ba70:	f04f 0b03 	mov.w	fp, #3
 801ba74:	e7c5      	b.n	801ba02 <__gethex+0x1da>
 801ba76:	da0b      	bge.n	801ba90 <__gethex+0x268>
 801ba78:	eba5 0800 	sub.w	r8, r5, r0
 801ba7c:	4621      	mov	r1, r4
 801ba7e:	4642      	mov	r2, r8
 801ba80:	4648      	mov	r0, r9
 801ba82:	f7fe fb43 	bl	801a10c <__lshift>
 801ba86:	eba6 0608 	sub.w	r6, r6, r8
 801ba8a:	4604      	mov	r4, r0
 801ba8c:	f100 0a14 	add.w	sl, r0, #20
 801ba90:	f04f 0b00 	mov.w	fp, #0
 801ba94:	e7ba      	b.n	801ba0c <__gethex+0x1e4>
 801ba96:	687b      	ldr	r3, [r7, #4]
 801ba98:	42b3      	cmp	r3, r6
 801ba9a:	dd73      	ble.n	801bb84 <__gethex+0x35c>
 801ba9c:	1b9e      	subs	r6, r3, r6
 801ba9e:	42b5      	cmp	r5, r6
 801baa0:	dc34      	bgt.n	801bb0c <__gethex+0x2e4>
 801baa2:	68fb      	ldr	r3, [r7, #12]
 801baa4:	2b02      	cmp	r3, #2
 801baa6:	d023      	beq.n	801baf0 <__gethex+0x2c8>
 801baa8:	2b03      	cmp	r3, #3
 801baaa:	d025      	beq.n	801baf8 <__gethex+0x2d0>
 801baac:	2b01      	cmp	r3, #1
 801baae:	d115      	bne.n	801badc <__gethex+0x2b4>
 801bab0:	42b5      	cmp	r5, r6
 801bab2:	d113      	bne.n	801badc <__gethex+0x2b4>
 801bab4:	2d01      	cmp	r5, #1
 801bab6:	d10b      	bne.n	801bad0 <__gethex+0x2a8>
 801bab8:	9a02      	ldr	r2, [sp, #8]
 801baba:	687b      	ldr	r3, [r7, #4]
 801babc:	6013      	str	r3, [r2, #0]
 801babe:	2301      	movs	r3, #1
 801bac0:	6123      	str	r3, [r4, #16]
 801bac2:	f8ca 3000 	str.w	r3, [sl]
 801bac6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801bac8:	f04f 0862 	mov.w	r8, #98	; 0x62
 801bacc:	601c      	str	r4, [r3, #0]
 801bace:	e735      	b.n	801b93c <__gethex+0x114>
 801bad0:	1e69      	subs	r1, r5, #1
 801bad2:	4620      	mov	r0, r4
 801bad4:	f7fe fd49 	bl	801a56a <__any_on>
 801bad8:	2800      	cmp	r0, #0
 801bada:	d1ed      	bne.n	801bab8 <__gethex+0x290>
 801badc:	4621      	mov	r1, r4
 801bade:	4648      	mov	r0, r9
 801bae0:	f7fe f8fa 	bl	8019cd8 <_Bfree>
 801bae4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801bae6:	2300      	movs	r3, #0
 801bae8:	6013      	str	r3, [r2, #0]
 801baea:	f04f 0850 	mov.w	r8, #80	; 0x50
 801baee:	e725      	b.n	801b93c <__gethex+0x114>
 801baf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801baf2:	2b00      	cmp	r3, #0
 801baf4:	d1f2      	bne.n	801badc <__gethex+0x2b4>
 801baf6:	e7df      	b.n	801bab8 <__gethex+0x290>
 801baf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801bafa:	2b00      	cmp	r3, #0
 801bafc:	d1dc      	bne.n	801bab8 <__gethex+0x290>
 801bafe:	e7ed      	b.n	801badc <__gethex+0x2b4>
 801bb00:	0801ca5c 	.word	0x0801ca5c
 801bb04:	0801c8f5 	.word	0x0801c8f5
 801bb08:	0801cc06 	.word	0x0801cc06
 801bb0c:	f106 38ff 	add.w	r8, r6, #4294967295
 801bb10:	f1bb 0f00 	cmp.w	fp, #0
 801bb14:	d133      	bne.n	801bb7e <__gethex+0x356>
 801bb16:	f1b8 0f00 	cmp.w	r8, #0
 801bb1a:	d004      	beq.n	801bb26 <__gethex+0x2fe>
 801bb1c:	4641      	mov	r1, r8
 801bb1e:	4620      	mov	r0, r4
 801bb20:	f7fe fd23 	bl	801a56a <__any_on>
 801bb24:	4683      	mov	fp, r0
 801bb26:	ea4f 1268 	mov.w	r2, r8, asr #5
 801bb2a:	2301      	movs	r3, #1
 801bb2c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801bb30:	f008 081f 	and.w	r8, r8, #31
 801bb34:	fa03 f308 	lsl.w	r3, r3, r8
 801bb38:	4213      	tst	r3, r2
 801bb3a:	4631      	mov	r1, r6
 801bb3c:	4620      	mov	r0, r4
 801bb3e:	bf18      	it	ne
 801bb40:	f04b 0b02 	orrne.w	fp, fp, #2
 801bb44:	1bad      	subs	r5, r5, r6
 801bb46:	f7ff fe07 	bl	801b758 <rshift>
 801bb4a:	687e      	ldr	r6, [r7, #4]
 801bb4c:	f04f 0802 	mov.w	r8, #2
 801bb50:	f1bb 0f00 	cmp.w	fp, #0
 801bb54:	d04a      	beq.n	801bbec <__gethex+0x3c4>
 801bb56:	68fb      	ldr	r3, [r7, #12]
 801bb58:	2b02      	cmp	r3, #2
 801bb5a:	d016      	beq.n	801bb8a <__gethex+0x362>
 801bb5c:	2b03      	cmp	r3, #3
 801bb5e:	d018      	beq.n	801bb92 <__gethex+0x36a>
 801bb60:	2b01      	cmp	r3, #1
 801bb62:	d109      	bne.n	801bb78 <__gethex+0x350>
 801bb64:	f01b 0f02 	tst.w	fp, #2
 801bb68:	d006      	beq.n	801bb78 <__gethex+0x350>
 801bb6a:	f8da 3000 	ldr.w	r3, [sl]
 801bb6e:	ea4b 0b03 	orr.w	fp, fp, r3
 801bb72:	f01b 0f01 	tst.w	fp, #1
 801bb76:	d10f      	bne.n	801bb98 <__gethex+0x370>
 801bb78:	f048 0810 	orr.w	r8, r8, #16
 801bb7c:	e036      	b.n	801bbec <__gethex+0x3c4>
 801bb7e:	f04f 0b01 	mov.w	fp, #1
 801bb82:	e7d0      	b.n	801bb26 <__gethex+0x2fe>
 801bb84:	f04f 0801 	mov.w	r8, #1
 801bb88:	e7e2      	b.n	801bb50 <__gethex+0x328>
 801bb8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801bb8c:	f1c3 0301 	rsb	r3, r3, #1
 801bb90:	930f      	str	r3, [sp, #60]	; 0x3c
 801bb92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801bb94:	2b00      	cmp	r3, #0
 801bb96:	d0ef      	beq.n	801bb78 <__gethex+0x350>
 801bb98:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801bb9c:	f104 0214 	add.w	r2, r4, #20
 801bba0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801bba4:	9301      	str	r3, [sp, #4]
 801bba6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801bbaa:	2300      	movs	r3, #0
 801bbac:	4694      	mov	ip, r2
 801bbae:	f852 1b04 	ldr.w	r1, [r2], #4
 801bbb2:	f1b1 3fff 	cmp.w	r1, #4294967295
 801bbb6:	d01e      	beq.n	801bbf6 <__gethex+0x3ce>
 801bbb8:	3101      	adds	r1, #1
 801bbba:	f8cc 1000 	str.w	r1, [ip]
 801bbbe:	f1b8 0f02 	cmp.w	r8, #2
 801bbc2:	f104 0214 	add.w	r2, r4, #20
 801bbc6:	d13d      	bne.n	801bc44 <__gethex+0x41c>
 801bbc8:	683b      	ldr	r3, [r7, #0]
 801bbca:	3b01      	subs	r3, #1
 801bbcc:	42ab      	cmp	r3, r5
 801bbce:	d10b      	bne.n	801bbe8 <__gethex+0x3c0>
 801bbd0:	1169      	asrs	r1, r5, #5
 801bbd2:	2301      	movs	r3, #1
 801bbd4:	f005 051f 	and.w	r5, r5, #31
 801bbd8:	fa03 f505 	lsl.w	r5, r3, r5
 801bbdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bbe0:	421d      	tst	r5, r3
 801bbe2:	bf18      	it	ne
 801bbe4:	f04f 0801 	movne.w	r8, #1
 801bbe8:	f048 0820 	orr.w	r8, r8, #32
 801bbec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801bbee:	601c      	str	r4, [r3, #0]
 801bbf0:	9b02      	ldr	r3, [sp, #8]
 801bbf2:	601e      	str	r6, [r3, #0]
 801bbf4:	e6a2      	b.n	801b93c <__gethex+0x114>
 801bbf6:	4290      	cmp	r0, r2
 801bbf8:	f842 3c04 	str.w	r3, [r2, #-4]
 801bbfc:	d8d6      	bhi.n	801bbac <__gethex+0x384>
 801bbfe:	68a2      	ldr	r2, [r4, #8]
 801bc00:	4593      	cmp	fp, r2
 801bc02:	db17      	blt.n	801bc34 <__gethex+0x40c>
 801bc04:	6861      	ldr	r1, [r4, #4]
 801bc06:	4648      	mov	r0, r9
 801bc08:	3101      	adds	r1, #1
 801bc0a:	f7fe f825 	bl	8019c58 <_Balloc>
 801bc0e:	4682      	mov	sl, r0
 801bc10:	b918      	cbnz	r0, 801bc1a <__gethex+0x3f2>
 801bc12:	4b1b      	ldr	r3, [pc, #108]	; (801bc80 <__gethex+0x458>)
 801bc14:	4602      	mov	r2, r0
 801bc16:	2184      	movs	r1, #132	; 0x84
 801bc18:	e6b3      	b.n	801b982 <__gethex+0x15a>
 801bc1a:	6922      	ldr	r2, [r4, #16]
 801bc1c:	3202      	adds	r2, #2
 801bc1e:	f104 010c 	add.w	r1, r4, #12
 801bc22:	0092      	lsls	r2, r2, #2
 801bc24:	300c      	adds	r0, #12
 801bc26:	f7fd f90e 	bl	8018e46 <memcpy>
 801bc2a:	4621      	mov	r1, r4
 801bc2c:	4648      	mov	r0, r9
 801bc2e:	f7fe f853 	bl	8019cd8 <_Bfree>
 801bc32:	4654      	mov	r4, sl
 801bc34:	6922      	ldr	r2, [r4, #16]
 801bc36:	1c51      	adds	r1, r2, #1
 801bc38:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801bc3c:	6121      	str	r1, [r4, #16]
 801bc3e:	2101      	movs	r1, #1
 801bc40:	6151      	str	r1, [r2, #20]
 801bc42:	e7bc      	b.n	801bbbe <__gethex+0x396>
 801bc44:	6921      	ldr	r1, [r4, #16]
 801bc46:	4559      	cmp	r1, fp
 801bc48:	dd0b      	ble.n	801bc62 <__gethex+0x43a>
 801bc4a:	2101      	movs	r1, #1
 801bc4c:	4620      	mov	r0, r4
 801bc4e:	f7ff fd83 	bl	801b758 <rshift>
 801bc52:	68bb      	ldr	r3, [r7, #8]
 801bc54:	3601      	adds	r6, #1
 801bc56:	42b3      	cmp	r3, r6
 801bc58:	f6ff aedb 	blt.w	801ba12 <__gethex+0x1ea>
 801bc5c:	f04f 0801 	mov.w	r8, #1
 801bc60:	e7c2      	b.n	801bbe8 <__gethex+0x3c0>
 801bc62:	f015 051f 	ands.w	r5, r5, #31
 801bc66:	d0f9      	beq.n	801bc5c <__gethex+0x434>
 801bc68:	9b01      	ldr	r3, [sp, #4]
 801bc6a:	441a      	add	r2, r3
 801bc6c:	f1c5 0520 	rsb	r5, r5, #32
 801bc70:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801bc74:	f7fe f8e2 	bl	8019e3c <__hi0bits>
 801bc78:	42a8      	cmp	r0, r5
 801bc7a:	dbe6      	blt.n	801bc4a <__gethex+0x422>
 801bc7c:	e7ee      	b.n	801bc5c <__gethex+0x434>
 801bc7e:	bf00      	nop
 801bc80:	0801c8f5 	.word	0x0801c8f5

0801bc84 <L_shift>:
 801bc84:	f1c2 0208 	rsb	r2, r2, #8
 801bc88:	0092      	lsls	r2, r2, #2
 801bc8a:	b570      	push	{r4, r5, r6, lr}
 801bc8c:	f1c2 0620 	rsb	r6, r2, #32
 801bc90:	6843      	ldr	r3, [r0, #4]
 801bc92:	6804      	ldr	r4, [r0, #0]
 801bc94:	fa03 f506 	lsl.w	r5, r3, r6
 801bc98:	432c      	orrs	r4, r5
 801bc9a:	40d3      	lsrs	r3, r2
 801bc9c:	6004      	str	r4, [r0, #0]
 801bc9e:	f840 3f04 	str.w	r3, [r0, #4]!
 801bca2:	4288      	cmp	r0, r1
 801bca4:	d3f4      	bcc.n	801bc90 <L_shift+0xc>
 801bca6:	bd70      	pop	{r4, r5, r6, pc}

0801bca8 <__match>:
 801bca8:	b530      	push	{r4, r5, lr}
 801bcaa:	6803      	ldr	r3, [r0, #0]
 801bcac:	3301      	adds	r3, #1
 801bcae:	f811 4b01 	ldrb.w	r4, [r1], #1
 801bcb2:	b914      	cbnz	r4, 801bcba <__match+0x12>
 801bcb4:	6003      	str	r3, [r0, #0]
 801bcb6:	2001      	movs	r0, #1
 801bcb8:	bd30      	pop	{r4, r5, pc}
 801bcba:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bcbe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801bcc2:	2d19      	cmp	r5, #25
 801bcc4:	bf98      	it	ls
 801bcc6:	3220      	addls	r2, #32
 801bcc8:	42a2      	cmp	r2, r4
 801bcca:	d0f0      	beq.n	801bcae <__match+0x6>
 801bccc:	2000      	movs	r0, #0
 801bcce:	e7f3      	b.n	801bcb8 <__match+0x10>

0801bcd0 <__hexnan>:
 801bcd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bcd4:	680b      	ldr	r3, [r1, #0]
 801bcd6:	6801      	ldr	r1, [r0, #0]
 801bcd8:	115e      	asrs	r6, r3, #5
 801bcda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801bcde:	f013 031f 	ands.w	r3, r3, #31
 801bce2:	b087      	sub	sp, #28
 801bce4:	bf18      	it	ne
 801bce6:	3604      	addne	r6, #4
 801bce8:	2500      	movs	r5, #0
 801bcea:	1f37      	subs	r7, r6, #4
 801bcec:	4682      	mov	sl, r0
 801bcee:	4690      	mov	r8, r2
 801bcf0:	9301      	str	r3, [sp, #4]
 801bcf2:	f846 5c04 	str.w	r5, [r6, #-4]
 801bcf6:	46b9      	mov	r9, r7
 801bcf8:	463c      	mov	r4, r7
 801bcfa:	9502      	str	r5, [sp, #8]
 801bcfc:	46ab      	mov	fp, r5
 801bcfe:	784a      	ldrb	r2, [r1, #1]
 801bd00:	1c4b      	adds	r3, r1, #1
 801bd02:	9303      	str	r3, [sp, #12]
 801bd04:	b342      	cbz	r2, 801bd58 <__hexnan+0x88>
 801bd06:	4610      	mov	r0, r2
 801bd08:	9105      	str	r1, [sp, #20]
 801bd0a:	9204      	str	r2, [sp, #16]
 801bd0c:	f7ff fd76 	bl	801b7fc <__hexdig_fun>
 801bd10:	2800      	cmp	r0, #0
 801bd12:	d14f      	bne.n	801bdb4 <__hexnan+0xe4>
 801bd14:	9a04      	ldr	r2, [sp, #16]
 801bd16:	9905      	ldr	r1, [sp, #20]
 801bd18:	2a20      	cmp	r2, #32
 801bd1a:	d818      	bhi.n	801bd4e <__hexnan+0x7e>
 801bd1c:	9b02      	ldr	r3, [sp, #8]
 801bd1e:	459b      	cmp	fp, r3
 801bd20:	dd13      	ble.n	801bd4a <__hexnan+0x7a>
 801bd22:	454c      	cmp	r4, r9
 801bd24:	d206      	bcs.n	801bd34 <__hexnan+0x64>
 801bd26:	2d07      	cmp	r5, #7
 801bd28:	dc04      	bgt.n	801bd34 <__hexnan+0x64>
 801bd2a:	462a      	mov	r2, r5
 801bd2c:	4649      	mov	r1, r9
 801bd2e:	4620      	mov	r0, r4
 801bd30:	f7ff ffa8 	bl	801bc84 <L_shift>
 801bd34:	4544      	cmp	r4, r8
 801bd36:	d950      	bls.n	801bdda <__hexnan+0x10a>
 801bd38:	2300      	movs	r3, #0
 801bd3a:	f1a4 0904 	sub.w	r9, r4, #4
 801bd3e:	f844 3c04 	str.w	r3, [r4, #-4]
 801bd42:	f8cd b008 	str.w	fp, [sp, #8]
 801bd46:	464c      	mov	r4, r9
 801bd48:	461d      	mov	r5, r3
 801bd4a:	9903      	ldr	r1, [sp, #12]
 801bd4c:	e7d7      	b.n	801bcfe <__hexnan+0x2e>
 801bd4e:	2a29      	cmp	r2, #41	; 0x29
 801bd50:	d155      	bne.n	801bdfe <__hexnan+0x12e>
 801bd52:	3102      	adds	r1, #2
 801bd54:	f8ca 1000 	str.w	r1, [sl]
 801bd58:	f1bb 0f00 	cmp.w	fp, #0
 801bd5c:	d04f      	beq.n	801bdfe <__hexnan+0x12e>
 801bd5e:	454c      	cmp	r4, r9
 801bd60:	d206      	bcs.n	801bd70 <__hexnan+0xa0>
 801bd62:	2d07      	cmp	r5, #7
 801bd64:	dc04      	bgt.n	801bd70 <__hexnan+0xa0>
 801bd66:	462a      	mov	r2, r5
 801bd68:	4649      	mov	r1, r9
 801bd6a:	4620      	mov	r0, r4
 801bd6c:	f7ff ff8a 	bl	801bc84 <L_shift>
 801bd70:	4544      	cmp	r4, r8
 801bd72:	d934      	bls.n	801bdde <__hexnan+0x10e>
 801bd74:	f1a8 0204 	sub.w	r2, r8, #4
 801bd78:	4623      	mov	r3, r4
 801bd7a:	f853 1b04 	ldr.w	r1, [r3], #4
 801bd7e:	f842 1f04 	str.w	r1, [r2, #4]!
 801bd82:	429f      	cmp	r7, r3
 801bd84:	d2f9      	bcs.n	801bd7a <__hexnan+0xaa>
 801bd86:	1b3b      	subs	r3, r7, r4
 801bd88:	f023 0303 	bic.w	r3, r3, #3
 801bd8c:	3304      	adds	r3, #4
 801bd8e:	3e03      	subs	r6, #3
 801bd90:	3401      	adds	r4, #1
 801bd92:	42a6      	cmp	r6, r4
 801bd94:	bf38      	it	cc
 801bd96:	2304      	movcc	r3, #4
 801bd98:	4443      	add	r3, r8
 801bd9a:	2200      	movs	r2, #0
 801bd9c:	f843 2b04 	str.w	r2, [r3], #4
 801bda0:	429f      	cmp	r7, r3
 801bda2:	d2fb      	bcs.n	801bd9c <__hexnan+0xcc>
 801bda4:	683b      	ldr	r3, [r7, #0]
 801bda6:	b91b      	cbnz	r3, 801bdb0 <__hexnan+0xe0>
 801bda8:	4547      	cmp	r7, r8
 801bdaa:	d126      	bne.n	801bdfa <__hexnan+0x12a>
 801bdac:	2301      	movs	r3, #1
 801bdae:	603b      	str	r3, [r7, #0]
 801bdb0:	2005      	movs	r0, #5
 801bdb2:	e025      	b.n	801be00 <__hexnan+0x130>
 801bdb4:	3501      	adds	r5, #1
 801bdb6:	2d08      	cmp	r5, #8
 801bdb8:	f10b 0b01 	add.w	fp, fp, #1
 801bdbc:	dd06      	ble.n	801bdcc <__hexnan+0xfc>
 801bdbe:	4544      	cmp	r4, r8
 801bdc0:	d9c3      	bls.n	801bd4a <__hexnan+0x7a>
 801bdc2:	2300      	movs	r3, #0
 801bdc4:	f844 3c04 	str.w	r3, [r4, #-4]
 801bdc8:	2501      	movs	r5, #1
 801bdca:	3c04      	subs	r4, #4
 801bdcc:	6822      	ldr	r2, [r4, #0]
 801bdce:	f000 000f 	and.w	r0, r0, #15
 801bdd2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801bdd6:	6020      	str	r0, [r4, #0]
 801bdd8:	e7b7      	b.n	801bd4a <__hexnan+0x7a>
 801bdda:	2508      	movs	r5, #8
 801bddc:	e7b5      	b.n	801bd4a <__hexnan+0x7a>
 801bdde:	9b01      	ldr	r3, [sp, #4]
 801bde0:	2b00      	cmp	r3, #0
 801bde2:	d0df      	beq.n	801bda4 <__hexnan+0xd4>
 801bde4:	f1c3 0320 	rsb	r3, r3, #32
 801bde8:	f04f 32ff 	mov.w	r2, #4294967295
 801bdec:	40da      	lsrs	r2, r3
 801bdee:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801bdf2:	4013      	ands	r3, r2
 801bdf4:	f846 3c04 	str.w	r3, [r6, #-4]
 801bdf8:	e7d4      	b.n	801bda4 <__hexnan+0xd4>
 801bdfa:	3f04      	subs	r7, #4
 801bdfc:	e7d2      	b.n	801bda4 <__hexnan+0xd4>
 801bdfe:	2004      	movs	r0, #4
 801be00:	b007      	add	sp, #28
 801be02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801be06 <__ascii_mbtowc>:
 801be06:	b082      	sub	sp, #8
 801be08:	b901      	cbnz	r1, 801be0c <__ascii_mbtowc+0x6>
 801be0a:	a901      	add	r1, sp, #4
 801be0c:	b142      	cbz	r2, 801be20 <__ascii_mbtowc+0x1a>
 801be0e:	b14b      	cbz	r3, 801be24 <__ascii_mbtowc+0x1e>
 801be10:	7813      	ldrb	r3, [r2, #0]
 801be12:	600b      	str	r3, [r1, #0]
 801be14:	7812      	ldrb	r2, [r2, #0]
 801be16:	1e10      	subs	r0, r2, #0
 801be18:	bf18      	it	ne
 801be1a:	2001      	movne	r0, #1
 801be1c:	b002      	add	sp, #8
 801be1e:	4770      	bx	lr
 801be20:	4610      	mov	r0, r2
 801be22:	e7fb      	b.n	801be1c <__ascii_mbtowc+0x16>
 801be24:	f06f 0001 	mvn.w	r0, #1
 801be28:	e7f8      	b.n	801be1c <__ascii_mbtowc+0x16>

0801be2a <_realloc_r>:
 801be2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be2e:	4680      	mov	r8, r0
 801be30:	4614      	mov	r4, r2
 801be32:	460e      	mov	r6, r1
 801be34:	b921      	cbnz	r1, 801be40 <_realloc_r+0x16>
 801be36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801be3a:	4611      	mov	r1, r2
 801be3c:	f7fd be80 	b.w	8019b40 <_malloc_r>
 801be40:	b92a      	cbnz	r2, 801be4e <_realloc_r+0x24>
 801be42:	f7fd fe09 	bl	8019a58 <_free_r>
 801be46:	4625      	mov	r5, r4
 801be48:	4628      	mov	r0, r5
 801be4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be4e:	f000 f842 	bl	801bed6 <_malloc_usable_size_r>
 801be52:	4284      	cmp	r4, r0
 801be54:	4607      	mov	r7, r0
 801be56:	d802      	bhi.n	801be5e <_realloc_r+0x34>
 801be58:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801be5c:	d812      	bhi.n	801be84 <_realloc_r+0x5a>
 801be5e:	4621      	mov	r1, r4
 801be60:	4640      	mov	r0, r8
 801be62:	f7fd fe6d 	bl	8019b40 <_malloc_r>
 801be66:	4605      	mov	r5, r0
 801be68:	2800      	cmp	r0, #0
 801be6a:	d0ed      	beq.n	801be48 <_realloc_r+0x1e>
 801be6c:	42bc      	cmp	r4, r7
 801be6e:	4622      	mov	r2, r4
 801be70:	4631      	mov	r1, r6
 801be72:	bf28      	it	cs
 801be74:	463a      	movcs	r2, r7
 801be76:	f7fc ffe6 	bl	8018e46 <memcpy>
 801be7a:	4631      	mov	r1, r6
 801be7c:	4640      	mov	r0, r8
 801be7e:	f7fd fdeb 	bl	8019a58 <_free_r>
 801be82:	e7e1      	b.n	801be48 <_realloc_r+0x1e>
 801be84:	4635      	mov	r5, r6
 801be86:	e7df      	b.n	801be48 <_realloc_r+0x1e>

0801be88 <__ascii_wctomb>:
 801be88:	b149      	cbz	r1, 801be9e <__ascii_wctomb+0x16>
 801be8a:	2aff      	cmp	r2, #255	; 0xff
 801be8c:	bf85      	ittet	hi
 801be8e:	238a      	movhi	r3, #138	; 0x8a
 801be90:	6003      	strhi	r3, [r0, #0]
 801be92:	700a      	strbls	r2, [r1, #0]
 801be94:	f04f 30ff 	movhi.w	r0, #4294967295
 801be98:	bf98      	it	ls
 801be9a:	2001      	movls	r0, #1
 801be9c:	4770      	bx	lr
 801be9e:	4608      	mov	r0, r1
 801bea0:	4770      	bx	lr
	...

0801bea4 <fiprintf>:
 801bea4:	b40e      	push	{r1, r2, r3}
 801bea6:	b503      	push	{r0, r1, lr}
 801bea8:	4601      	mov	r1, r0
 801beaa:	ab03      	add	r3, sp, #12
 801beac:	4805      	ldr	r0, [pc, #20]	; (801bec4 <fiprintf+0x20>)
 801beae:	f853 2b04 	ldr.w	r2, [r3], #4
 801beb2:	6800      	ldr	r0, [r0, #0]
 801beb4:	9301      	str	r3, [sp, #4]
 801beb6:	f000 f83f 	bl	801bf38 <_vfiprintf_r>
 801beba:	b002      	add	sp, #8
 801bebc:	f85d eb04 	ldr.w	lr, [sp], #4
 801bec0:	b003      	add	sp, #12
 801bec2:	4770      	bx	lr
 801bec4:	24000184 	.word	0x24000184

0801bec8 <abort>:
 801bec8:	b508      	push	{r3, lr}
 801beca:	2006      	movs	r0, #6
 801becc:	f000 fa0c 	bl	801c2e8 <raise>
 801bed0:	2001      	movs	r0, #1
 801bed2:	f7e8 f81f 	bl	8003f14 <_exit>

0801bed6 <_malloc_usable_size_r>:
 801bed6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801beda:	1f18      	subs	r0, r3, #4
 801bedc:	2b00      	cmp	r3, #0
 801bede:	bfbc      	itt	lt
 801bee0:	580b      	ldrlt	r3, [r1, r0]
 801bee2:	18c0      	addlt	r0, r0, r3
 801bee4:	4770      	bx	lr

0801bee6 <__sfputc_r>:
 801bee6:	6893      	ldr	r3, [r2, #8]
 801bee8:	3b01      	subs	r3, #1
 801beea:	2b00      	cmp	r3, #0
 801beec:	b410      	push	{r4}
 801beee:	6093      	str	r3, [r2, #8]
 801bef0:	da08      	bge.n	801bf04 <__sfputc_r+0x1e>
 801bef2:	6994      	ldr	r4, [r2, #24]
 801bef4:	42a3      	cmp	r3, r4
 801bef6:	db01      	blt.n	801befc <__sfputc_r+0x16>
 801bef8:	290a      	cmp	r1, #10
 801befa:	d103      	bne.n	801bf04 <__sfputc_r+0x1e>
 801befc:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf00:	f000 b934 	b.w	801c16c <__swbuf_r>
 801bf04:	6813      	ldr	r3, [r2, #0]
 801bf06:	1c58      	adds	r0, r3, #1
 801bf08:	6010      	str	r0, [r2, #0]
 801bf0a:	7019      	strb	r1, [r3, #0]
 801bf0c:	4608      	mov	r0, r1
 801bf0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf12:	4770      	bx	lr

0801bf14 <__sfputs_r>:
 801bf14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf16:	4606      	mov	r6, r0
 801bf18:	460f      	mov	r7, r1
 801bf1a:	4614      	mov	r4, r2
 801bf1c:	18d5      	adds	r5, r2, r3
 801bf1e:	42ac      	cmp	r4, r5
 801bf20:	d101      	bne.n	801bf26 <__sfputs_r+0x12>
 801bf22:	2000      	movs	r0, #0
 801bf24:	e007      	b.n	801bf36 <__sfputs_r+0x22>
 801bf26:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bf2a:	463a      	mov	r2, r7
 801bf2c:	4630      	mov	r0, r6
 801bf2e:	f7ff ffda 	bl	801bee6 <__sfputc_r>
 801bf32:	1c43      	adds	r3, r0, #1
 801bf34:	d1f3      	bne.n	801bf1e <__sfputs_r+0xa>
 801bf36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801bf38 <_vfiprintf_r>:
 801bf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf3c:	460d      	mov	r5, r1
 801bf3e:	b09d      	sub	sp, #116	; 0x74
 801bf40:	4614      	mov	r4, r2
 801bf42:	4698      	mov	r8, r3
 801bf44:	4606      	mov	r6, r0
 801bf46:	b118      	cbz	r0, 801bf50 <_vfiprintf_r+0x18>
 801bf48:	6a03      	ldr	r3, [r0, #32]
 801bf4a:	b90b      	cbnz	r3, 801bf50 <_vfiprintf_r+0x18>
 801bf4c:	f7fc fe62 	bl	8018c14 <__sinit>
 801bf50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bf52:	07d9      	lsls	r1, r3, #31
 801bf54:	d405      	bmi.n	801bf62 <_vfiprintf_r+0x2a>
 801bf56:	89ab      	ldrh	r3, [r5, #12]
 801bf58:	059a      	lsls	r2, r3, #22
 801bf5a:	d402      	bmi.n	801bf62 <_vfiprintf_r+0x2a>
 801bf5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bf5e:	f7fc ff70 	bl	8018e42 <__retarget_lock_acquire_recursive>
 801bf62:	89ab      	ldrh	r3, [r5, #12]
 801bf64:	071b      	lsls	r3, r3, #28
 801bf66:	d501      	bpl.n	801bf6c <_vfiprintf_r+0x34>
 801bf68:	692b      	ldr	r3, [r5, #16]
 801bf6a:	b99b      	cbnz	r3, 801bf94 <_vfiprintf_r+0x5c>
 801bf6c:	4629      	mov	r1, r5
 801bf6e:	4630      	mov	r0, r6
 801bf70:	f000 f93a 	bl	801c1e8 <__swsetup_r>
 801bf74:	b170      	cbz	r0, 801bf94 <_vfiprintf_r+0x5c>
 801bf76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bf78:	07dc      	lsls	r4, r3, #31
 801bf7a:	d504      	bpl.n	801bf86 <_vfiprintf_r+0x4e>
 801bf7c:	f04f 30ff 	mov.w	r0, #4294967295
 801bf80:	b01d      	add	sp, #116	; 0x74
 801bf82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf86:	89ab      	ldrh	r3, [r5, #12]
 801bf88:	0598      	lsls	r0, r3, #22
 801bf8a:	d4f7      	bmi.n	801bf7c <_vfiprintf_r+0x44>
 801bf8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bf8e:	f7fc ff59 	bl	8018e44 <__retarget_lock_release_recursive>
 801bf92:	e7f3      	b.n	801bf7c <_vfiprintf_r+0x44>
 801bf94:	2300      	movs	r3, #0
 801bf96:	9309      	str	r3, [sp, #36]	; 0x24
 801bf98:	2320      	movs	r3, #32
 801bf9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bf9e:	f8cd 800c 	str.w	r8, [sp, #12]
 801bfa2:	2330      	movs	r3, #48	; 0x30
 801bfa4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801c158 <_vfiprintf_r+0x220>
 801bfa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bfac:	f04f 0901 	mov.w	r9, #1
 801bfb0:	4623      	mov	r3, r4
 801bfb2:	469a      	mov	sl, r3
 801bfb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bfb8:	b10a      	cbz	r2, 801bfbe <_vfiprintf_r+0x86>
 801bfba:	2a25      	cmp	r2, #37	; 0x25
 801bfbc:	d1f9      	bne.n	801bfb2 <_vfiprintf_r+0x7a>
 801bfbe:	ebba 0b04 	subs.w	fp, sl, r4
 801bfc2:	d00b      	beq.n	801bfdc <_vfiprintf_r+0xa4>
 801bfc4:	465b      	mov	r3, fp
 801bfc6:	4622      	mov	r2, r4
 801bfc8:	4629      	mov	r1, r5
 801bfca:	4630      	mov	r0, r6
 801bfcc:	f7ff ffa2 	bl	801bf14 <__sfputs_r>
 801bfd0:	3001      	adds	r0, #1
 801bfd2:	f000 80a9 	beq.w	801c128 <_vfiprintf_r+0x1f0>
 801bfd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bfd8:	445a      	add	r2, fp
 801bfda:	9209      	str	r2, [sp, #36]	; 0x24
 801bfdc:	f89a 3000 	ldrb.w	r3, [sl]
 801bfe0:	2b00      	cmp	r3, #0
 801bfe2:	f000 80a1 	beq.w	801c128 <_vfiprintf_r+0x1f0>
 801bfe6:	2300      	movs	r3, #0
 801bfe8:	f04f 32ff 	mov.w	r2, #4294967295
 801bfec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bff0:	f10a 0a01 	add.w	sl, sl, #1
 801bff4:	9304      	str	r3, [sp, #16]
 801bff6:	9307      	str	r3, [sp, #28]
 801bff8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bffc:	931a      	str	r3, [sp, #104]	; 0x68
 801bffe:	4654      	mov	r4, sl
 801c000:	2205      	movs	r2, #5
 801c002:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c006:	4854      	ldr	r0, [pc, #336]	; (801c158 <_vfiprintf_r+0x220>)
 801c008:	f7e4 f992 	bl	8000330 <memchr>
 801c00c:	9a04      	ldr	r2, [sp, #16]
 801c00e:	b9d8      	cbnz	r0, 801c048 <_vfiprintf_r+0x110>
 801c010:	06d1      	lsls	r1, r2, #27
 801c012:	bf44      	itt	mi
 801c014:	2320      	movmi	r3, #32
 801c016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c01a:	0713      	lsls	r3, r2, #28
 801c01c:	bf44      	itt	mi
 801c01e:	232b      	movmi	r3, #43	; 0x2b
 801c020:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c024:	f89a 3000 	ldrb.w	r3, [sl]
 801c028:	2b2a      	cmp	r3, #42	; 0x2a
 801c02a:	d015      	beq.n	801c058 <_vfiprintf_r+0x120>
 801c02c:	9a07      	ldr	r2, [sp, #28]
 801c02e:	4654      	mov	r4, sl
 801c030:	2000      	movs	r0, #0
 801c032:	f04f 0c0a 	mov.w	ip, #10
 801c036:	4621      	mov	r1, r4
 801c038:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c03c:	3b30      	subs	r3, #48	; 0x30
 801c03e:	2b09      	cmp	r3, #9
 801c040:	d94d      	bls.n	801c0de <_vfiprintf_r+0x1a6>
 801c042:	b1b0      	cbz	r0, 801c072 <_vfiprintf_r+0x13a>
 801c044:	9207      	str	r2, [sp, #28]
 801c046:	e014      	b.n	801c072 <_vfiprintf_r+0x13a>
 801c048:	eba0 0308 	sub.w	r3, r0, r8
 801c04c:	fa09 f303 	lsl.w	r3, r9, r3
 801c050:	4313      	orrs	r3, r2
 801c052:	9304      	str	r3, [sp, #16]
 801c054:	46a2      	mov	sl, r4
 801c056:	e7d2      	b.n	801bffe <_vfiprintf_r+0xc6>
 801c058:	9b03      	ldr	r3, [sp, #12]
 801c05a:	1d19      	adds	r1, r3, #4
 801c05c:	681b      	ldr	r3, [r3, #0]
 801c05e:	9103      	str	r1, [sp, #12]
 801c060:	2b00      	cmp	r3, #0
 801c062:	bfbb      	ittet	lt
 801c064:	425b      	neglt	r3, r3
 801c066:	f042 0202 	orrlt.w	r2, r2, #2
 801c06a:	9307      	strge	r3, [sp, #28]
 801c06c:	9307      	strlt	r3, [sp, #28]
 801c06e:	bfb8      	it	lt
 801c070:	9204      	strlt	r2, [sp, #16]
 801c072:	7823      	ldrb	r3, [r4, #0]
 801c074:	2b2e      	cmp	r3, #46	; 0x2e
 801c076:	d10c      	bne.n	801c092 <_vfiprintf_r+0x15a>
 801c078:	7863      	ldrb	r3, [r4, #1]
 801c07a:	2b2a      	cmp	r3, #42	; 0x2a
 801c07c:	d134      	bne.n	801c0e8 <_vfiprintf_r+0x1b0>
 801c07e:	9b03      	ldr	r3, [sp, #12]
 801c080:	1d1a      	adds	r2, r3, #4
 801c082:	681b      	ldr	r3, [r3, #0]
 801c084:	9203      	str	r2, [sp, #12]
 801c086:	2b00      	cmp	r3, #0
 801c088:	bfb8      	it	lt
 801c08a:	f04f 33ff 	movlt.w	r3, #4294967295
 801c08e:	3402      	adds	r4, #2
 801c090:	9305      	str	r3, [sp, #20]
 801c092:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801c168 <_vfiprintf_r+0x230>
 801c096:	7821      	ldrb	r1, [r4, #0]
 801c098:	2203      	movs	r2, #3
 801c09a:	4650      	mov	r0, sl
 801c09c:	f7e4 f948 	bl	8000330 <memchr>
 801c0a0:	b138      	cbz	r0, 801c0b2 <_vfiprintf_r+0x17a>
 801c0a2:	9b04      	ldr	r3, [sp, #16]
 801c0a4:	eba0 000a 	sub.w	r0, r0, sl
 801c0a8:	2240      	movs	r2, #64	; 0x40
 801c0aa:	4082      	lsls	r2, r0
 801c0ac:	4313      	orrs	r3, r2
 801c0ae:	3401      	adds	r4, #1
 801c0b0:	9304      	str	r3, [sp, #16]
 801c0b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c0b6:	4829      	ldr	r0, [pc, #164]	; (801c15c <_vfiprintf_r+0x224>)
 801c0b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c0bc:	2206      	movs	r2, #6
 801c0be:	f7e4 f937 	bl	8000330 <memchr>
 801c0c2:	2800      	cmp	r0, #0
 801c0c4:	d03f      	beq.n	801c146 <_vfiprintf_r+0x20e>
 801c0c6:	4b26      	ldr	r3, [pc, #152]	; (801c160 <_vfiprintf_r+0x228>)
 801c0c8:	bb1b      	cbnz	r3, 801c112 <_vfiprintf_r+0x1da>
 801c0ca:	9b03      	ldr	r3, [sp, #12]
 801c0cc:	3307      	adds	r3, #7
 801c0ce:	f023 0307 	bic.w	r3, r3, #7
 801c0d2:	3308      	adds	r3, #8
 801c0d4:	9303      	str	r3, [sp, #12]
 801c0d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c0d8:	443b      	add	r3, r7
 801c0da:	9309      	str	r3, [sp, #36]	; 0x24
 801c0dc:	e768      	b.n	801bfb0 <_vfiprintf_r+0x78>
 801c0de:	fb0c 3202 	mla	r2, ip, r2, r3
 801c0e2:	460c      	mov	r4, r1
 801c0e4:	2001      	movs	r0, #1
 801c0e6:	e7a6      	b.n	801c036 <_vfiprintf_r+0xfe>
 801c0e8:	2300      	movs	r3, #0
 801c0ea:	3401      	adds	r4, #1
 801c0ec:	9305      	str	r3, [sp, #20]
 801c0ee:	4619      	mov	r1, r3
 801c0f0:	f04f 0c0a 	mov.w	ip, #10
 801c0f4:	4620      	mov	r0, r4
 801c0f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c0fa:	3a30      	subs	r2, #48	; 0x30
 801c0fc:	2a09      	cmp	r2, #9
 801c0fe:	d903      	bls.n	801c108 <_vfiprintf_r+0x1d0>
 801c100:	2b00      	cmp	r3, #0
 801c102:	d0c6      	beq.n	801c092 <_vfiprintf_r+0x15a>
 801c104:	9105      	str	r1, [sp, #20]
 801c106:	e7c4      	b.n	801c092 <_vfiprintf_r+0x15a>
 801c108:	fb0c 2101 	mla	r1, ip, r1, r2
 801c10c:	4604      	mov	r4, r0
 801c10e:	2301      	movs	r3, #1
 801c110:	e7f0      	b.n	801c0f4 <_vfiprintf_r+0x1bc>
 801c112:	ab03      	add	r3, sp, #12
 801c114:	9300      	str	r3, [sp, #0]
 801c116:	462a      	mov	r2, r5
 801c118:	4b12      	ldr	r3, [pc, #72]	; (801c164 <_vfiprintf_r+0x22c>)
 801c11a:	a904      	add	r1, sp, #16
 801c11c:	4630      	mov	r0, r6
 801c11e:	f7fb ff3f 	bl	8017fa0 <_printf_float>
 801c122:	4607      	mov	r7, r0
 801c124:	1c78      	adds	r0, r7, #1
 801c126:	d1d6      	bne.n	801c0d6 <_vfiprintf_r+0x19e>
 801c128:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c12a:	07d9      	lsls	r1, r3, #31
 801c12c:	d405      	bmi.n	801c13a <_vfiprintf_r+0x202>
 801c12e:	89ab      	ldrh	r3, [r5, #12]
 801c130:	059a      	lsls	r2, r3, #22
 801c132:	d402      	bmi.n	801c13a <_vfiprintf_r+0x202>
 801c134:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c136:	f7fc fe85 	bl	8018e44 <__retarget_lock_release_recursive>
 801c13a:	89ab      	ldrh	r3, [r5, #12]
 801c13c:	065b      	lsls	r3, r3, #25
 801c13e:	f53f af1d 	bmi.w	801bf7c <_vfiprintf_r+0x44>
 801c142:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c144:	e71c      	b.n	801bf80 <_vfiprintf_r+0x48>
 801c146:	ab03      	add	r3, sp, #12
 801c148:	9300      	str	r3, [sp, #0]
 801c14a:	462a      	mov	r2, r5
 801c14c:	4b05      	ldr	r3, [pc, #20]	; (801c164 <_vfiprintf_r+0x22c>)
 801c14e:	a904      	add	r1, sp, #16
 801c150:	4630      	mov	r0, r6
 801c152:	f7fc f9ad 	bl	80184b0 <_printf_i>
 801c156:	e7e4      	b.n	801c122 <_vfiprintf_r+0x1ea>
 801c158:	0801cbb1 	.word	0x0801cbb1
 801c15c:	0801cbbb 	.word	0x0801cbbb
 801c160:	08017fa1 	.word	0x08017fa1
 801c164:	0801bf15 	.word	0x0801bf15
 801c168:	0801cbb7 	.word	0x0801cbb7

0801c16c <__swbuf_r>:
 801c16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c16e:	460e      	mov	r6, r1
 801c170:	4614      	mov	r4, r2
 801c172:	4605      	mov	r5, r0
 801c174:	b118      	cbz	r0, 801c17e <__swbuf_r+0x12>
 801c176:	6a03      	ldr	r3, [r0, #32]
 801c178:	b90b      	cbnz	r3, 801c17e <__swbuf_r+0x12>
 801c17a:	f7fc fd4b 	bl	8018c14 <__sinit>
 801c17e:	69a3      	ldr	r3, [r4, #24]
 801c180:	60a3      	str	r3, [r4, #8]
 801c182:	89a3      	ldrh	r3, [r4, #12]
 801c184:	071a      	lsls	r2, r3, #28
 801c186:	d525      	bpl.n	801c1d4 <__swbuf_r+0x68>
 801c188:	6923      	ldr	r3, [r4, #16]
 801c18a:	b31b      	cbz	r3, 801c1d4 <__swbuf_r+0x68>
 801c18c:	6823      	ldr	r3, [r4, #0]
 801c18e:	6922      	ldr	r2, [r4, #16]
 801c190:	1a98      	subs	r0, r3, r2
 801c192:	6963      	ldr	r3, [r4, #20]
 801c194:	b2f6      	uxtb	r6, r6
 801c196:	4283      	cmp	r3, r0
 801c198:	4637      	mov	r7, r6
 801c19a:	dc04      	bgt.n	801c1a6 <__swbuf_r+0x3a>
 801c19c:	4621      	mov	r1, r4
 801c19e:	4628      	mov	r0, r5
 801c1a0:	f7ff fa38 	bl	801b614 <_fflush_r>
 801c1a4:	b9e0      	cbnz	r0, 801c1e0 <__swbuf_r+0x74>
 801c1a6:	68a3      	ldr	r3, [r4, #8]
 801c1a8:	3b01      	subs	r3, #1
 801c1aa:	60a3      	str	r3, [r4, #8]
 801c1ac:	6823      	ldr	r3, [r4, #0]
 801c1ae:	1c5a      	adds	r2, r3, #1
 801c1b0:	6022      	str	r2, [r4, #0]
 801c1b2:	701e      	strb	r6, [r3, #0]
 801c1b4:	6962      	ldr	r2, [r4, #20]
 801c1b6:	1c43      	adds	r3, r0, #1
 801c1b8:	429a      	cmp	r2, r3
 801c1ba:	d004      	beq.n	801c1c6 <__swbuf_r+0x5a>
 801c1bc:	89a3      	ldrh	r3, [r4, #12]
 801c1be:	07db      	lsls	r3, r3, #31
 801c1c0:	d506      	bpl.n	801c1d0 <__swbuf_r+0x64>
 801c1c2:	2e0a      	cmp	r6, #10
 801c1c4:	d104      	bne.n	801c1d0 <__swbuf_r+0x64>
 801c1c6:	4621      	mov	r1, r4
 801c1c8:	4628      	mov	r0, r5
 801c1ca:	f7ff fa23 	bl	801b614 <_fflush_r>
 801c1ce:	b938      	cbnz	r0, 801c1e0 <__swbuf_r+0x74>
 801c1d0:	4638      	mov	r0, r7
 801c1d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c1d4:	4621      	mov	r1, r4
 801c1d6:	4628      	mov	r0, r5
 801c1d8:	f000 f806 	bl	801c1e8 <__swsetup_r>
 801c1dc:	2800      	cmp	r0, #0
 801c1de:	d0d5      	beq.n	801c18c <__swbuf_r+0x20>
 801c1e0:	f04f 37ff 	mov.w	r7, #4294967295
 801c1e4:	e7f4      	b.n	801c1d0 <__swbuf_r+0x64>
	...

0801c1e8 <__swsetup_r>:
 801c1e8:	b538      	push	{r3, r4, r5, lr}
 801c1ea:	4b2a      	ldr	r3, [pc, #168]	; (801c294 <__swsetup_r+0xac>)
 801c1ec:	4605      	mov	r5, r0
 801c1ee:	6818      	ldr	r0, [r3, #0]
 801c1f0:	460c      	mov	r4, r1
 801c1f2:	b118      	cbz	r0, 801c1fc <__swsetup_r+0x14>
 801c1f4:	6a03      	ldr	r3, [r0, #32]
 801c1f6:	b90b      	cbnz	r3, 801c1fc <__swsetup_r+0x14>
 801c1f8:	f7fc fd0c 	bl	8018c14 <__sinit>
 801c1fc:	89a3      	ldrh	r3, [r4, #12]
 801c1fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c202:	0718      	lsls	r0, r3, #28
 801c204:	d422      	bmi.n	801c24c <__swsetup_r+0x64>
 801c206:	06d9      	lsls	r1, r3, #27
 801c208:	d407      	bmi.n	801c21a <__swsetup_r+0x32>
 801c20a:	2309      	movs	r3, #9
 801c20c:	602b      	str	r3, [r5, #0]
 801c20e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801c212:	81a3      	strh	r3, [r4, #12]
 801c214:	f04f 30ff 	mov.w	r0, #4294967295
 801c218:	e034      	b.n	801c284 <__swsetup_r+0x9c>
 801c21a:	0758      	lsls	r0, r3, #29
 801c21c:	d512      	bpl.n	801c244 <__swsetup_r+0x5c>
 801c21e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c220:	b141      	cbz	r1, 801c234 <__swsetup_r+0x4c>
 801c222:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c226:	4299      	cmp	r1, r3
 801c228:	d002      	beq.n	801c230 <__swsetup_r+0x48>
 801c22a:	4628      	mov	r0, r5
 801c22c:	f7fd fc14 	bl	8019a58 <_free_r>
 801c230:	2300      	movs	r3, #0
 801c232:	6363      	str	r3, [r4, #52]	; 0x34
 801c234:	89a3      	ldrh	r3, [r4, #12]
 801c236:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801c23a:	81a3      	strh	r3, [r4, #12]
 801c23c:	2300      	movs	r3, #0
 801c23e:	6063      	str	r3, [r4, #4]
 801c240:	6923      	ldr	r3, [r4, #16]
 801c242:	6023      	str	r3, [r4, #0]
 801c244:	89a3      	ldrh	r3, [r4, #12]
 801c246:	f043 0308 	orr.w	r3, r3, #8
 801c24a:	81a3      	strh	r3, [r4, #12]
 801c24c:	6923      	ldr	r3, [r4, #16]
 801c24e:	b94b      	cbnz	r3, 801c264 <__swsetup_r+0x7c>
 801c250:	89a3      	ldrh	r3, [r4, #12]
 801c252:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801c256:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c25a:	d003      	beq.n	801c264 <__swsetup_r+0x7c>
 801c25c:	4621      	mov	r1, r4
 801c25e:	4628      	mov	r0, r5
 801c260:	f000 f884 	bl	801c36c <__smakebuf_r>
 801c264:	89a0      	ldrh	r0, [r4, #12]
 801c266:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c26a:	f010 0301 	ands.w	r3, r0, #1
 801c26e:	d00a      	beq.n	801c286 <__swsetup_r+0x9e>
 801c270:	2300      	movs	r3, #0
 801c272:	60a3      	str	r3, [r4, #8]
 801c274:	6963      	ldr	r3, [r4, #20]
 801c276:	425b      	negs	r3, r3
 801c278:	61a3      	str	r3, [r4, #24]
 801c27a:	6923      	ldr	r3, [r4, #16]
 801c27c:	b943      	cbnz	r3, 801c290 <__swsetup_r+0xa8>
 801c27e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801c282:	d1c4      	bne.n	801c20e <__swsetup_r+0x26>
 801c284:	bd38      	pop	{r3, r4, r5, pc}
 801c286:	0781      	lsls	r1, r0, #30
 801c288:	bf58      	it	pl
 801c28a:	6963      	ldrpl	r3, [r4, #20]
 801c28c:	60a3      	str	r3, [r4, #8]
 801c28e:	e7f4      	b.n	801c27a <__swsetup_r+0x92>
 801c290:	2000      	movs	r0, #0
 801c292:	e7f7      	b.n	801c284 <__swsetup_r+0x9c>
 801c294:	24000184 	.word	0x24000184

0801c298 <_raise_r>:
 801c298:	291f      	cmp	r1, #31
 801c29a:	b538      	push	{r3, r4, r5, lr}
 801c29c:	4604      	mov	r4, r0
 801c29e:	460d      	mov	r5, r1
 801c2a0:	d904      	bls.n	801c2ac <_raise_r+0x14>
 801c2a2:	2316      	movs	r3, #22
 801c2a4:	6003      	str	r3, [r0, #0]
 801c2a6:	f04f 30ff 	mov.w	r0, #4294967295
 801c2aa:	bd38      	pop	{r3, r4, r5, pc}
 801c2ac:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801c2ae:	b112      	cbz	r2, 801c2b6 <_raise_r+0x1e>
 801c2b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c2b4:	b94b      	cbnz	r3, 801c2ca <_raise_r+0x32>
 801c2b6:	4620      	mov	r0, r4
 801c2b8:	f000 f830 	bl	801c31c <_getpid_r>
 801c2bc:	462a      	mov	r2, r5
 801c2be:	4601      	mov	r1, r0
 801c2c0:	4620      	mov	r0, r4
 801c2c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c2c6:	f000 b817 	b.w	801c2f8 <_kill_r>
 801c2ca:	2b01      	cmp	r3, #1
 801c2cc:	d00a      	beq.n	801c2e4 <_raise_r+0x4c>
 801c2ce:	1c59      	adds	r1, r3, #1
 801c2d0:	d103      	bne.n	801c2da <_raise_r+0x42>
 801c2d2:	2316      	movs	r3, #22
 801c2d4:	6003      	str	r3, [r0, #0]
 801c2d6:	2001      	movs	r0, #1
 801c2d8:	e7e7      	b.n	801c2aa <_raise_r+0x12>
 801c2da:	2400      	movs	r4, #0
 801c2dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c2e0:	4628      	mov	r0, r5
 801c2e2:	4798      	blx	r3
 801c2e4:	2000      	movs	r0, #0
 801c2e6:	e7e0      	b.n	801c2aa <_raise_r+0x12>

0801c2e8 <raise>:
 801c2e8:	4b02      	ldr	r3, [pc, #8]	; (801c2f4 <raise+0xc>)
 801c2ea:	4601      	mov	r1, r0
 801c2ec:	6818      	ldr	r0, [r3, #0]
 801c2ee:	f7ff bfd3 	b.w	801c298 <_raise_r>
 801c2f2:	bf00      	nop
 801c2f4:	24000184 	.word	0x24000184

0801c2f8 <_kill_r>:
 801c2f8:	b538      	push	{r3, r4, r5, lr}
 801c2fa:	4d07      	ldr	r5, [pc, #28]	; (801c318 <_kill_r+0x20>)
 801c2fc:	2300      	movs	r3, #0
 801c2fe:	4604      	mov	r4, r0
 801c300:	4608      	mov	r0, r1
 801c302:	4611      	mov	r1, r2
 801c304:	602b      	str	r3, [r5, #0]
 801c306:	f7e7 fdf5 	bl	8003ef4 <_kill>
 801c30a:	1c43      	adds	r3, r0, #1
 801c30c:	d102      	bne.n	801c314 <_kill_r+0x1c>
 801c30e:	682b      	ldr	r3, [r5, #0]
 801c310:	b103      	cbz	r3, 801c314 <_kill_r+0x1c>
 801c312:	6023      	str	r3, [r4, #0]
 801c314:	bd38      	pop	{r3, r4, r5, pc}
 801c316:	bf00      	nop
 801c318:	2400336c 	.word	0x2400336c

0801c31c <_getpid_r>:
 801c31c:	f7e7 bde2 	b.w	8003ee4 <_getpid>

0801c320 <__swhatbuf_r>:
 801c320:	b570      	push	{r4, r5, r6, lr}
 801c322:	460c      	mov	r4, r1
 801c324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c328:	2900      	cmp	r1, #0
 801c32a:	b096      	sub	sp, #88	; 0x58
 801c32c:	4615      	mov	r5, r2
 801c32e:	461e      	mov	r6, r3
 801c330:	da0d      	bge.n	801c34e <__swhatbuf_r+0x2e>
 801c332:	89a3      	ldrh	r3, [r4, #12]
 801c334:	f013 0f80 	tst.w	r3, #128	; 0x80
 801c338:	f04f 0100 	mov.w	r1, #0
 801c33c:	bf0c      	ite	eq
 801c33e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801c342:	2340      	movne	r3, #64	; 0x40
 801c344:	2000      	movs	r0, #0
 801c346:	6031      	str	r1, [r6, #0]
 801c348:	602b      	str	r3, [r5, #0]
 801c34a:	b016      	add	sp, #88	; 0x58
 801c34c:	bd70      	pop	{r4, r5, r6, pc}
 801c34e:	466a      	mov	r2, sp
 801c350:	f000 f848 	bl	801c3e4 <_fstat_r>
 801c354:	2800      	cmp	r0, #0
 801c356:	dbec      	blt.n	801c332 <__swhatbuf_r+0x12>
 801c358:	9901      	ldr	r1, [sp, #4]
 801c35a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801c35e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801c362:	4259      	negs	r1, r3
 801c364:	4159      	adcs	r1, r3
 801c366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c36a:	e7eb      	b.n	801c344 <__swhatbuf_r+0x24>

0801c36c <__smakebuf_r>:
 801c36c:	898b      	ldrh	r3, [r1, #12]
 801c36e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801c370:	079d      	lsls	r5, r3, #30
 801c372:	4606      	mov	r6, r0
 801c374:	460c      	mov	r4, r1
 801c376:	d507      	bpl.n	801c388 <__smakebuf_r+0x1c>
 801c378:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801c37c:	6023      	str	r3, [r4, #0]
 801c37e:	6123      	str	r3, [r4, #16]
 801c380:	2301      	movs	r3, #1
 801c382:	6163      	str	r3, [r4, #20]
 801c384:	b002      	add	sp, #8
 801c386:	bd70      	pop	{r4, r5, r6, pc}
 801c388:	ab01      	add	r3, sp, #4
 801c38a:	466a      	mov	r2, sp
 801c38c:	f7ff ffc8 	bl	801c320 <__swhatbuf_r>
 801c390:	9900      	ldr	r1, [sp, #0]
 801c392:	4605      	mov	r5, r0
 801c394:	4630      	mov	r0, r6
 801c396:	f7fd fbd3 	bl	8019b40 <_malloc_r>
 801c39a:	b948      	cbnz	r0, 801c3b0 <__smakebuf_r+0x44>
 801c39c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c3a0:	059a      	lsls	r2, r3, #22
 801c3a2:	d4ef      	bmi.n	801c384 <__smakebuf_r+0x18>
 801c3a4:	f023 0303 	bic.w	r3, r3, #3
 801c3a8:	f043 0302 	orr.w	r3, r3, #2
 801c3ac:	81a3      	strh	r3, [r4, #12]
 801c3ae:	e7e3      	b.n	801c378 <__smakebuf_r+0xc>
 801c3b0:	89a3      	ldrh	r3, [r4, #12]
 801c3b2:	6020      	str	r0, [r4, #0]
 801c3b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c3b8:	81a3      	strh	r3, [r4, #12]
 801c3ba:	9b00      	ldr	r3, [sp, #0]
 801c3bc:	6163      	str	r3, [r4, #20]
 801c3be:	9b01      	ldr	r3, [sp, #4]
 801c3c0:	6120      	str	r0, [r4, #16]
 801c3c2:	b15b      	cbz	r3, 801c3dc <__smakebuf_r+0x70>
 801c3c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c3c8:	4630      	mov	r0, r6
 801c3ca:	f000 f81d 	bl	801c408 <_isatty_r>
 801c3ce:	b128      	cbz	r0, 801c3dc <__smakebuf_r+0x70>
 801c3d0:	89a3      	ldrh	r3, [r4, #12]
 801c3d2:	f023 0303 	bic.w	r3, r3, #3
 801c3d6:	f043 0301 	orr.w	r3, r3, #1
 801c3da:	81a3      	strh	r3, [r4, #12]
 801c3dc:	89a3      	ldrh	r3, [r4, #12]
 801c3de:	431d      	orrs	r5, r3
 801c3e0:	81a5      	strh	r5, [r4, #12]
 801c3e2:	e7cf      	b.n	801c384 <__smakebuf_r+0x18>

0801c3e4 <_fstat_r>:
 801c3e4:	b538      	push	{r3, r4, r5, lr}
 801c3e6:	4d07      	ldr	r5, [pc, #28]	; (801c404 <_fstat_r+0x20>)
 801c3e8:	2300      	movs	r3, #0
 801c3ea:	4604      	mov	r4, r0
 801c3ec:	4608      	mov	r0, r1
 801c3ee:	4611      	mov	r1, r2
 801c3f0:	602b      	str	r3, [r5, #0]
 801c3f2:	f7e7 fdde 	bl	8003fb2 <_fstat>
 801c3f6:	1c43      	adds	r3, r0, #1
 801c3f8:	d102      	bne.n	801c400 <_fstat_r+0x1c>
 801c3fa:	682b      	ldr	r3, [r5, #0]
 801c3fc:	b103      	cbz	r3, 801c400 <_fstat_r+0x1c>
 801c3fe:	6023      	str	r3, [r4, #0]
 801c400:	bd38      	pop	{r3, r4, r5, pc}
 801c402:	bf00      	nop
 801c404:	2400336c 	.word	0x2400336c

0801c408 <_isatty_r>:
 801c408:	b538      	push	{r3, r4, r5, lr}
 801c40a:	4d06      	ldr	r5, [pc, #24]	; (801c424 <_isatty_r+0x1c>)
 801c40c:	2300      	movs	r3, #0
 801c40e:	4604      	mov	r4, r0
 801c410:	4608      	mov	r0, r1
 801c412:	602b      	str	r3, [r5, #0]
 801c414:	f7e7 fddd 	bl	8003fd2 <_isatty>
 801c418:	1c43      	adds	r3, r0, #1
 801c41a:	d102      	bne.n	801c422 <_isatty_r+0x1a>
 801c41c:	682b      	ldr	r3, [r5, #0]
 801c41e:	b103      	cbz	r3, 801c422 <_isatty_r+0x1a>
 801c420:	6023      	str	r3, [r4, #0]
 801c422:	bd38      	pop	{r3, r4, r5, pc}
 801c424:	2400336c 	.word	0x2400336c

0801c428 <_init>:
 801c428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c42a:	bf00      	nop
 801c42c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c42e:	bc08      	pop	{r3}
 801c430:	469e      	mov	lr, r3
 801c432:	4770      	bx	lr

0801c434 <_fini>:
 801c434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c436:	bf00      	nop
 801c438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c43a:	bc08      	pop	{r3}
 801c43c:	469e      	mov	lr, r3
 801c43e:	4770      	bx	lr
