INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Christobel/Classes/Digital System Design/Lab10/Lab10/Lab10.srcs/sources_1/new/task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_product
INFO: [VRFC 10-311] analyzing module data_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Christobel/Classes/Digital System Design/Lab10/Lab10/Lab10.srcs/sim_1/new/task1sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1sim
