<module name="CLK1_FLAGMUX_CLK1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG" acronym="L3_FLAGMUX_TIMEOUT1_STDHOSTHDR_COREREG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x37" description="The Core Code field is a constantreporting a vendor-specific core generator code. Type: Constant. Reset value: 0x37." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constantreporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R">
      <bitenum value="1" id="ARTERIS" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
      <bitenum value="0" id="UNDEFINED" token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
    </bitfield>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT1_STDHOSTHDR_VERSIONREG" acronym="L3_FLAGMUX_TIMEOUT1_STDHOSTHDR_VERSIONREG" offset="0x4" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x0" description="The Revision Identifier field is a constantreporting the core generator revision number. Type: Constant. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x-" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT1_MASK0" acronym="L3_FLAGMUX_TIMEOUT1_MASK0" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="MASK0" width="18" begin="17" end="0" resetval="0x3FFFF" description="mask flag inputs 0 Type: Control." range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT1_REGERR0" acronym="L3_FLAGMUX_TIMEOUT1_REGERR0" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="REGERR0" width="18" begin="17" end="0" resetval="0x-" description="flag inputs 0 Type: Status." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG" acronym="L3_FLAGMUX_TIMEOUT2_STDHOSTHDR_COREREG" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x37" description="The Core Code field is a constantreporting a vendor-specific core generator code. Type: Constant. Reset value: 0x37." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constantreporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R">
      <bitenum value="1" id="ARTERIS" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
      <bitenum value="0" id="UNDEFINED" token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
    </bitfield>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT2_STDHOSTHDR_VERSIONREG" acronym="L3_FLAGMUX_TIMEOUT2_STDHOSTHDR_VERSIONREG" offset="0x104" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x0" description="The Revision Identifier field is a constantreporting the core generator revision number. Type: Constant. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x-" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT2_MASK0" acronym="L3_FLAGMUX_TIMEOUT2_MASK0" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="MASK0" width="16" begin="15" end="0" resetval="0xFFFF" description="mask flag inputs 0 Type: Control." range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT2_REGERR0" acronym="L3_FLAGMUX_TIMEOUT2_REGERR0" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="REGERR0" width="16" begin="15" end="0" resetval="0x-" description="flag inputs 0 Type: Status." range="" rwaccess="R"/>
  </register>
</module>
