{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637195829160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637195829161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 18:37:09 2021 " "Processing started: Wed Nov 17 18:37:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637195829161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195829161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_CPU -c single_cycle_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_CPU -c single_cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195829161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637195829743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637195829743 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(44) " "Verilog HDL Expression warning at sram.v(44): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(45) " "Verilog HDL Expression warning at sram.v(45): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(46) " "Verilog HDL Expression warning at sram.v(46): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(47) " "Verilog HDL Expression warning at sram.v(47): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(48) " "Verilog HDL Expression warning at sram.v(48): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(49) " "Verilog HDL Expression warning at sram.v(49): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(50) " "Verilog HDL Expression warning at sram.v(50): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(51) " "Verilog HDL Expression warning at sram.v(51): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(52) " "Verilog HDL Expression warning at sram.v(52): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(53) " "Verilog HDL Expression warning at sram.v(53): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(54) " "Verilog HDL Expression warning at sram.v(54): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(55) " "Verilog HDL Expression warning at sram.v(55): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(56) " "Verilog HDL Expression warning at sram.v(56): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(57) " "Verilog HDL Expression warning at sram.v(57): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(58) " "Verilog HDL Expression warning at sram.v(58): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(59) " "Verilog HDL Expression warning at sram.v(59): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(60) " "Verilog HDL Expression warning at sram.v(60): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(61) " "Verilog HDL Expression warning at sram.v(61): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(62) " "Verilog HDL Expression warning at sram.v(62): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sram.v(63) " "Verilog HDL Expression warning at sram.v(63): truncated literal to match 1 bits" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1637195838614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838617 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PC PC.v(7) " "Verilog Module Declaration warning at PC.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PC\"" {  } { { "PC.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838620 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "IF IF.v(5) " "Verilog Module Declaration warning at IF.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"IF\"" {  } { { "IF.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 5 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_register.v 1 1 " "Found 1 design units, including 1 entities, in source file top_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_register " "Found entity 1: top_register" {  } { { "top_register.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_gate " "Found entity 1: sel_gate" {  } { { "sel_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sel_gate.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838630 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "register_mux register_mux.v(36) " "Verilog Module Declaration warning at register_mux.v(36): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"register_mux\"" {  } { { "register_mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register_mux.v" 36 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file register_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_mux " "Found entity 1: register_mux" {  } { { "register_mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 2 2 " "Found 2 design units, including 2 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/extender.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838638 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_sll " "Found entity 2: alu_sll" {  } { { "extender.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/extender.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or3.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or3.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or3 " "Found entity 1: my_or3" {  } { { "my_or3.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/my_or3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and6.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and6.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_and6 " "Found entity 1: my_and6" {  } { { "my_and6.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/my_and6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_n " "Found entity 1: xor_gate_n" {  } { { "xor_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_32 " "Found entity 1: xor_gate_32" {  } { { "xor_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate_n " "Found entity 1: xnor_gate_n" {  } { { "xnor_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate_32 " "Found entity 1: xnor_gate_32" {  } { { "xnor_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate " "Found entity 1: xnor_gate" {  } { { "xnor_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_32bit " "Found entity 1: SUB_32bit" {  } { { "SUB_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SUB_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt_signed.v 1 1 " "Found 1 design units, including 1 entities, in source file slt_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_signed " "Found entity 1: SLT_signed" {  } { { "SLT_signed.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SLT_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt.v 1 1 " "Found 1 design units, including 1 entities, in source file slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLT " "Found entity 1: SLT" {  } { { "SLT.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_32bit " "Found entity 1: sll_32bit" {  } { { "sll_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sll_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_n " "Found entity 1: or_gate_n" {  } { { "or_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_32 " "Found entity 1: or_gate_32" {  } { { "or_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_n " "Found entity 1: not_gate_n" {  } { { "not_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_32 " "Found entity 1: not_gate_32" {  } { { "not_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_n " "Found entity 1: nor_gate_n" {  } { { "nor_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_32 " "Found entity 1: nor_gate_32" {  } { { "nor_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate_n " "Found entity 1: nand_gate_n" {  } { { "nand_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate_32 " "Found entity 1: nand_gate_32" {  } { { "nand_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1_32bit " "Found entity 1: mux8_1_32bit" {  } { { "mux8_1_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux8_1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1_1bit " "Found entity 1: mux8_1_1bit" {  } { { "mux8_1_1bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux8_1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n " "Found entity 1: mux_n" {  } { { "mux_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "mux_32to1.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838718 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1637195838721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "full_adder_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "Full_adder.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/Full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_n.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_n " "Found entity 1: dec_n" {  } { { "dec_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/dec_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_n " "Found entity 1: and_gate_n" {  } { { "and_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_32 " "Found entity 1: and_gate_32" {  } { { "and_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucu.v 1 1 " "Found 1 design units, including 1 entities, in source file alucu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCU " "Found entity 1: ALUCU" {  } { { "ALUCU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALUCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_CPU " "Found entity 1: single_cycle_CPU" {  } { { "single_cycle_CPU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195838754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195838754 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register_b top_register.v(61) " "Verilog HDL Implicit Net warning at top_register.v(61): created implicit net for \"register_b\"" {  } { { "top_register.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_CPU " "Elaborating entity \"single_cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637195838821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:IF0 " "Elaborating entity \"IF\" for hierarchy \"IF:IF0\"" {  } { { "single_cycle_CPU.v" "IF0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IF:IF0\|PC:pc0 " "Elaborating entity \"PC\" for hierarchy \"IF:IF0\|PC:pc0\"" {  } { { "IF.v" "pc0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_32bit IF:IF0\|PC:pc0\|full_adder_32bit:adder1 " "Elaborating entity \"full_adder_32bit\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\"" {  } { { "PC.v" "adder1" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map " "Elaborating entity \"full_adder_1bit\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\"" {  } { { "full_adder_32bit.v" "fa0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_32bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|xor_gate:xor0_map " "Elaborating entity \"xor_gate\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|xor_gate:xor0_map\"" {  } { { "full_adder_1bit.v" "xor0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|and_gate:and0_map " "Elaborating entity \"and_gate\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|and_gate:and0_map\"" {  } { { "full_adder_1bit.v" "and0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|or_gate:or0_map " "Elaborating entity \"or_gate\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|or_gate:or0_map\"" {  } { { "full_adder_1bit.v" "or0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 IF:IF0\|PC:pc0\|mux_32:mux0 " "Elaborating entity \"mux_32\" for hierarchy \"IF:IF0\|PC:pc0\|mux_32:mux0\"" {  } { { "PC.v" "mux0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195838998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram IF:IF0\|sram:sram_ut " "Elaborating entity \"sram\" for hierarchy \"IF:IF0\|sram:sram_ut\"" {  } { { "IF.v" "sram_ut" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195839000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_hex sram.v(12) " "Verilog HDL or VHDL warning at sram.v(12): object \"check_hex\" assigned a value but never read" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195839001 "|single_cycle_CPU|IF:IF0|sram:sram_ut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i sram.v(20) " "Verilog HDL or VHDL warning at sram.v(20): object \"i\" assigned a value but never read" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195839001 "|single_cycle_CPU|IF:IF0|sram:sram_ut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slash sram.v(25) " "Verilog HDL or VHDL warning at sram.v(25): object \"slash\" assigned a value but never read" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195839001 "|single_cycle_CPU|IF:IF0|sram:sram_ut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line sram.v(28) " "Verilog HDL or VHDL warning at sram.v(28): object \"line\" assigned a value but never read" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195839001 "|single_cycle_CPU|IF:IF0|sram:sram_ut"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "initNeeded sram.v(169) " "Verilog HDL Always Construct warning at sram.v(169): variable \"initNeeded\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637195839003 "|single_cycle_CPU|IF:IF0|sram:sram_ut"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen sram.v(78) " "Verilog HDL Unsupported Feature error at sram.v(78): system function \"\$fopen\" is not supported for synthesis" {  } { { "lib/sram.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v" 78 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1637195839017 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "IF:IF0\|sram:sram_ut " "Can't elaborate user hierarchy \"IF:IF0\|sram:sram_ut\"" {  } { { "IF.v" "sram_ut" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195839019 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637195839153 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 17 18:37:19 2021 " "Processing ended: Wed Nov 17 18:37:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637195839153 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637195839153 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637195839153 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195839153 ""}
