// Seed: 3635390878
module module_0;
  wire id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = 1;
  assign id_2 = id_2;
  wand id_3 = id_0 * id_3 * id_3;
  assign id_3 = 1;
  module_0 modCall_1 ();
  tri1 id_4;
  wand id_5;
  always id_5 = id_4;
  id_6 :
  assert property (@(posedge "" * 1 * id_4) id_0 & id_3.id_2)
  else;
  wand id_7 = 1;
  assign id_2 = 1'b0;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wand id_4
);
  integer id_6;
  module_0 modCall_1 ();
endmodule
