m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vfa4_inst
Z0 !s110 1569235088
!i10b 1
!s100 f^ABHcZ29[K0j7ig[H:NN2
Id9QTY7j]>k6cjJB6nmRE=2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/LogicDesign/Practice02/Practice02
Z3 w1569235079
Z4 8C:/LogicDesign/Practice02/Practice02/Practice02_4bit.v
Z5 FC:/LogicDesign/Practice02/Practice02/Practice02_4bit.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1569235088.000000
Z8 !s107 C:/LogicDesign/Practice02/Practice02/Practice02_4bit.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice02/Practice02/Practice02_4bit.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vfa4_mbit
R0
!i10b 1
!s100 T6fkoDic1WIk5LJ2Wl]061
ILnXPD`Qez]@;U;0Rka7?I2
R1
R2
R3
R4
R5
L0 41
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vfa_behavior
R0
!i10b 1
!s100 b_EOXKNTMRUl6eG9DQ<[[0
IoIXDPm_h^SUi7LzjCilZ90
R1
R2
Z12 w1569231171
Z13 8C:/LogicDesign/Practice02/Practice02/Practice02.v
Z14 FC:/LogicDesign/Practice02/Practice02/Practice02.v
L0 19
R6
r1
!s85 0
31
R7
Z15 !s107 C:/LogicDesign/Practice02/Practice02/Practice02.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice02/Practice02/Practice02.v|
!i113 1
R10
R11
vfa_case
R0
!i10b 1
!s100 dSfRb0XFbDZ4P2@9?l^Ul1
IOA]=6P>IH`;5G24h:Q8Az0
R1
R2
R12
R13
R14
L0 42
R6
r1
!s85 0
31
R7
R15
R16
!i113 1
R10
R11
vfa_dataflow
R0
!i10b 1
!s100 Pe8a8Hh6=R^Y;EgM`]OcZ2
IcH;TSXXF4N^l2?O8g^MM<1
R1
R2
R12
R13
R14
L0 1
R6
r1
!s85 0
31
R7
R15
R16
!i113 1
R10
R11
vtb2
R0
!i10b 1
!s100 Hgzl50X5[h8A_Ofe2FNzF1
IBeEnV7Df_?kcg63oU8X:03
R1
R2
w1569233689
8C:/LogicDesign/Practice02/Practice02/tb_4bit.v
FC:/LogicDesign/Practice02/Practice02/tb_4bit.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/LogicDesign/Practice02/Practice02/tb_4bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice02/Practice02/tb_4bit.v|
!i113 1
R10
R11
vtb_prj02
R0
!i10b 1
!s100 3c6B<Zn4WofW49]EfGh@c3
I=7lKAl^5n?a3fzX^dj@6n3
R1
R2
w1569230286
8C:/LogicDesign/Practice02/Practice02/tb.v
FC:/LogicDesign/Practice02/Practice02/tb.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/LogicDesign/Practice02/Practice02/tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/LogicDesign/Practice02/Practice02/tb.v|
!i113 1
R10
R11
