// Verilog code for a synchronous counter with a reset input

module counter (
  input clk,      // clock input
  input rst,      // synchronous reset input
  output [3:0] q  // 4-bit counter output
);

reg [3:0] q;      // 4-bit register for counter output declaration

always @ (posedge clk) // always block triggered on positive edge of clock
begin
  if (rst)       // if reset input is active
    q <= 4'b0000;  // reset counter output to 0
  else           // if reset input is not active
    q <= q + 1;     // increment counter output by 1
end

endmodule  // end of module