--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Apr 23 13:37:41 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     FIR
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.366ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             c1_i0_i0  (from clk_c +)
   Destination:    FD1S3AX    D              c1_i0_i0  (to clk_c +)

   Delay:                   2.809ns  (18.9% logic, 81.1% route), 2 logic levels.

 Constraint Details:

      2.809ns data_path c1_i0_i0 to c1_i0_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.366ns

 Path Details: c1_i0_i0 to c1_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              c1_i0_i0 (from clk_c)
Route         2   e 1.258                                  c1[0]
LUT4        ---     0.166              D to Z              i154_3_lut_4_lut
Route         1   e 1.020                                  n613
                  --------
                    2.809  (18.9% logic, 81.1% route), 2 logic levels.


Passed:  The following path meets requirements by 2.366ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             c1_i0_i1  (from clk_c +)
   Destination:    FD1S3AX    D              c1_i0_i1  (to clk_c +)

   Delay:                   2.809ns  (18.9% logic, 81.1% route), 2 logic levels.

 Constraint Details:

      2.809ns data_path c1_i0_i1 to c1_i0_i1 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.366ns

 Path Details: c1_i0_i1 to c1_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              c1_i0_i1 (from clk_c)
Route         2   e 1.258                                  c1[1]
LUT4        ---     0.166              D to Z              i155_3_lut_4_lut
Route         1   e 1.020                                  n614
                  --------
                    2.809  (18.9% logic, 81.1% route), 2 logic levels.


Passed:  The following path meets requirements by 2.366ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             c1_i0_i2  (from clk_c +)
   Destination:    FD1S3AX    D              c1_i0_i2  (to clk_c +)

   Delay:                   2.809ns  (18.9% logic, 81.1% route), 2 logic levels.

 Constraint Details:

      2.809ns data_path c1_i0_i2 to c1_i0_i2 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.366ns

 Path Details: c1_i0_i2 to c1_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              c1_i0_i2 (from clk_c)
Route         2   e 1.258                                  c1[2]
LUT4        ---     0.166              D to Z              i156_3_lut_4_lut
Route         1   e 1.020                                  n615
                  --------
                    2.809  (18.9% logic, 81.1% route), 2 logic levels.

Report: 2.634 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     2.634 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  12 paths, 21 nets, and 40 connections (12.3% coverage)


Peak memory: 98590720 bytes, TRCE: 139264 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
