<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml FEB_Fpga_A.twx FEB_Fpga_A.ncd -o FEB_Fpga_A.twr
FEB_Fpga_A.pcf

</twCmdLine><twDesign>FEB_Fpga_A.ncd</twDesign><twDesignPath>FEB_Fpga_A.ncd</twDesignPath><twPCF>FEB_Fpga_A.pcf</twPCF><twPcfPath>FEB_Fpga_A.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.250" period="6.250" constraintValue="3.125" deviceLimit="2.000" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.250" period="6.250" constraintValue="3.125" deviceLimit="2.000" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="2.680" period="6.250" constraintValue="6.250" deviceLimit="3.570" freqLimit="280.112" physResource="Sys_PLL/dcm_sp_inst/CLKIN" logResource="Sys_PLL/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="Sys_PLL/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_150_200" slack="3.750" period="6.250" constraintValue="3.125" deviceLimit="1.250" physResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y18.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_m"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y18.IB" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[0].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y19.I" clockNet="GenOnePerAFE[0].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/I" locationPin="BUFIO2_X4Y26.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_m"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst/IB" locationPin="BUFIO2_X4Y26.IB" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tbufper_I" slack="1.158" period="2.083" constraintValue="2.083" deviceLimit="0.925" freqLimit="1081.081" physResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" logResource="GenOnePerAFE[1].LVDSInClk/bufio2_inst/I" locationPin="BUFIO2_X4Y27.I" clockNet="GenOnePerAFE[1].LVDSInClk/ddly_s"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;</twConstName><twItemCnt>28205</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3430</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.860</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BiasTarget_1_3 (SLICE_X13Y5.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.140</twSlack><twSrc BELType="FF">uWRDL_0</twSrc><twDest BELType="FF">BiasTarget_1_3</twDest><twTotPathDel>8.621</twTotPathDel><twClkSkew dest = "0.474" src = "0.478">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_0</twSrc><twDest BELType='FF'>BiasTarget_1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>uWRDL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMTxBuff_wreq</twComp><twBEL>GND_8_o_uCA[11]_AND_1120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">4.814</twDelInfo><twComp>GND_8_o_uCA[11]_AND_1120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp><twBEL>GND_8_o_uCA[9]_AND_1170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>BiasTarget_1&lt;3&gt;</twComp><twBEL>BiasTarget_1_3</twBEL></twPathDel><twLogDel>1.169</twLogDel><twRouteDel>7.452</twRouteDel><twTotDel>8.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.142</twSlack><twSrc BELType="FF">uWRDL_1</twSrc><twDest BELType="FF">BiasTarget_1_3</twDest><twTotPathDel>8.619</twTotPathDel><twClkSkew dest = "0.474" src = "0.478">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_1</twSrc><twDest BELType='FF'>BiasTarget_1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMTxBuff_wreq</twComp><twBEL>GND_8_o_uCA[11]_AND_1120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">4.814</twDelInfo><twComp>GND_8_o_uCA[11]_AND_1120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp><twBEL>GND_8_o_uCA[9]_AND_1170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>BiasTarget_1&lt;3&gt;</twComp><twBEL>BiasTarget_1_3</twBEL></twPathDel><twLogDel>1.169</twLogDel><twRouteDel>7.450</twRouteDel><twTotDel>8.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BiasTarget_1_2 (SLICE_X15Y5.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.150</twSlack><twSrc BELType="FF">uWRDL_0</twSrc><twDest BELType="FF">BiasTarget_1_2</twDest><twTotPathDel>8.599</twTotPathDel><twClkSkew dest = "0.462" src = "0.478">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_0</twSrc><twDest BELType='FF'>BiasTarget_1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>uWRDL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMTxBuff_wreq</twComp><twBEL>GND_8_o_uCA[11]_AND_1120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">4.814</twDelInfo><twComp>GND_8_o_uCA[11]_AND_1120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp><twBEL>GND_8_o_uCA[9]_AND_1170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>BiasTarget_1&lt;2&gt;</twComp><twBEL>BiasTarget_1_2</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>7.406</twRouteDel><twTotDel>8.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.152</twSlack><twSrc BELType="FF">uWRDL_1</twSrc><twDest BELType="FF">BiasTarget_1_2</twDest><twTotPathDel>8.597</twTotPathDel><twClkSkew dest = "0.462" src = "0.478">0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_1</twSrc><twDest BELType='FF'>BiasTarget_1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMTxBuff_wreq</twComp><twBEL>GND_8_o_uCA[11]_AND_1120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">4.814</twDelInfo><twComp>GND_8_o_uCA[11]_AND_1120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp><twBEL>GND_8_o_uCA[9]_AND_1170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>BiasTarget_1&lt;2&gt;</twComp><twBEL>BiasTarget_1_2</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>7.404</twRouteDel><twTotDel>8.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point BiasTarget_1_0 (SLICE_X13Y5.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.161</twSlack><twSrc BELType="FF">uWRDL_0</twSrc><twDest BELType="FF">BiasTarget_1_0</twDest><twTotPathDel>8.600</twTotPathDel><twClkSkew dest = "0.474" src = "0.478">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_0</twSrc><twDest BELType='FF'>BiasTarget_1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>uWRDL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMTxBuff_wreq</twComp><twBEL>GND_8_o_uCA[11]_AND_1120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">4.814</twDelInfo><twComp>GND_8_o_uCA[11]_AND_1120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp><twBEL>GND_8_o_uCA[9]_AND_1170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>BiasTarget_1&lt;3&gt;</twComp><twBEL>BiasTarget_1_0</twBEL></twPathDel><twLogDel>1.148</twLogDel><twRouteDel>7.452</twRouteDel><twTotDel>8.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.163</twSlack><twSrc BELType="FF">uWRDL_1</twSrc><twDest BELType="FF">BiasTarget_1_0</twDest><twTotPathDel>8.598</twTotPathDel><twClkSkew dest = "0.474" src = "0.478">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uWRDL_1</twSrc><twDest BELType='FF'>BiasTarget_1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp><twBEL>uWRDL_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>uWRDL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>FMTxBuff_wreq</twComp><twBEL>GND_8_o_uCA[11]_AND_1120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">4.814</twDelInfo><twComp>GND_8_o_uCA[11]_AND_1120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp><twBEL>GND_8_o_uCA[9]_AND_1170_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>GND_8_o_uCA[9]_AND_1170_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>BiasTarget_1&lt;3&gt;</twComp><twBEL>BiasTarget_1_0</twBEL></twPathDel><twLogDel>1.148</twLogDel><twRouteDel>7.450</twRouteDel><twTotDel>8.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y26.DIB2), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">Hist_Datb_0_11</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Hist_Datb_0_11</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Hist_Datb_0&lt;11&gt;</twComp><twBEL>Hist_Datb_0_11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.DIB2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Hist_Datb_0&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y26.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2</twSrc><twDest BELType="RAM">CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2</twSrc><twDest BELType='RAM'>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y2.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twSrc><twDest BELType="RAM">CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twSrc><twDest BELType='RAM'>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X3Y5.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y2.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y2.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk100MHz</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y26.CLKB" clockNet="Clk100MHz"/><twPinLimit anchorID="46" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y28.CLKB" clockNet="Clk100MHz"/><twPinLimit anchorID="47" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X0Y22.CLKB" clockNet="Clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twConstName><twItemCnt>21646</twItemCnt><twErrCntSetup>15</twErrCntSetup><twErrCntEndPt>15</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8799</twEndPtCnt><twPathErrCnt>22</twPathErrCnt><twMinPer>13.390</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point EvBuffRd (SLICE_X18Y30.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.428</twSlack><twSrc BELType="FF">uAddrReg_11</twSrc><twDest BELType="FF">EvBuffRd</twDest><twTotPathDel>1.923</twTotPathDel><twClkSkew dest = "1.578" src = "1.938">0.360</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uAddrReg_11</twSrc><twDest BELType='FF'>EvBuffRd</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uAddrReg&lt;11&gt;</twComp><twBEL>uAddrReg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>uAddrReg&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uAddrReg&lt;11&gt;</twComp><twBEL>uAddrReg[11]_GA[1]_equal_2458_o211</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>uAddrReg[11]_GA[1]_equal_2458_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EvBuffRd</twComp><twBEL>EvBuffRd_rstpot</twBEL><twBEL>EvBuffRd</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>0.984</twRouteDel><twTotDel>1.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="4" sType="EndPoint">Paths for end point EvBuffRd (SLICE_X18Y30.A6), 6 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.344</twSlack><twSrc BELType="FF">uAddrReg_4</twSrc><twDest BELType="FF">EvBuffRd</twDest><twTotPathDel>1.848</twTotPathDel><twClkSkew dest = "1.578" src = "1.929">0.351</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uAddrReg_4</twSrc><twDest BELType='FF'>EvBuffRd</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uAddrReg&lt;3&gt;</twComp><twBEL>uAddrReg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>uAddrReg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uAddrReg&lt;9&gt;</twComp><twBEL>EvBuffRd_PWR_8_o_MUX_869_o_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>N416</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EvBuffRd</twComp><twBEL>EvBuffRd_rstpot</twBEL><twBEL>EvBuffRd</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>1.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.116</twSlack><twSrc BELType="FF">uAddrReg_6</twSrc><twDest BELType="FF">EvBuffRd</twDest><twTotPathDel>1.621</twTotPathDel><twClkSkew dest = "1.578" src = "1.928">0.350</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uAddrReg_6</twSrc><twDest BELType='FF'>EvBuffRd</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y30.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>uAddrReg&lt;9&gt;</twComp><twBEL>uAddrReg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>uAddrReg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uAddrReg&lt;9&gt;</twComp><twBEL>EvBuffRd_PWR_8_o_MUX_869_o_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>N416</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EvBuffRd</twComp><twBEL>EvBuffRd_rstpot</twBEL><twBEL>EvBuffRd</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>0.612</twRouteDel><twTotDel>1.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.023</twSlack><twSrc BELType="FF">uAddrReg_1</twSrc><twDest BELType="FF">EvBuffRd</twDest><twTotPathDel>1.528</twTotPathDel><twClkSkew dest = "1.578" src = "1.928">0.350</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uAddrReg_1</twSrc><twDest BELType='FF'>EvBuffRd</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uAddrReg&lt;9&gt;</twComp><twBEL>uAddrReg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>uAddrReg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uAddrReg&lt;9&gt;</twComp><twBEL>EvBuffRd_PWR_8_o_MUX_869_o_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>N416</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EvBuffRd</twComp><twBEL>EvBuffRd_rstpot</twBEL><twBEL>EvBuffRd</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>0.589</twRouteDel><twTotDel>1.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point EvBuffRd (SLICE_X18Y30.A5), 4 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.313</twSlack><twSrc BELType="FF">uAddrReg_7</twSrc><twDest BELType="FF">EvBuffRd</twDest><twTotPathDel>1.818</twTotPathDel><twClkSkew dest = "1.578" src = "1.928">0.350</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uAddrReg_7</twSrc><twDest BELType='FF'>EvBuffRd</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>uAddrReg&lt;7&gt;</twComp><twBEL>uAddrReg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>uAddrReg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>uAddrReg&lt;7&gt;</twComp><twBEL>_n7400_inv1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>N420</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EvBuffRd</twComp><twBEL>EvBuffRd_rstpot</twBEL><twBEL>EvBuffRd</twBEL></twPathDel><twLogDel>0.902</twLogDel><twRouteDel>0.916</twRouteDel><twTotDel>1.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.263</twSlack><twSrc BELType="FF">uAddrReg_8</twSrc><twDest BELType="FF">EvBuffRd</twDest><twTotPathDel>1.758</twTotPathDel><twClkSkew dest = "1.578" src = "1.938">0.360</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uAddrReg_8</twSrc><twDest BELType='FF'>EvBuffRd</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uAddrReg&lt;11&gt;</twComp><twBEL>uAddrReg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>uAddrReg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>uAddrReg&lt;7&gt;</twComp><twBEL>_n7400_inv1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>N420</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EvBuffRd</twComp><twBEL>EvBuffRd_rstpot</twBEL><twBEL>EvBuffRd</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>0.873</twRouteDel><twTotDel>1.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.200</twSlack><twSrc BELType="FF">uAddrReg_9</twSrc><twDest BELType="FF">EvBuffRd</twDest><twTotPathDel>1.705</twTotPathDel><twClkSkew dest = "1.578" src = "1.928">0.350</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.395</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uAddrReg_9</twSrc><twDest BELType='FF'>EvBuffRd</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">Clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>uAddrReg&lt;9&gt;</twComp><twBEL>uAddrReg_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>uAddrReg&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>uAddrReg&lt;7&gt;</twComp><twBEL>_n7400_inv1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>N420</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>EvBuffRd</twComp><twBEL>EvBuffRd_rstpot</twBEL><twBEL>EvBuffRd</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>0.820</twRouteDel><twTotDel>1.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">SysClk</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27 (SLICE_X6Y25.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X7Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y25.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>DDRAddrOut&lt;27&gt;</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26 (SLICE_X6Y25.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26</twDest><twTotPathDel>0.275</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X7Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y25.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>DDRAddrOut&lt;27&gt;</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25 (SLICE_X6Y25.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType="FF">DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twSrc><twDest BELType='FF'>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twSrcClk><twPathDel><twSite>SLICE_X7Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y25.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y25.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>DDRAddrOut&lt;27&gt;</twComp><twBEL>DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">SysClk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y14.CLKBRDCLK" clockNet="SysClk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y15.CLKBRDCLK" clockNet="SysClk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.126" period="6.250" constraintValue="6.250" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y22.CLKBRDCLK" clockNet="SysClk"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;</twConstName><twItemCnt>11012</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1101</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>21.601</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y63.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.138</twSlack><twSrc BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.785</twTotPathDel><twClkSkew dest = "1.667" src = "2.371">0.704</twClkSkew><twDelConst>1.563</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.937">LPDDRCtrl/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>0.722</twRouteDel><twTotDel>1.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="127" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (SLICE_X7Y68.B4), 127 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.923</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twDest><twTotPathDel>6.501</twTotPathDel><twClkSkew dest = "0.506" src = "0.490">-0.016</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y59.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N333</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02491_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02491</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0249</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv121</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In6</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twLogDel>2.319</twLogDel><twRouteDel>4.182</twRouteDel><twTotDel>6.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.964</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twDest><twTotPathDel>6.460</twTotPathDel><twClkSkew dest = "0.506" src = "0.490">-0.016</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y59.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y59.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;0&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N333</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02491_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02491</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0249</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv121</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In6</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twLogDel>2.338</twLogDel><twRouteDel>4.122</twRouteDel><twTotDel>6.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.974</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twDest><twTotPathDel>6.450</twTotPathDel><twClkSkew dest = "0.506" src = "0.490">-0.016</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y59.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N333</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02491_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>N333</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02491</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0249</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv121</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In6</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twBEL></twPathDel><twLogDel>2.122</twLogDel><twRouteDel>4.328</twRouteDel><twTotDel>6.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="291" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (SLICE_X7Y68.A1), 291 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.974</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>6.450</twTotPathDel><twClkSkew dest = "0.506" src = "0.490">-0.016</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv11</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv116</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.377</twLogDel><twRouteDel>4.073</twRouteDel><twTotDel>6.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.071</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>6.353</twTotPathDel><twClkSkew dest = "0.506" src = "0.490">-0.016</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;2&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv11</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv116</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.318</twLogDel><twRouteDel>4.035</twRouteDel><twTotDel>6.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.162</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>6.262</twTotPathDel><twClkSkew dest = "0.506" src = "0.490">-0.016</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;6&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y57.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv11</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv116</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1567_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1689_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6</twBEL><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.237</twLogDel><twRouteDel>4.025</twRouteDel><twTotDel>6.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIDONECAL), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twSrc><twDest BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.327</twTotPathDel><twClkSkew dest = "0.277" src = "0.274">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twSrc><twDest BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIDONECAL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIDONECAL</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR2), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.335</twTotPathDel><twClkSkew dest = "0.277" src = "0.272">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR4), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType="CPU">LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.335</twTotPathDel><twClkSkew dest = "0.277" src = "0.272">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twSrc><twDest BELType='CPU'>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.UIADDR4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.UICLK</twSite><twDelType>Tmcbckd_UIADDR</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">LPDDRCtrl/c3_mcb_drp_clk</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.500" period="12.500" constraintValue="12.500" deviceLimit="1.000" freqLimit="1000.000" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tcp" slack="12.070" period="12.500" constraintValue="12.500" deviceLimit="0.430" freqLimit="2325.581" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X0Y57.CLK" clockNet="LPDDRCtrl/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         1.5625 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE
        1.5625 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="1.626" period="3.125" constraintValue="3.125" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="LPDDRCtrl/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="101" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="103" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="1.626" period="3.125" constraintValue="3.125" deviceLimit="1.499" freqLimit="667.111" physResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="LPDDRCtrl/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.909</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11 (SLICE_X21Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.091</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twTotPathDel>2.718</twTotPathDel><twClkSkew dest = "0.306" src = "0.393">0.087</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X15Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twBEL></twPathDel><twLogDel>0.998</twLogDel><twRouteDel>1.720</twRouteDel><twTotDel>2.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10 (SLICE_X21Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.115</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twDest><twTotPathDel>2.694</twTotPathDel><twClkSkew dest = "0.306" src = "0.393">0.087</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X15Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.720</twRouteDel><twTotDel>2.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9 (SLICE_X21Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.135</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9</twDest><twTotPathDel>2.674</twTotPathDel><twClkSkew dest = "0.306" src = "0.393">0.087</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X15Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.720</twRouteDel><twTotDel>2.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X20Y46.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19 (SLICE_X20Y47.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X20Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11 (SLICE_X21Y45.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twSrc><twDest BELType="FF">LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twSrc><twDest BELType='FF'>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twSrcClk><twPathDel><twSite>SLICE_X21Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;11&gt;</twComp><twBEL>LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tbcper_I" slack="23.270" period="25.000" constraintValue="25.000" deviceLimit="1.730" freqLimit="578.035" physResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tcp" slack="24.570" period="25.000" constraintValue="25.000" deviceLimit="0.430" freqLimit="2325.581" physResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;/CLK" logResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4/CK" locationPin="SLICE_X20Y46.CLK" clockNet="LPDDRCtrl/memc3_infrastructure_inst/clk0_bufg"/><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Trpw" slack="24.570" period="25.000" constraintValue="12.500" deviceLimit="0.215" physResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;/SR" logResource="LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4/SR" locationPin="SLICE_X20Y46.SR" clockNet="LPDDRCtrl/memc3_infrastructure_inst/rst_tmp"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twConstName><twItemCnt>28973</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6700</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.859</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Diff_Reg_0_7_11 (SLICE_X30Y52.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.390</twSlack><twSrc BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Diff_Reg_0_7_11</twDest><twTotPathDel>5.714</twTotPathDel><twClkSkew dest = "0.238" src = "0.348">0.110</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Diff_Reg_0_7_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X2Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB8_X2Y29.DOBDO11</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.511</twDelInfo><twComp>n3786[95:0]&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>Diff_Reg_0_7&lt;11&gt;</twComp><twBEL>Msub_Mids[0][7][11]_Ped_Reg[0][7][11]_sub_1002_OUT&lt;11:0&gt;_xor&lt;11&gt;</twBEL><twBEL>Diff_Reg_0_7_11</twBEL></twPathDel><twLogDel>2.203</twLogDel><twRouteDel>3.511</twRouteDel><twTotDel>5.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Diff_Reg_0_7_10 (SLICE_X30Y52.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Diff_Reg_0_7_10</twDest><twTotPathDel>5.683</twTotPathDel><twClkSkew dest = "0.238" src = "0.348">0.110</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Diff_Reg_0_7_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X2Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB8_X2Y29.DOBDO11</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.511</twDelInfo><twComp>n3786[95:0]&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Diff_Reg_0_7&lt;11&gt;</twComp><twBEL>Msub_Mids[0][7][11]_Ped_Reg[0][7][11]_sub_1002_OUT&lt;11:0&gt;_xor&lt;11&gt;</twBEL><twBEL>Diff_Reg_0_7_10</twBEL></twPathDel><twLogDel>2.172</twLogDel><twRouteDel>3.511</twRouteDel><twTotDel>5.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Diff_Reg_0_7_11 (SLICE_X30Y52.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Diff_Reg_0_7_11</twDest><twTotPathDel>5.647</twTotPathDel><twClkSkew dest = "0.238" src = "0.348">0.110</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Diff_Reg_0_7_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB8_X2Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB8_X2Y29.DOBDO11</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.214</twDelInfo><twComp>n3786[95:0]&lt;93&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>Diff_Reg_0_7&lt;11&gt;</twComp><twBEL>Msub_Mids[0][7][11]_Ped_Reg[0][7][11]_sub_1002_OUT&lt;11:0&gt;_lut&lt;9&gt;</twBEL><twBEL>Msub_Mids[0][7][11]_Ped_Reg[0][7][11]_sub_1002_OUT&lt;11:0&gt;_xor&lt;11&gt;</twBEL><twBEL>Diff_Reg_0_7_11</twBEL></twPathDel><twLogDel>2.433</twLogDel><twRouteDel>3.214</twRouteDel><twTotDel>5.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y29.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">Ins_0_6_5</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.168" src = "0.160">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_6_5</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_6_5</twComp><twBEL>Ins_0_6_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y29.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Ins_0_6_5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y29.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y26.DIBDI7), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">Ins_0_2_1</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.168" src = "0.160">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_2_1</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_2_3</twComp><twBEL>Ins_0_2_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y26.DIBDI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Ins_0_2_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y26.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y26.DIPBDIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">Ins_0_2_2</twSrc><twDest BELType="RAM">GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.168" src = "0.160">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_0_2_2</twSrc><twDest BELType='RAM'>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_0_2_3</twComp><twBEL>Ins_0_2_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y26.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Ins_0_2_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y26.CLKAWRCLK</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;0&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y14.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="138" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y15.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/><twPinLimit anchorID="139" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y22.CLKAWRCLK" clockNet="RxOutClk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="143"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twConstName><twItemCnt>28913</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6691</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.881</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X2Y16.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="RAM">GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="RAM">Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>5.820</twTotPathDel><twClkSkew dest = "0.518" src = "0.544">0.026</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='RAM'>Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB8_X2Y32.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>RAMB8_X2Y32.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y16.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>n3787[95:0]&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y16.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>2.150</twLogDel><twRouteDel>3.670</twRouteDel><twTotDel>5.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X2Y12.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="RAM">GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="RAM">Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>5.734</twTotPathDel><twClkSkew dest = "0.506" src = "0.543">0.037</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='RAM'>Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB8_X2Y33.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>RAMB8_X2Y33.DOADO15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y12.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>n3787[95:0]&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y12.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>2.150</twLogDel><twRouteDel>3.584</twRouteDel><twTotDel>5.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point OnBeamPulseFound_1_4 (SLICE_X29Y60.B3), 14 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType="FF">OnBeamPulseFound_1_4</twDest><twTotPathDel>5.684</twTotPathDel><twClkSkew dest = "0.342" src = "0.403">0.061</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twSrc><twDest BELType='FF'>OnBeamPulseFound_1_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X14Y71.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y71.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>n3785&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n7474_inv</twComp><twBEL>GND_8_o_GND_8_o_equal_1104_o&lt;53&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>GND_8_o_GND_8_o_equal_1104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_2</twComp><twBEL>OnBeamTrigReq_GND_8_o_AND_551_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>OnBeamTrigReq_GND_8_o_AND_551_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OnBeamPulseFound_1_6</twComp><twBEL>OnBeamPulseFound_1_4_rstpot</twBEL><twBEL>OnBeamPulseFound_1_4</twBEL></twPathDel><twLogDel>1.625</twLogDel><twRouteDel>4.059</twRouteDel><twTotDel>5.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.960</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">OnBeamPulseFound_1_4</twDest><twTotPathDel>5.193</twTotPathDel><twClkSkew dest = "0.342" src = "0.403">0.061</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>OnBeamPulseFound_1_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>n3785&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n7474_inv</twComp><twBEL>GND_8_o_GND_8_o_equal_1104_o&lt;53&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>GND_8_o_GND_8_o_equal_1104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_2</twComp><twBEL>OnBeamTrigReq_GND_8_o_AND_551_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>OnBeamTrigReq_GND_8_o_AND_551_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OnBeamPulseFound_1_6</twComp><twBEL>OnBeamPulseFound_1_4_rstpot</twBEL><twBEL>OnBeamPulseFound_1_4</twBEL></twPathDel><twLogDel>1.625</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>5.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.064</twSlack><twSrc BELType="FF">GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType="FF">OnBeamPulseFound_1_4</twDest><twTotPathDel>5.089</twTotPathDel><twClkSkew dest = "0.342" src = "0.403">0.061</twClkSkew><twDelConst>6.249</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twSrc><twDest BELType='FF'>OnBeamPulseFound_1_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>ILOGIC_X14Y70.CLKDIV</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X14Y70.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twComp><twBEL>GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>n3785&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n7474_inv</twComp><twBEL>GND_8_o_GND_8_o_equal_1104_o&lt;53&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>GND_8_o_GND_8_o_equal_1104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>OnBeamPulseFound_1_2</twComp><twBEL>OnBeamTrigReq_GND_8_o_AND_551_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>OnBeamTrigReq_GND_8_o_AND_551_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>OnBeamPulseFound_1_6</twComp><twBEL>OnBeamPulseFound_1_4_rstpot</twBEL><twBEL>OnBeamPulseFound_1_4</twBEL></twPathDel><twLogDel>1.625</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>5.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y33.DIADI14), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">Ins_1_4_3</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.295</twTotPathDel><twClkSkew dest = "0.174" src = "0.165">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_1_4_3</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_1_4_3</twComp><twBEL>Ins_1_4_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y33.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>Ins_1_4_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y33.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y33.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.288</twSlack><twSrc BELType="FF">Ins_1_3_0</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew dest = "0.174" src = "0.160">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_1_3_0</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Ins_1_3_3</twComp><twBEL>Ins_1_3_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y33.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>Ins_1_3_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y33.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y32.DIBDI8), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">Ins_1_2_3</twSrc><twDest BELType="RAM">GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.309</twTotPathDel><twClkSkew dest = "0.175" src = "0.168">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Ins_1_2_3</twSrc><twDest BELType='RAM'>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y65.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Ins_1_1_3</twComp><twBEL>Ins_1_2_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y32.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>Ins_1_2_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y32.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.249">RxOutClk&lt;1&gt;</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="161"><twPinLimitBanner>Component Switching Limit Checks: TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y16.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y21.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.125" period="6.249" constraintValue="6.249" deviceLimit="3.124" freqLimit="320.102" physResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].BeamBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y24.CLKAWRCLK" clockNet="RxOutClk&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="165" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="166"><twPinLimitBanner>Component Switching Limit Checks: TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="167"><twConstRollup name="TS_ClkB_P" fullName="TS_ClkB_P = PERIOD TIMEGRP &quot;ClkB_P&quot; 6.25 ns HIGH 50%;" type="origin" depth="0" requirement="6.250" prefType="period" actual="4.000" actualRollup="13.390" errors="0" errorRollup="15" items="0" itemsRollup="49851"/><twConstRollup name="TS_Sys_PLL_clkfx" fullName="TS_Sys_PLL_clkfx = PERIOD TIMEGRP &quot;Sys_PLL_clkfx&quot; TS_ClkB_P / 0.625 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.860" actualRollup="N/A" errors="0" errorRollup="0" items="28205" itemsRollup="0"/><twConstRollup name="TS_Sys_PLL_clk0" fullName="TS_Sys_PLL_clk0 = PERIOD TIMEGRP &quot;Sys_PLL_clk0&quot; TS_ClkB_P HIGH 50%;" type="child" depth="1" requirement="6.250" prefType="period" actual="13.390" actualRollup="N/A" errors="15" errorRollup="0" items="21646" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="168"><twConstRollup name="TS_VXO_P" fullName="TS_VXO_P = PERIOD TIMEGRP &quot;VXO_P&quot; 6.25 ns HIGH 50%;" type="origin" depth="0" requirement="6.250" prefType="period" actual="2.500" actualRollup="10.800" errors="0" errorRollup="1" items="0" itemsRollup="11061"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_VXO_P /         0.5 HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="21.601" actualRollup="N/A" errors="1" errorRollup="0" items="11012" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180&quot; TS_VXO_P / 2 PHASE         1.5625 ns HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0&quot; TS_VXO_P / 2 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_VXO_P / 0.25         HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="2.909" actualRollup="N/A" errors="0" errorRollup="0" items="49" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="169"><twConstRollup name="TS_AFEDCO_P0" fullName="TS_AFEDCO_P0 = PERIOD TIMEGRP &quot;AFEDCO_P[0]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="1.953" errors="0" errorRollup="0" items="0" itemsRollup="28973"/><twConstRollup name="TS_rxioclkn_0_" fullName="TS_rxioclkn_0_ = PERIOD TIMEGRP &quot;rxioclkn_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P0 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="5.859" actualRollup="N/A" errors="0" errorRollup="0" items="28973" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_0_" fullName="TS_rxioclkp_0_ = PERIOD TIMEGRP &quot;rxioclkp_0_&quot; TS_AFEDCO_P0 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="170"><twConstRollup name="TS_AFEDCO_P1" fullName="TS_AFEDCO_P1 = PERIOD TIMEGRP &quot;AFEDCO_P[1]&quot; 2.083 ns HIGH 50%;" type="origin" depth="0" requirement="2.083" prefType="period" actual="0.925" actualRollup="1.960" errors="0" errorRollup="0" items="0" itemsRollup="28913"/><twConstRollup name="TS_rxioclkn_1_" fullName="TS_rxioclkn_1_ = PERIOD TIMEGRP &quot;rxioclkn_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" fullName="TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP         &quot;GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1&quot; TS_AFEDCO_P1 * 3 HIGH 50%;" type="child" depth="1" requirement="6.249" prefType="period" actual="5.881" actualRollup="N/A" errors="0" errorRollup="0" items="28913" itemsRollup="0"/><twConstRollup name="TS_rxioclkp_1_" fullName="TS_rxioclkp_1_ = PERIOD TIMEGRP &quot;rxioclkp_1_&quot; TS_AFEDCO_P1 HIGH 50%;" type="child" depth="1" requirement="2.083" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="171">2</twUnmetConstCnt><twDataSheet anchorID="172" twNameLen="15"><twClk2SUList anchorID="173" twDestWidth="11"><twDest>AFEDCO_N&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>5.859</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>5.859</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="174" twDestWidth="11"><twDest>AFEDCO_N&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>5.881</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>5.881</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="175" twDestWidth="11"><twDest>AFEDCO_P&lt;0&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;0&gt;</twSrc><twRiseRise>5.859</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;0&gt;</twSrc><twRiseRise>5.859</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="176" twDestWidth="11"><twDest>AFEDCO_P&lt;1&gt;</twDest><twClk2SU><twSrc>AFEDCO_N&lt;1&gt;</twSrc><twRiseRise>5.881</twRiseRise></twClk2SU><twClk2SU><twSrc>AFEDCO_P&lt;1&gt;</twSrc><twRiseRise>5.881</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="177" twDestWidth="6"><twDest>ClkB_N</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.860</twRiseRise><twFallFall>1.340</twFallFall></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.860</twRiseRise><twFallFall>1.340</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="178" twDestWidth="6"><twDest>ClkB_P</twDest><twClk2SU><twSrc>ClkB_N</twSrc><twRiseRise>8.860</twRiseRise><twFallFall>1.340</twFallFall></twClk2SU><twClk2SU><twSrc>ClkB_P</twSrc><twRiseRise>8.860</twRiseRise><twFallFall>1.340</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="179" twDestWidth="5"><twDest>VXO_N</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>6.577</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>6.577</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="180" twDestWidth="5"><twDest>VXO_P</twDest><twClk2SU><twSrc>VXO_N</twSrc><twRiseRise>6.577</twRiseRise></twClk2SU><twClk2SU><twSrc>VXO_P</twSrc><twRiseRise>6.577</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="181"><twErrCnt>16</twErrCnt><twScore>12296</twScore><twSetupScore>12296</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>118798</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>27747</twConnCnt></twConstCov><twStats anchorID="182"><twMinPer>21.601</twMinPer><twFootnote number="1" /><twMaxFreq>46.294</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jul 15 13:42:57 2022 </twTimestamp></twFoot><twClientInfo anchorID="183"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 557 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
