
// Library name: project_1x
// Cell name: Pre_L0_1t2_NAND
// View name: schematic
// Inherited view list: spectre cmos_sch schematic veriloga ahdl
subckt Pre_L0_1t2_NAND ADDR\<0\> ADDRb\<0\> AOut\<1\> AOut\<0\>
