Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  9 15:57:48 2024
| Host         : DESKTOP-QOT2TRK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cw/cached_addr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.878        0.000                      0                50964        0.036        0.000                      0                50964        3.000        0.000                       0                 15400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
pll/inst/clk_in     {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
sys_clk             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_pll         6.402        0.000                      0                41271        0.036        0.000                      0                41271        8.870        0.000                       0                 15362  
  clkfbout_clk_pll                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk                   6.370        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk          clk_out_clk_pll        0.878        0.000                      0                13147        1.272        0.000                      0                13147  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in
  To Clock:  pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.488ns  (logic 3.619ns (26.830%)  route 9.869ns (73.170%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 21.262 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.386     1.386    mrcore/inst/FU_MU_module/aclk
    SLICE_X72Y193        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.433     1.819 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.680     2.499    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X69Y193        LUT6 (Prop_lut6_I0_O)        0.105     2.604 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.583     3.187    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X69Y189        LUT2 (Prop_lut2_I1_O)        0.105     3.292 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          1.372     4.665    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X71Y163        LUT5 (Prop_lut5_I3_O)        0.105     4.770 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_16/O
                         net (fo=2, routed)           0.674     5.443    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[4]
    SLICE_X70Y158        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.900 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.900    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X70Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.000 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.000    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X70Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.100 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X70Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.200 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X70Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.300 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.300    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1_n_0
    SLICE_X70Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.400 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.400    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1_n_0
    SLICE_X70Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     6.589 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[31]_i_1/O[0]
                         net (fo=6, routed)           0.818     7.407    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[8]
    SLICE_X71Y155        LUT6 (Prop_lut6_I1_O)        0.238     7.645 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22/O
                         net (fo=1, routed)           0.000     7.645    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22_n_0
    SLICE_X71Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.977 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.977    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.193 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.510     8.703    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X67Y151        LUT5 (Prop_lut5_I3_O)        0.309     9.012 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.700     9.712    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I1_O)        0.105     9.817 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.845    12.662    mrcore/inst/FU_MU_module/mc/premem_wakeup_en
    SLICE_X94Y199        LUT6 (Prop_lut6_I3_O)        0.105    12.767 r  mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_16/O
                         net (fo=1, routed)           0.374    13.141    mrcore/inst/FU_ALU0_module/genblk5[0].rs_alu1_wakeuprs[0]_i_10
    SLICE_X91Y198        LUT4 (Prop_lut4_I3_O)        0.105    13.246 r  mrcore/inst/FU_ALU0_module/genblk5[0].rs_alu1_wakeuprs[0]_i_13/O
                         net (fo=1, routed)           0.353    13.599    mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_4_2
    SLICE_X89Y198        LUT5 (Prop_lut5_I4_O)        0.105    13.704 r  mrcore/inst/FU_MU_module/mc/genblk5[0].rs_alu1_wakeuprs[0]_i_10/O
                         net (fo=1, routed)           0.587    14.291    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]_0
    SLICE_X78Y197        LUT6 (Prop_lut6_I5_O)        0.105    14.396 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_4/O
                         net (fo=1, routed)           0.374    14.770    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_4_n_0
    SLICE_X78Y197        LUT6 (Prop_lut6_I2_O)        0.105    14.875 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_1/O
                         net (fo=1, routed)           0.000    14.875    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs[0]_i_1_n_0
    SLICE_X78Y197        FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.262    21.262    mrcore/inst/Station_module/aclk
    SLICE_X78Y197        FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]/C
                         clock pessimism              0.066    21.328    
                         clock uncertainty           -0.084    21.245    
    SLICE_X78Y197        FDRE (Setup_fdre_C_D)        0.032    21.277    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprs_reg[0]
  -------------------------------------------------------------------
                         required time                         21.277    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.314ns  (logic 3.514ns (26.393%)  route 9.800ns (73.607%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 21.257 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.386     1.386    mrcore/inst/FU_MU_module/aclk
    SLICE_X72Y193        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.433     1.819 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.680     2.499    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X69Y193        LUT6 (Prop_lut6_I0_O)        0.105     2.604 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.583     3.187    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X69Y189        LUT2 (Prop_lut2_I1_O)        0.105     3.292 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          1.372     4.665    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X71Y163        LUT5 (Prop_lut5_I3_O)        0.105     4.770 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_16/O
                         net (fo=2, routed)           0.674     5.443    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[4]
    SLICE_X70Y158        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.900 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.900    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X70Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.000 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.000    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X70Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.100 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X70Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.200 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X70Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.300 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.300    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1_n_0
    SLICE_X70Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.400 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.400    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1_n_0
    SLICE_X70Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     6.589 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[31]_i_1/O[0]
                         net (fo=6, routed)           0.818     7.407    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[8]
    SLICE_X71Y155        LUT6 (Prop_lut6_I1_O)        0.238     7.645 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22/O
                         net (fo=1, routed)           0.000     7.645    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22_n_0
    SLICE_X71Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.977 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.977    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.193 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.510     8.703    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X67Y151        LUT5 (Prop_lut5_I3_O)        0.309     9.012 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.700     9.712    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I1_O)        0.105     9.817 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.156    12.973    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X93Y199        LUT5 (Prop_lut5_I2_O)        0.105    13.078 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8/O
                         net (fo=1, routed)           0.384    13.462    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_8_n_0
    SLICE_X90Y198        LUT6 (Prop_lut6_I1_O)        0.105    13.567 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7/O
                         net (fo=1, routed)           0.684    14.251    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_7_n_0
    SLICE_X81Y197        LUT6 (Prop_lut6_I5_O)        0.105    14.356 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3/O
                         net (fo=1, routed)           0.240    14.596    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_3_n_0
    SLICE_X83Y197        LUT6 (Prop_lut6_I2_O)        0.105    14.701 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1/O
                         net (fo=1, routed)           0.000    14.701    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs[1]_i_1_n_0
    SLICE_X83Y197        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.257    21.257    mrcore/inst/Station_module/aclk
    SLICE_X83Y197        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]/C
                         clock pessimism              0.066    21.323    
                         clock uncertainty           -0.084    21.240    
    SLICE_X83Y197        FDRE (Setup_fdre_C_D)        0.030    21.270    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.270    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_MU_module/MemMid_tlbmodified_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 3.302ns (24.882%)  route 9.968ns (75.118%))
  Logic Levels:           16  (CARRY4=7 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 21.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.386     1.386    mrcore/inst/FU_MU_module/aclk
    SLICE_X72Y193        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.433     1.819 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.680     2.499    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X69Y193        LUT6 (Prop_lut6_I0_O)        0.105     2.604 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.583     3.187    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X69Y189        LUT2 (Prop_lut2_I1_O)        0.105     3.292 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          1.372     4.665    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X71Y163        LUT5 (Prop_lut5_I3_O)        0.105     4.770 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_16/O
                         net (fo=2, routed)           0.674     5.443    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[4]
    SLICE_X70Y158        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.900 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.900    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X70Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.000 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.000    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X70Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.100 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X70Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.200 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X70Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     6.389 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/O[0]
                         net (fo=7, routed)           2.453     8.842    mrcore/inst/d_TLB_module/tlb_vaddr1[8]
    SLICE_X98Y128        LUT6 (Prop_lut6_I0_O)        0.238     9.080 r  mrcore/inst/d_TLB_module/hit_20_carry_i_6/O
                         net (fo=1, routed)           0.479     9.559    mrcore/inst/d_TLB_module/hit_20_carry_i_6_n_0
    SLICE_X100Y130       LUT4 (Prop_lut4_I3_O)        0.105     9.664 r  mrcore/inst/d_TLB_module/hit_20_carry_i_2/O
                         net (fo=1, routed)           0.000     9.664    mrcore/inst/d_TLB_module/hit_20_carry_i_2_n_0
    SLICE_X100Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     9.980 r  mrcore/inst/d_TLB_module/hit_20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.980    mrcore/inst/d_TLB_module/hit_20_carry_n_0
    SLICE_X100Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.171 f  mrcore/inst/d_TLB_module/hit_20_carry__0/CO[2]
                         net (fo=5, routed)           1.226    11.397    mrcore/inst/d_TLB_module/hit_20
    SLICE_X129Y133       LUT5 (Prop_lut5_I1_O)        0.273    11.670 f  mrcore/inst/d_TLB_module/MemMid_tlbmodified_i_4/O
                         net (fo=1, routed)           0.349    12.019    mrcore/inst/d_TLB_module/mmu_isdirty1[2]
    SLICE_X130Y134       LUT6 (Prop_lut6_I5_O)        0.275    12.294 f  mrcore/inst/d_TLB_module/MemMid_tlbmodified_i_3/O
                         net (fo=1, routed)           0.437    12.732    mrcore/inst/d_TLB_module/MemMid_tlbmodified_i_3_n_0
    SLICE_X129Y136       LUT6 (Prop_lut6_I1_O)        0.105    12.837 f  mrcore/inst/d_TLB_module/MemMid_tlbmodified_i_2/O
                         net (fo=1, routed)           1.715    14.552    mrcore/inst/FU_MU_module/tlb_isdirty1
    SLICE_X73Y139        LUT2 (Prop_lut2_I1_O)        0.105    14.657 r  mrcore/inst/FU_MU_module/MemMid_tlbmodified_i_1/O
                         net (fo=1, routed)           0.000    14.657    mrcore/inst/FU_MU_module/MemMid_tlbmodified0
    SLICE_X73Y139        FDRE                                         r  mrcore/inst/FU_MU_module/MemMid_tlbmodified_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.288    21.288    mrcore/inst/FU_MU_module/aclk
    SLICE_X73Y139        FDRE                                         r  mrcore/inst/FU_MU_module/MemMid_tlbmodified_reg/C
                         clock pessimism              0.000    21.288    
                         clock uncertainty           -0.084    21.204    
    SLICE_X73Y139        FDRE (Setup_fdre_C_D)        0.030    21.234    mrcore/inst/FU_MU_module/MemMid_tlbmodified_reg
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 3.514ns (26.438%)  route 9.778ns (73.562%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 21.257 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.386     1.386    mrcore/inst/FU_MU_module/aclk
    SLICE_X72Y193        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.433     1.819 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.680     2.499    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X69Y193        LUT6 (Prop_lut6_I0_O)        0.105     2.604 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.583     3.187    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X69Y189        LUT2 (Prop_lut2_I1_O)        0.105     3.292 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          1.372     4.665    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X71Y163        LUT5 (Prop_lut5_I3_O)        0.105     4.770 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_16/O
                         net (fo=2, routed)           0.674     5.443    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[4]
    SLICE_X70Y158        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.900 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.900    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X70Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.000 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.000    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X70Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.100 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X70Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.200 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X70Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.300 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.300    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1_n_0
    SLICE_X70Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.400 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.400    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1_n_0
    SLICE_X70Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     6.589 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[31]_i_1/O[0]
                         net (fo=6, routed)           0.818     7.407    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[8]
    SLICE_X71Y155        LUT6 (Prop_lut6_I1_O)        0.238     7.645 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22/O
                         net (fo=1, routed)           0.000     7.645    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22_n_0
    SLICE_X71Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.977 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.977    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.193 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.510     8.703    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X67Y151        LUT5 (Prop_lut5_I3_O)        0.309     9.012 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.700     9.712    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I1_O)        0.105     9.817 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.160    12.977    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X93Y199        LUT5 (Prop_lut5_I1_O)        0.105    13.082 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_8/O
                         net (fo=1, routed)           0.356    13.438    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_8_n_0
    SLICE_X90Y199        LUT6 (Prop_lut6_I1_O)        0.105    13.543 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_7/O
                         net (fo=1, routed)           0.575    14.119    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_7_n_0
    SLICE_X81Y199        LUT6 (Prop_lut6_I5_O)        0.105    14.224 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_3/O
                         net (fo=1, routed)           0.349    14.573    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_3_n_0
    SLICE_X83Y199        LUT6 (Prop_lut6_I2_O)        0.105    14.678 r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_1/O
                         net (fo=1, routed)           0.000    14.678    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs[3]_i_1_n_0
    SLICE_X83Y199        FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.257    21.257    mrcore/inst/Station_module/aclk
    SLICE_X83Y199        FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]/C
                         clock pessimism              0.066    21.323    
                         clock uncertainty           -0.084    21.240    
    SLICE_X83Y199        FDRE (Setup_fdre_C_D)        0.030    21.270    mrcore/inst/Station_module/genblk5[3].rs_alu1_wakeuprs_reg[3]
  -------------------------------------------------------------------
                         required time                         21.270    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.278ns  (logic 3.514ns (26.465%)  route 9.764ns (73.535%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 21.262 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.386     1.386    mrcore/inst/FU_MU_module/aclk
    SLICE_X72Y193        FDRE                                         r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.433     1.819 r  mrcore/inst/FU_MU_module/isex_rsnum_reg[0]/Q
                         net (fo=2, routed)           0.680     2.499    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_3[0]
    SLICE_X69Y193        LUT6 (Prop_lut6_I0_O)        0.105     2.604 f  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/isex_rsval_ready_i_6/O
                         net (fo=1, routed)           0.583     3.187    mrcore/inst/FU_ALU0_module/isex_rsval_ready_reg
    SLICE_X69Y189        LUT2 (Prop_lut2_I1_O)        0.105     3.292 r  mrcore/inst/FU_ALU0_module/isex_rsval_ready_i_3/O
                         net (fo=65, routed)          1.372     4.665    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag1_reg_2
    SLICE_X71Y163        LUT5 (Prop_lut5_I3_O)        0.105     4.770 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_16/O
                         net (fo=2, routed)           0.674     5.443    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/real_rs[4]
    SLICE_X70Y158        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.900 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.900    mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_4_n_0
    SLICE_X70Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.000 r  mrcore/inst/FU_MU_module/genblk1[2].dcache_data/dcache_tag0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.000    mrcore/inst/FU_MU_module/genblk1[2].dcache_data_n_119
    SLICE_X70Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.100 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.100    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[15]_i_1_n_0
    SLICE_X70Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.200 r  mrcore/inst/FU_MU_module/MemMid_vaddr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.200    mrcore/inst/FU_ALU0_module/CO[0]
    SLICE_X70Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.300 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.300    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[23]_i_1_n_0
    SLICE_X70Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.400 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.400    mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[27]_i_1_n_0
    SLICE_X70Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     6.589 r  mrcore/inst/FU_ALU0_module/MemMid_vaddr_reg[31]_i_1/O[0]
                         net (fo=6, routed)           0.818     7.407    mrcore/inst/FU_MU_module/MemMid_vaddr_reg[31]_0[8]
    SLICE_X71Y155        LUT6 (Prop_lut6_I1_O)        0.238     7.645 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22/O
                         net (fo=1, routed)           0.000     7.645    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt[1]_i_22_n_0
    SLICE_X71Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.977 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.977    mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_19_n_0
    SLICE_X71Y156        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.193 r  mrcore/inst/FU_MU_module/genblk6[1].rs_mu_wakeuprt_reg[1]_i_18/CO[0]
                         net (fo=1, routed)           0.510     8.703    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10_0[0]
    SLICE_X67Y151        LUT5 (Prop_lut5_I3_O)        0.309     9.012 f  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14/O
                         net (fo=1, routed)           0.700     9.712    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_14_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I1_O)        0.105     9.817 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.041    12.858    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X93Y198        LUT5 (Prop_lut5_I1_O)        0.105    12.963 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_8/O
                         net (fo=1, routed)           0.480    13.443    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_8_n_0
    SLICE_X88Y199        LUT6 (Prop_lut6_I1_O)        0.105    13.548 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_7/O
                         net (fo=1, routed)           0.578    14.126    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_7_n_0
    SLICE_X80Y199        LUT6 (Prop_lut6_I5_O)        0.105    14.231 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_3/O
                         net (fo=1, routed)           0.329    14.559    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_3_n_0
    SLICE_X80Y198        LUT6 (Prop_lut6_I2_O)        0.105    14.664 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_1/O
                         net (fo=1, routed)           0.000    14.664    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_1_n_0
    SLICE_X80Y198        FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.262    21.262    mrcore/inst/Station_module/aclk
    SLICE_X80Y198        FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/C
                         clock pessimism              0.066    21.328    
                         clock uncertainty           -0.084    21.245    
    SLICE_X80Y198        FDRE (Setup_fdre_C_D)        0.074    21.319    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]
  -------------------------------------------------------------------
                         required time                         21.319    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_PC_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.205ns  (logic 1.039ns (7.868%)  route 12.166ns (92.132%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 21.296 - 20.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.371     1.371    mrcore/inst/Station_module/aclk
    SLICE_X70Y172        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y172        FDRE (Prop_fdre_C_Q)         0.433     1.804 f  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.553     5.357    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X79Y199        LUT3 (Prop_lut3_I1_O)        0.105     5.462 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6/O
                         net (fo=1, routed)           0.546     6.008    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I4_O)        0.105     6.113 f  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4/O
                         net (fo=2, routed)           0.454     6.567    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4_n_0
    SLICE_X79Y199        LUT4 (Prop_lut4_I3_O)        0.128     6.695 r  mrcore/inst/Station_module/isex_ctrl[26]_i_2__0/O
                         net (fo=144, routed)         7.614    14.309    mrcore/inst/Station_module/isex_ctrl[26]_i_2__0_n_0
    SLICE_X107Y160       LUT3 (Prop_lut3_I1_O)        0.268    14.577 r  mrcore/inst/Station_module/isex_PC[26]_i_1/O
                         net (fo=1, routed)           0.000    14.577    mrcore/inst/FU_ALU0_module/isex_PC_reg[31]_0[26]
    SLICE_X107Y160       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.296    21.296    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X107Y160       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_PC_reg[26]/C
                         clock pessimism              0.007    21.303    
                         clock uncertainty           -0.084    21.219    
    SLICE_X107Y160       FDRE (Setup_fdre_C_D)        0.032    21.251    mrcore/inst/FU_ALU0_module/isex_PC_reg[26]
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_predict_target_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.218ns  (logic 1.052ns (7.959%)  route 12.166ns (92.041%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 21.296 - 20.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.371     1.371    mrcore/inst/Station_module/aclk
    SLICE_X70Y172        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y172        FDRE (Prop_fdre_C_Q)         0.433     1.804 f  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.553     5.357    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X79Y199        LUT3 (Prop_lut3_I1_O)        0.105     5.462 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6/O
                         net (fo=1, routed)           0.546     6.008    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I4_O)        0.105     6.113 f  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4/O
                         net (fo=2, routed)           0.454     6.567    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4_n_0
    SLICE_X79Y199        LUT4 (Prop_lut4_I3_O)        0.128     6.695 r  mrcore/inst/Station_module/isex_ctrl[26]_i_2__0/O
                         net (fo=144, routed)         7.614    14.309    mrcore/inst/Station_module/isex_ctrl[26]_i_2__0_n_0
    SLICE_X107Y160       LUT3 (Prop_lut3_I1_O)        0.281    14.590 r  mrcore/inst/Station_module/isex_predict_target[18]_i_1/O
                         net (fo=1, routed)           0.000    14.590    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[31]_0[18]
    SLICE_X107Y160       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.296    21.296    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X107Y160       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_predict_target_reg[18]/C
                         clock pessimism              0.007    21.303    
                         clock uncertainty           -0.084    21.219    
    SLICE_X107Y160       FDRE (Setup_fdre_C_D)        0.069    21.288    mrcore/inst/FU_ALU0_module/isex_predict_target_reg[18]
  -------------------------------------------------------------------
                         required time                         21.288    
                         arrival time                         -14.590    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.123ns  (logic 1.039ns (7.917%)  route 12.084ns (92.083%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 21.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.371     1.371    mrcore/inst/Station_module/aclk
    SLICE_X70Y172        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y172        FDRE (Prop_fdre_C_Q)         0.433     1.804 f  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.553     5.357    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X79Y199        LUT3 (Prop_lut3_I1_O)        0.105     5.462 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6/O
                         net (fo=1, routed)           0.546     6.008    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I4_O)        0.105     6.113 f  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4/O
                         net (fo=2, routed)           0.454     6.567    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4_n_0
    SLICE_X79Y199        LUT4 (Prop_lut4_I3_O)        0.128     6.695 r  mrcore/inst/Station_module/isex_ctrl[26]_i_2__0/O
                         net (fo=144, routed)         7.531    14.226    mrcore/inst/Station_module/isex_ctrl[26]_i_2__0_n_0
    SLICE_X109Y157       LUT3 (Prop_lut3_I1_O)        0.268    14.494 r  mrcore/inst/Station_module/isex_PC[28]_i_1/O
                         net (fo=1, routed)           0.000    14.494    mrcore/inst/FU_ALU0_module/isex_PC_reg[31]_0[28]
    SLICE_X109Y157       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.299    21.299    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X109Y157       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_PC_reg[28]/C
                         clock pessimism              0.007    21.306    
                         clock uncertainty           -0.084    21.222    
    SLICE_X109Y157       FDRE (Setup_fdre_C_D)        0.032    21.254    mrcore/inst/FU_ALU0_module/isex_PC_reg[28]
  -------------------------------------------------------------------
                         required time                         21.254    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_PC_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.119ns  (logic 1.039ns (7.920%)  route 12.080ns (92.080%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 21.299 - 20.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.371     1.371    mrcore/inst/Station_module/aclk
    SLICE_X70Y172        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y172        FDRE (Prop_fdre_C_Q)         0.433     1.804 f  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.553     5.357    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X79Y199        LUT3 (Prop_lut3_I1_O)        0.105     5.462 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6/O
                         net (fo=1, routed)           0.546     6.008    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I4_O)        0.105     6.113 f  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4/O
                         net (fo=2, routed)           0.454     6.567    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4_n_0
    SLICE_X79Y199        LUT4 (Prop_lut4_I3_O)        0.128     6.695 r  mrcore/inst/Station_module/isex_ctrl[26]_i_2__0/O
                         net (fo=144, routed)         7.527    14.222    mrcore/inst/Station_module/isex_ctrl[26]_i_2__0_n_0
    SLICE_X109Y157       LUT3 (Prop_lut3_I1_O)        0.268    14.490 r  mrcore/inst/Station_module/isex_PC[24]_i_1/O
                         net (fo=1, routed)           0.000    14.490    mrcore/inst/FU_ALU0_module/isex_PC_reg[31]_0[24]
    SLICE_X109Y157       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.299    21.299    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X109Y157       FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_PC_reg[24]/C
                         clock pessimism              0.007    21.306    
                         clock uncertainty           -0.084    21.222    
    SLICE_X109Y157       FDRE (Setup_fdre_C_D)        0.030    21.252    mrcore/inst/FU_ALU0_module/isex_PC_reg[24]
  -------------------------------------------------------------------
                         required time                         21.252    
                         arrival time                         -14.490    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU0_module/isex_aluop_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        12.878ns  (logic 1.060ns (8.231%)  route 11.818ns (91.769%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.371     1.371    mrcore/inst/Station_module/aclk
    SLICE_X70Y172        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y172        FDRE (Prop_fdre_C_Q)         0.433     1.804 f  mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]/Q
                         net (fo=95, routed)          3.553     5.357    mrcore/inst/Station_module/genblk5[1].rs_alu0_valid_reg[1]_0[0]
    SLICE_X79Y199        LUT3 (Prop_lut3_I1_O)        0.105     5.462 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6/O
                         net (fo=1, routed)           0.546     6.008    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I4_O)        0.105     6.113 f  mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4/O
                         net (fo=2, routed)           0.454     6.567    mrcore/inst/Station_module/genblk5[0].rs_alu0_valid[0]_i_4_n_0
    SLICE_X79Y199        LUT4 (Prop_lut4_I3_O)        0.128     6.695 r  mrcore/inst/Station_module/isex_ctrl[26]_i_2__0/O
                         net (fo=144, routed)         5.934    12.629    mrcore/inst/Station_module/isex_ctrl[26]_i_2__0_n_0
    SLICE_X88Y150        LUT3 (Prop_lut3_I1_O)        0.289    12.918 r  mrcore/inst/Station_module/isex_aluop[0]_i_1/O
                         net (fo=1, routed)           1.332    14.250    mrcore/inst/FU_ALU0_module/isex_aluop_reg[3]_0[0]
    SLICE_X71Y156        FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_aluop_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.276    21.276    mrcore/inst/FU_ALU0_module/aclk
    SLICE_X71Y156        FDRE                                         r  mrcore/inst/FU_ALU0_module/isex_aluop_reg[0]/C
                         clock pessimism              0.083    21.359    
                         clock uncertainty           -0.084    21.276    
    SLICE_X71Y156        FDRE (Setup_fdre_C_D)       -0.259    21.017    mrcore/inst/FU_ALU0_module/isex_aluop_reg[0]
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.591     0.591    mrcore/inst/Decode_module/aclk
    SLICE_X121Y153       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y153       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  mrcore/inst/Decode_module/decode_RAS_reg[24]/Q
                         net (fo=1, routed)           0.055     0.787    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/DIA0
    SLICE_X120Y153       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.861     0.861    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/WCLK
    SLICE_X120Y153       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.258     0.604    
    SLICE_X120Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.751    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.591     0.591    mrcore/inst/Decode_module/aclk
    SLICE_X121Y156       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y156       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  mrcore/inst/Decode_module/decode_RAS_reg[42]/Q
                         net (fo=1, routed)           0.055     0.787    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/DIA0
    SLICE_X120Y156       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.861     0.861    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/WCLK
    SLICE_X120Y156       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/CLK
                         clock pessimism             -0.258     0.604    
    SLICE_X120Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.751    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.592     0.592    mrcore/inst/Decode_module/aclk
    SLICE_X129Y153       FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y153       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  mrcore/inst/Decode_module/decode_RAS_reg[36]/Q
                         net (fo=1, routed)           0.055     0.788    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/DIA0
    SLICE_X128Y153       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.862     0.862    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/WCLK
    SLICE_X128Y153       RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X128Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.752    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_ctrl0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_ctrl0_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.574     0.574    mrcore/inst/Decode_module/aclk
    SLICE_X77Y147        FDRE                                         r  mrcore/inst/Decode_module/decode_ctrl0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y147        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  mrcore/inst/Decode_module/decode_ctrl0_reg[12]/Q
                         net (fo=1, routed)           0.055     0.770    mrcore/inst/ROB_module/robmem_ctrl0_reg_0_3_12_17/DIA0
    SLICE_X76Y147        RAMD32                                       r  mrcore/inst/ROB_module/robmem_ctrl0_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.845     0.845    mrcore/inst/ROB_module/robmem_ctrl0_reg_0_3_12_17/WCLK
    SLICE_X76Y147        RAMD32                                       r  mrcore/inst/ROB_module/robmem_ctrl0_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.258     0.587    
    SLICE_X76Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.734    mrcore/inst/ROB_module/robmem_ctrl0_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Fetch_module/FetchMid_RAS_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_60_63/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.590     0.590    mrcore/inst/Fetch_module/aclk
    SLICE_X121Y158       FDRE                                         r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y158       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[60]/Q
                         net (fo=1, routed)           0.055     0.786    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_60_63/DIA0
    SLICE_X120Y158       RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_60_63/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.860     0.860    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_60_63/WCLK
    SLICE_X120Y158       RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_60_63/RAMA/CLK
                         clock pessimism             -0.258     0.603    
    SLICE_X120Y158       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.750    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.144%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.587     0.587    mrcore/inst/fpu/aclk
    SLICE_X105Y155       FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y155       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  mrcore/inst/fpu/fwb_result_reg[38]/Q
                         net (fo=3, routed)           0.069     0.797    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/DIA0
    SLICE_X104Y155       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.857     0.857    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/WCLK
    SLICE_X104Y155       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.258     0.600    
    SLICE_X104Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.747    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.580     0.580    mrcore/inst/fpu/aclk
    SLICE_X101Y157       FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mrcore/inst/fpu/fwb_result_reg[50]/Q
                         net (fo=3, routed)           0.079     0.799    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/DIA0
    SLICE_X100Y157       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.850     0.850    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/WCLK
    SLICE_X100Y157       RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X100Y157       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.740    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MDU_module/mydiv/remain_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_MDU_module/mydiv/remain_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.459ns (87.360%)  route 0.066ns (12.640%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.584     0.584    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X47Y196        FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y196        FDRE (Prop_fdre_C_Q)         0.141     0.725 r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[45]/Q
                         net (fo=2, routed)           0.066     0.790    mrcore/inst/FU_MDU_module/mydiv/remain_reg_n_0_[45]
    SLICE_X47Y196        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.937 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__10/CO[3]
                         net (fo=1, routed)           0.000     0.937    mrcore/inst/FU_MDU_module/mydiv/midres_carry__10_n_0
    SLICE_X47Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.976 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__11/CO[3]
                         net (fo=1, routed)           0.000     0.976    mrcore/inst/FU_MDU_module/mydiv/midres_carry__11_n_0
    SLICE_X47Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.015 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__12/CO[3]
                         net (fo=1, routed)           0.000     1.015    mrcore/inst/FU_MDU_module/mydiv/midres_carry__12_n_0
    SLICE_X47Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.054 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__13/CO[3]
                         net (fo=1, routed)           0.001     1.055    mrcore/inst/FU_MDU_module/mydiv/midres_carry__13_n_0
    SLICE_X47Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.109 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__14/O[0]
                         net (fo=1, routed)           0.000     1.109    mrcore/inst/FU_MDU_module/mydiv/midres_carry__14_n_7
    SLICE_X47Y200        FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.947     0.947    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X47Y200        FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[60]/C
                         clock pessimism             -0.005     0.942    
    SLICE_X47Y200        FDRE (Hold_fdre_C_D)         0.105     1.047    mrcore/inst/FU_MDU_module/mydiv/remain_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.597%)  route 0.204ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.563     0.563    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y121        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.128     0.691 r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.204     0.894    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y121        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.832     0.832    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y121        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X76Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.831    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.597%)  route 0.204ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.563     0.563    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y121        FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y121        FDRE (Prop_fdre_C_Q)         0.128     0.691 r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]/Q
                         net (fo=9, routed)           0.204     0.894    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD1
    SLICE_X76Y121        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.832     0.832    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y121        RAMD32                                       r  ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X76Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.831    ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y21     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y21     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y23     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y23     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y19     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y19     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y20     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y20     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y20     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y20     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X80Y168    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y179    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y179    mrcore/inst/ROB_module/robmem_alu1_result_reg_r1_0_7_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y155   mrcore/inst/ROB_module/robmem_alu1_result_other_reg_r2_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X66Y178    mrcore/inst/ROB_module/robmem_alu1_result_reg_r2_0_7_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X66Y178    mrcore/inst/ROB_module/robmem_alu1_result_reg_r2_0_7_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 rstcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.058%)  route 2.639ns (78.942%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 15.159 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.362     5.461    sys_clk_IBUF_BUFG
    SLICE_X83Y124        FDRE                                         r  rstcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDRE (Prop_fdre_C_Q)         0.379     5.840 f  rstcnt_reg[15]/Q
                         net (fo=2, routed)           0.703     6.543    rstcnt_reg[15]
    SLICE_X82Y125        LUT6 (Prop_lut6_I3_O)        0.105     6.648 r  resetn_i_5/O
                         net (fo=1, routed)           0.550     7.197    resetn_i_5_n_1
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.105     7.302 r  resetn_i_3/O
                         net (fo=1, routed)           0.968     8.270    resetn_i_3_n_1
    SLICE_X82Y130        LUT3 (Prop_lut3_I1_O)        0.115     8.385 r  resetn_i_1/O
                         net (fo=1, routed)           0.418     8.804    resetn_i_1_n_1
    SLICE_X83Y130        FDRE                                         r  resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.262    15.159    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
                         clock pessimism              0.267    15.427    
                         clock uncertainty           -0.035    15.391    
    SLICE_X83Y130        FDRE (Setup_fdre_C_D)       -0.217    15.174    resetn_reg
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 1.794ns (78.967%)  route 0.478ns (21.033%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.472 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    rstcnt_reg[24]_i_1_n_1
    SLICE_X83Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.737 r  rstcnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.737    rstcnt_reg[28]_i_1_n_7
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[29]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 1.789ns (78.920%)  route 0.478ns (21.080%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.472 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    rstcnt_reg[24]_i_1_n_1
    SLICE_X83Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.732 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.732    rstcnt_reg[28]_i_1_n_5
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 1.729ns (78.347%)  route 0.478ns (21.653%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.472 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    rstcnt_reg[24]_i_1_n_1
    SLICE_X83Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.672 r  rstcnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.672    rstcnt_reg[28]_i_1_n_6
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[30]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.710ns (78.159%)  route 0.478ns (21.841%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.472 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.472    rstcnt_reg[24]_i_1_n_1
    SLICE_X83Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.653 r  rstcnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.653    rstcnt_reg[28]_i_1_n_8
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[28]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 1.696ns (78.019%)  route 0.478ns (21.982%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.639 r  rstcnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.639    rstcnt_reg[24]_i_1_n_7
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[25]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y127        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.691ns (77.968%)  route 0.478ns (22.032%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.634 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.634    rstcnt_reg[24]_i_1_n_5
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y127        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.814    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 1.631ns (77.341%)  route 0.478ns (22.659%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.574 r  rstcnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.574    rstcnt_reg[24]_i_1_n_6
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[26]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y127        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 1.612ns (77.135%)  route 0.478ns (22.865%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.374 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.374    rstcnt_reg[20]_i_1_n_1
    SLICE_X83Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.555 r  rstcnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.555    rstcnt_reg[24]_i_1_n_8
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.259    15.156    sys_clk_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[24]/C
                         clock pessimism              0.267    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X83Y127        FDRE (Setup_fdre_C_D)        0.059    15.447    rstcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.905ns  (required time - arrival time)
  Source:                 rstcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 1.598ns (76.981%)  route 0.478ns (23.019%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.366     5.465    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.379     5.844 r  rstcnt_reg[1]/Q
                         net (fo=2, routed)           0.470     6.313    rstcnt_reg[1]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.875 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.875    rstcnt_reg[0]_i_2_n_1
    SLICE_X83Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.973 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.973    rstcnt_reg[4]_i_1_n_1
    SLICE_X83Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.071 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[8]_i_1_n_1
    SLICE_X83Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.169 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.178    rstcnt_reg[12]_i_1_n_1
    SLICE_X83Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.276 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    rstcnt_reg[16]_i_1_n_1
    SLICE_X83Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.541 r  rstcnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.541    rstcnt_reg[20]_i_1_n_7
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.257    15.154    sys_clk_IBUF_BUFG
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[21]/C
                         clock pessimism              0.267    15.422    
                         clock uncertainty           -0.035    15.386    
    SLICE_X83Y126        FDRE (Setup_fdre_C_D)        0.059    15.445    rstcnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  7.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.905    sys_clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  rstcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  rstcnt_reg[11]/Q
                         net (fo=2, routed)           0.115     2.161    rstcnt_reg[11]
    SLICE_X83Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.269 r  rstcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.269    rstcnt_reg[8]_i_1_n_5
    SLICE_X83Y123        FDRE                                         r  rstcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     2.449    sys_clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  rstcnt_reg[11]/C
                         clock pessimism             -0.544     1.905    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.105     2.010    rstcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.552     1.904    sys_clk_IBUF_BUFG
    SLICE_X83Y125        FDRE                                         r  rstcnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.141     2.045 r  rstcnt_reg[19]/Q
                         net (fo=2, routed)           0.115     2.160    rstcnt_reg[19]
    SLICE_X83Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.268 r  rstcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.268    rstcnt_reg[16]_i_1_n_5
    SLICE_X83Y125        FDRE                                         r  rstcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     2.448    sys_clk_IBUF_BUFG
    SLICE_X83Y125        FDRE                                         r  rstcnt_reg[19]/C
                         clock pessimism             -0.544     1.904    
    SLICE_X83Y125        FDRE (Hold_fdre_C_D)         0.105     2.009    rstcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.905    sys_clk_IBUF_BUFG
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.115     2.161    rstcnt_reg[23]
    SLICE_X83Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.269 r  rstcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.269    rstcnt_reg[20]_i_1_n_5
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     2.449    sys_clk_IBUF_BUFG
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[23]/C
                         clock pessimism             -0.544     1.905    
    SLICE_X83Y126        FDRE (Hold_fdre_C_D)         0.105     2.010    rstcnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.555     1.907    sys_clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_fdre_C_Q)         0.141     2.048 r  rstcnt_reg[31]/Q
                         net (fo=2, routed)           0.115     2.163    rstcnt_reg[31]
    SLICE_X83Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.271 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.271    rstcnt_reg[28]_i_1_n_5
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     2.452    sys_clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism             -0.545     1.907    
    SLICE_X83Y128        FDRE (Hold_fdre_C_D)         0.105     2.012    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.555     1.907    sys_clk_IBUF_BUFG
    SLICE_X83Y122        FDRE                                         r  rstcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.141     2.048 r  rstcnt_reg[7]/Q
                         net (fo=2, routed)           0.115     2.163    rstcnt_reg[7]
    SLICE_X83Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.271 r  rstcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.271    rstcnt_reg[4]_i_1_n_5
    SLICE_X83Y122        FDRE                                         r  rstcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     2.451    sys_clk_IBUF_BUFG
    SLICE_X83Y122        FDRE                                         r  rstcnt_reg[7]/C
                         clock pessimism             -0.544     1.907    
    SLICE_X83Y122        FDRE (Hold_fdre_C_D)         0.105     2.012    rstcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.552     1.904    sys_clk_IBUF_BUFG
    SLICE_X83Y124        FDRE                                         r  rstcnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDRE (Prop_fdre_C_Q)         0.141     2.045 r  rstcnt_reg[15]/Q
                         net (fo=2, routed)           0.118     2.164    rstcnt_reg[15]
    SLICE_X83Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.272 r  rstcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.272    rstcnt_reg[12]_i_1_n_5
    SLICE_X83Y124        FDRE                                         r  rstcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     2.448    sys_clk_IBUF_BUFG
    SLICE_X83Y124        FDRE                                         r  rstcnt_reg[15]/C
                         clock pessimism             -0.544     1.904    
    SLICE_X83Y124        FDRE (Hold_fdre_C_D)         0.105     2.009    rstcnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.555     1.907    sys_clk_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141     2.048 r  rstcnt_reg[27]/Q
                         net (fo=2, routed)           0.118     2.167    rstcnt_reg[27]
    SLICE_X83Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.275 r  rstcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.275    rstcnt_reg[24]_i_1_n_5
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     2.451    sys_clk_IBUF_BUFG
    SLICE_X83Y127        FDRE                                         r  rstcnt_reg[27]/C
                         clock pessimism             -0.544     1.907    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.105     2.012    rstcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rstcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.555     1.907    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDRE (Prop_fdre_C_Q)         0.141     2.048 r  rstcnt_reg[3]/Q
                         net (fo=2, routed)           0.118     2.167    rstcnt_reg[3]
    SLICE_X83Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.275 r  rstcnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.275    rstcnt_reg[0]_i_2_n_5
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     2.452    sys_clk_IBUF_BUFG
    SLICE_X83Y121        FDRE                                         r  rstcnt_reg[3]/C
                         clock pessimism             -0.545     1.907    
    SLICE_X83Y121        FDRE (Hold_fdre_C_D)         0.105     2.012    rstcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.905    sys_clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  rstcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y123        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  rstcnt_reg[10]/Q
                         net (fo=2, routed)           0.117     2.163    rstcnt_reg[10]
    SLICE_X83Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.274 r  rstcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.274    rstcnt_reg[8]_i_1_n_6
    SLICE_X83Y123        FDRE                                         r  rstcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     2.449    sys_clk_IBUF_BUFG
    SLICE_X83Y123        FDRE                                         r  rstcnt_reg[10]/C
                         clock pessimism             -0.544     1.905    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.105     2.010    rstcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.905    sys_clk_IBUF_BUFG
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDRE (Prop_fdre_C_Q)         0.141     2.046 r  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.117     2.163    rstcnt_reg[22]
    SLICE_X83Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.274 r  rstcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.274    rstcnt_reg[20]_i_1_n_6
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     2.449    sys_clk_IBUF_BUFG
    SLICE_X83Y126        FDRE                                         r  rstcnt_reg[22]/C
                         clock pessimism             -0.544     1.905    
    SLICE_X83Y126        FDRE (Hold_fdre_C_D)         0.105     2.010    rstcnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y130  resetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y121  rstcnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y123  rstcnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y123  rstcnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y124  rstcnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y124  rstcnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y124  rstcnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y124  rstcnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y125  rstcnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y130  resetn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y123  rstcnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y123  rstcnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126  rstcnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126  rstcnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126  rstcnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y126  rstcnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y123  rstcnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y123  rstcnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y130  resetn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y123  rstcnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y123  rstcnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124  rstcnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.355ns  (logic 0.484ns (11.113%)  route 3.871ns (88.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.602    19.823    mrcore/inst/i_TLB_module/p_0_in
    SLICE_X132Y123       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.306    21.306    mrcore/inst/i_TLB_module/aclk
    SLICE_X132Y123       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][11]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y123       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][11]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.823    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.355ns  (logic 0.484ns (11.113%)  route 3.871ns (88.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.602    19.823    mrcore/inst/i_TLB_module/p_0_in
    SLICE_X132Y123       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.306    21.306    mrcore/inst/i_TLB_module/aclk
    SLICE_X132Y123       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][9]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X132Y123       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/i_TLB_module/genblk2[1].tlb_reg[1][9]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.823    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][49]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.353ns  (logic 0.484ns (11.119%)  route 3.869ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 21.311 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.600    19.820    mrcore/inst/i_TLB_module/p_0_in
    SLICE_X132Y130       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.311    21.311    mrcore/inst/i_TLB_module/aclk
    SLICE_X132Y130       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][49]/C
                         clock pessimism              0.000    21.311    
                         clock uncertainty           -0.182    21.129    
    SLICE_X132Y130       FDRE (Setup_fdre_C_R)       -0.423    20.706    mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][49]
  -------------------------------------------------------------------
                         required time                         20.706    
                         arrival time                         -19.820    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.353ns  (logic 0.484ns (11.119%)  route 3.869ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 21.311 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.600    19.820    mrcore/inst/i_TLB_module/p_0_in
    SLICE_X132Y130       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.311    21.311    mrcore/inst/i_TLB_module/aclk
    SLICE_X132Y130       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][50]/C
                         clock pessimism              0.000    21.311    
                         clock uncertainty           -0.182    21.129    
    SLICE_X132Y130       FDRE (Setup_fdre_C_R)       -0.423    20.706    mrcore/inst/i_TLB_module/genblk2[2].tlb_reg[2][50]
  -------------------------------------------------------------------
                         required time                         20.706    
                         arrival time                         -19.820    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.484ns (11.187%)  route 3.843ns (88.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 21.302 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.574    19.794    mrcore/inst/d_TLB_module/p_0_in_0
    SLICE_X116Y123       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.302    21.302    mrcore/inst/d_TLB_module/aclk
    SLICE_X116Y123       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][13]/C
                         clock pessimism              0.000    21.302    
                         clock uncertainty           -0.182    21.120    
    SLICE_X116Y123       FDRE (Setup_fdre_C_R)       -0.423    20.697    mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][13]
  -------------------------------------------------------------------
                         required time                         20.697    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.327ns  (logic 0.484ns (11.187%)  route 3.843ns (88.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 21.302 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.574    19.794    mrcore/inst/d_TLB_module/p_0_in_0
    SLICE_X116Y123       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.302    21.302    mrcore/inst/d_TLB_module/aclk
    SLICE_X116Y123       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][16]/C
                         clock pessimism              0.000    21.302    
                         clock uncertainty           -0.182    21.120    
    SLICE_X116Y123       FDRE (Setup_fdre_C_R)       -0.423    20.697    mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][16]
  -------------------------------------------------------------------
                         required time                         20.697    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.326ns  (logic 0.484ns (11.188%)  route 3.842ns (88.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 21.312 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.573    19.794    mrcore/inst/d_TLB_module/p_0_in_0
    SLICE_X136Y130       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.312    21.312    mrcore/inst/d_TLB_module/aclk
    SLICE_X136Y130       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][26]/C
                         clock pessimism              0.000    21.312    
                         clock uncertainty           -0.182    21.130    
    SLICE_X136Y130       FDRE (Setup_fdre_C_R)       -0.423    20.707    mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][26]
  -------------------------------------------------------------------
                         required time                         20.707    
                         arrival time                         -19.794    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.060%)  route 3.892ns (88.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 21.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.623    19.844    mrcore/inst/i_TLB_module/p_0_in
    SLICE_X114Y124       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.300    21.300    mrcore/inst/i_TLB_module/aclk
    SLICE_X114Y124       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][12]/C
                         clock pessimism              0.000    21.300    
                         clock uncertainty           -0.182    21.118    
    SLICE_X114Y124       FDRE (Setup_fdre_C_R)       -0.352    20.766    mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][12]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                         -19.844    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.376ns  (logic 0.484ns (11.060%)  route 3.892ns (88.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 21.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.623    19.844    mrcore/inst/i_TLB_module/p_0_in
    SLICE_X114Y124       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.300    21.300    mrcore/inst/i_TLB_module/aclk
    SLICE_X114Y124       FDRE                                         r  mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][15]/C
                         clock pessimism              0.000    21.300    
                         clock uncertainty           -0.182    21.118    
    SLICE_X114Y124       FDRE (Setup_fdre_C_R)       -0.352    20.766    mrcore/inst/i_TLB_module/genblk2[0].tlb_reg[0][15]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                         -19.844    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][52]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        4.310ns  (logic 0.484ns (11.230%)  route 3.826ns (88.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    5.468ns = ( 15.468 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.369    15.468    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.379    15.847 f  resetn_reg/Q
                         net (fo=144, routed)         1.269    17.116    mrcore/inst/Station_module/aresetn
    SLICE_X71Y151        LUT1 (Prop_lut1_I0_O)        0.105    17.221 r  mrcore/inst/Station_module/overlay_paddr[11]_i_1/O
                         net (fo=9117, routed)        2.557    19.777    mrcore/inst/d_TLB_module/p_0_in_0
    SLICE_X136Y124       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       1.306    21.306    mrcore/inst/d_TLB_module/aclk
    SLICE_X136Y124       FDRE                                         r  mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][52]/C
                         clock pessimism              0.000    21.306    
                         clock uncertainty           -0.182    21.124    
    SLICE_X136Y124       FDRE (Setup_fdre_C_R)       -0.423    20.701    mrcore/inst/d_TLB_module/genblk2[0].tlb_reg[0][52]
  -------------------------------------------------------------------
                         required time                         20.701    
                         arrival time                         -19.777    
  -------------------------------------------------------------------
                         slack                                  0.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (32.005%)  route 0.300ns (67.995%))
  Logic Levels:           0  
  Clock Path Skew:        -1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.300     2.350    axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X78Y125        FDRE                                         r  axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.821     0.821    axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X78Y125        FDRE                                         r  axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.182     1.003    
    SLICE_X78Y125        FDRE (Hold_fdre_C_D)         0.075     1.078    axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axib/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.355%)  route 0.339ns (70.645%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.339     2.390    axib/inst/gen_samd.crossbar_samd/aresetn
    SLICE_X78Y127        FDRE                                         r  axib/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.824     0.824    axib/inst/gen_samd.crossbar_samd/aclk
    SLICE_X78Y127        FDRE                                         r  axib/inst/gen_samd.crossbar_samd/aresetn_d_reg/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.182     1.006    
    SLICE_X78Y127        FDRE (Hold_fdre_C_D)         0.076     1.082    axib/inst/gen_samd.crossbar_samd/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/FU_MU_module/dcache_tag2_reg/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.691%)  route 0.575ns (80.309%))
  Logic Levels:           0  
  Clock Path Skew:        -1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 f  resetn_reg/Q
                         net (fo=144, routed)         0.575     2.625    mrcore/inst/FU_MU_module/aresetn
    RAMB18_X4Y52         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag2_reg/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.875     0.875    mrcore/inst/FU_MU_module/aclk
    RAMB18_X4Y52         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag2_reg/CLKARDCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.182     1.058    
    RAMB18_X4Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.247    mrcore/inst/FU_MU_module/dcache_tag2_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.650%)  route 0.402ns (68.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.402     2.452    axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X78Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.497 r  axib/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d[1]_i_1/O
                         net (fo=1, routed)           0.000     2.497    axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_2
    SLICE_X78Y125        FDRE                                         r  axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.821     0.821    axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aclk
    SLICE_X78Y125        FDRE                                         r  axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.182     1.003    
    SLICE_X78Y125        FDRE (Hold_fdre_C_D)         0.091     1.094    axib/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/FU_MU_module/dcache_tag2_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.685%)  route 0.509ns (78.315%))
  Logic Levels:           0  
  Clock Path Skew:        -1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.509     2.560    mrcore/inst/FU_MU_module/aresetn
    RAMB18_X4Y52         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag2_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.873     0.873    mrcore/inst/FU_MU_module/aclk
    RAMB18_X4Y52         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag2_reg/CLKBWRCLK
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.182     1.056    
    RAMB18_X4Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                      0.089     1.145    mrcore/inst/FU_MU_module/dcache_tag2_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/intc/c_araddr_reg[1][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.910%)  route 0.363ns (66.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.172     2.222    mrcore/inst/intc/aresetn
    SLICE_X82Y130        LUT2 (Prop_lut2_I0_O)        0.045     2.267 r  mrcore/inst/intc/c_araddr[1][31]_i_1/O
                         net (fo=32, routed)          0.190     2.458    mrcore/inst/intc/c_araddr[1][31]_i_1_n_0
    SLICE_X79Y131        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.828     0.828    mrcore/inst/intc/aclk
    SLICE_X79Y131        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][26]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.182     1.010    
    SLICE_X79Y131        FDRE (Hold_fdre_C_CE)       -0.039     0.971    mrcore/inst/intc/c_araddr_reg[1][26]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/intc/c_araddr_reg[1][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.910%)  route 0.363ns (66.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.172     2.222    mrcore/inst/intc/aresetn
    SLICE_X82Y130        LUT2 (Prop_lut2_I0_O)        0.045     2.267 r  mrcore/inst/intc/c_araddr[1][31]_i_1/O
                         net (fo=32, routed)          0.190     2.458    mrcore/inst/intc/c_araddr[1][31]_i_1_n_0
    SLICE_X79Y131        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.828     0.828    mrcore/inst/intc/aclk
    SLICE_X79Y131        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][31]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.182     1.010    
    SLICE_X79Y131        FDRE (Hold_fdre_C_CE)       -0.039     0.971    mrcore/inst/intc/c_araddr_reg[1][31]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/intc/c_araddr_reg[1][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.736%)  route 0.365ns (66.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.172     2.222    mrcore/inst/intc/aresetn
    SLICE_X82Y130        LUT2 (Prop_lut2_I0_O)        0.045     2.267 r  mrcore/inst/intc/c_araddr[1][31]_i_1/O
                         net (fo=32, routed)          0.193     2.461    mrcore/inst/intc/c_araddr[1][31]_i_1_n_0
    SLICE_X82Y130        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.825     0.825    mrcore/inst/intc/aclk
    SLICE_X82Y130        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][20]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.182     1.007    
    SLICE_X82Y130        FDRE (Hold_fdre_C_CE)       -0.039     0.968    mrcore/inst/intc/c_araddr_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/intc/c_araddr_reg[1][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.736%)  route 0.365ns (66.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.172     2.222    mrcore/inst/intc/aresetn
    SLICE_X82Y130        LUT2 (Prop_lut2_I0_O)        0.045     2.267 r  mrcore/inst/intc/c_araddr[1][31]_i_1/O
                         net (fo=32, routed)          0.193     2.461    mrcore/inst/intc/c_araddr[1][31]_i_1_n_0
    SLICE_X82Y130        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.825     0.825    mrcore/inst/intc/aclk
    SLICE_X82Y130        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][21]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.182     1.007    
    SLICE_X82Y130        FDRE (Hold_fdre_C_CE)       -0.039     0.968    mrcore/inst/intc/c_araddr_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mrcore/inst/intc/c_araddr_reg[1][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.736%)  route 0.365ns (66.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.909    sys_clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  resetn_reg/Q
                         net (fo=144, routed)         0.172     2.222    mrcore/inst/intc/aresetn
    SLICE_X82Y130        LUT2 (Prop_lut2_I0_O)        0.045     2.267 r  mrcore/inst/intc/c_araddr[1][31]_i_1/O
                         net (fo=32, routed)          0.193     2.461    mrcore/inst/intc/c_araddr[1][31]_i_1_n_0
    SLICE_X82Y130        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=15360, routed)       0.825     0.825    mrcore/inst/intc/aclk
    SLICE_X82Y130        FDRE                                         r  mrcore/inst/intc/c_araddr_reg[1][29]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.182     1.007    
    SLICE_X82Y130        FDRE (Hold_fdre_C_CE)       -0.039     0.968    mrcore/inst/intc/c_araddr_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.493    





