Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 29 19:19:39 2019
| Host         : luminary running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file rotinom_timing_summary_routed.rpt -pb rotinom_timing_summary_routed.pb -rpx rotinom_timing_summary_routed.rpx -warn_on_violation
| Design       : rotinom
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: agc/U24104/A/y_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: agc_div/counter_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: agc_div/counter_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: agc_div/counter_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 78 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.513        0.000                      0                24028        0.127        0.000                      0                24028        3.000        0.000                       0                 12436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk                      {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clk_div  {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clk_div  {0.000 25.000}     50.000          20.000          
clk_fpga_0               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_prop_clk_div        2.513        0.000                      0                12700        0.127        0.000                      0                12700        9.266        0.000                       0                 12432  
  clkfbout_prop_clk_div                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_prop_clk_div  clk_out1_prop_clk_div        4.512        0.000                      0                11328        0.469        0.000                      0                11328  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clk_div
  To Clock:  clk_out1_prop_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        2.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10052/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.378ns (19.578%)  route 5.660ns (80.422%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.306 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.791    -0.826    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     0.056 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.524     1.580    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_23_out[4]
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.704 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           1.141     2.845    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.746     4.715    agc/U31025/next_val_reg[11]
    SLICE_X89Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.839 f  agc/U31025/ram_i_6/O
                         net (fo=2, routed)           1.249     6.088    agc/U10064/B/dina[0]
    SLICE_X92Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.212 r  agc/U10064/B/next_val_i_1__343/O
                         net (fo=1, routed)           0.000     6.212    agc/U10052/B/next_val_reg_0
    SLICE_X92Y47         FDPE                                         r  agc/U10052/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.620     8.306    agc/U10052/B/clk_out1
    SLICE_X92Y47         FDPE                                         r  agc/U10052/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.782    
                         clock uncertainty           -0.144     8.639    
    SLICE_X92Y47         FDPE (Setup_fdpe_C_D)        0.086     8.725    agc/U10052/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11018/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 1.378ns (21.136%)  route 5.142ns (78.864%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.305 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.791    -0.826    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.056 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.297     1.353    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_23_out[6]
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.477 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.823     2.301    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.425 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           1.756     4.180    agc/U31025/next_val_reg[13]
    SLICE_X89Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.304 f  agc/U31025/ram_i_4/O
                         net (fo=2, routed)           1.265     5.570    agc/U11032/B/dina[0]
    SLICE_X91Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.694 r  agc/U11032/B/next_val_i_1__361/O
                         net (fo=1, routed)           0.000     5.694    agc/U11018/B/next_val_reg_0
    SLICE_X91Y43         FDPE                                         r  agc/U11018/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.619     8.305    agc/U11018/B/clk_out1
    SLICE_X91Y43         FDPE                                         r  agc/U11018/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.781    
                         clock uncertainty           -0.144     8.638    
    SLICE_X91Y43         FDPE (Setup_fdpe_C_D)        0.034     8.672    agc/U11018/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11018/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.378ns (21.118%)  route 5.147ns (78.882%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.305 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.774    -0.843    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     0.039 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.399     1.437    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_15_out[5]
    SLICE_X24Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.561 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.834     2.395    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.519 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.704     4.224    agc/U31025/next_val_reg[12]
    SLICE_X89Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.348 f  agc/U31025/ram_i_5/O
                         net (fo=2, routed)           1.210     5.558    agc/U11014/C/dina[0]
    SLICE_X91Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.682 r  agc/U11014/C/next_val_i_1__360/O
                         net (fo=1, routed)           0.000     5.682    agc/U11018/A/next_val_reg_0
    SLICE_X91Y43         FDPE                                         r  agc/U11018/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.619     8.305    agc/U11018/A/clk_out1
    SLICE_X91Y43         FDPE                                         r  agc/U11018/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.781    
                         clock uncertainty           -0.144     8.638    
    SLICE_X91Y43         FDPE (Setup_fdpe_C_D)        0.032     8.670    agc/U11018/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10018/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.378ns (21.343%)  route 5.079ns (78.657%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.246 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.774    -0.843    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.039 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.443     1.482    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_15_out[2]
    SLICE_X24Y15         LUT6 (Prop_lut6_I0_O)        0.124     1.606 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.797     2.403    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I3_O)        0.124     2.527 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.716     4.243    agc/U31025/next_val_reg[9]
    SLICE_X89Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.367 f  agc/U31025/ram_i_8/O
                         net (fo=2, routed)           1.123     5.489    agc/U10032/B/dina[0]
    SLICE_X87Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.613 r  agc/U10032/B/next_val_i_1__321/O
                         net (fo=1, routed)           0.000     5.613    agc/U10018/B/next_val_reg_0
    SLICE_X87Y46         FDPE                                         r  agc/U10018/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.560     8.246    agc/U10018/B/clk_out1
    SLICE_X87Y46         FDPE                                         r  agc/U10018/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.722    
                         clock uncertainty           -0.144     8.579    
    SLICE_X87Y46         FDPE (Setup_fdpe_C_D)        0.034     8.613    agc/U10018/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10052/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.378ns (21.652%)  route 4.986ns (78.348%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.306 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.791    -0.826    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.056 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.222     1.278    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_23_out[3]
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.124     1.402 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.815     2.217    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.341 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.691     4.033    agc/U31025/next_val_reg[10]
    SLICE_X89Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.157 f  agc/U31025/ram_i_7/O
                         net (fo=2, routed)           1.258     5.414    agc/U10048/C/dina[0]
    SLICE_X92Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.538 r  agc/U10048/C/next_val_i_1__342/O
                         net (fo=1, routed)           0.000     5.538    agc/U10052/A/next_val_reg_0
    SLICE_X92Y47         FDPE                                         r  agc/U10052/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.620     8.306    agc/U10052/A/clk_out1
    SLICE_X92Y47         FDPE                                         r  agc/U10052/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.782    
                         clock uncertainty           -0.144     8.639    
    SLICE_X92Y47         FDPE (Setup_fdpe_C_D)        0.082     8.721    agc/U10052/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U9052/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.378ns (22.169%)  route 4.838ns (77.831%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.245 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.791    -0.826    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.056 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.653     1.709    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_23_out[0]
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.833 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.704     2.537    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.661 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.473     4.134    agc/U31025/next_val_reg[7]
    SLICE_X83Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.258 f  agc/U31025/ram_i_10/O
                         net (fo=2, routed)           1.008     5.266    agc/U9064/B/next_val_reg_1[0]
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.390 r  agc/U9064/B/next_val_i_1__303/O
                         net (fo=1, routed)           0.000     5.390    agc/U9052/B/next_val_reg_0
    SLICE_X80Y46         FDPE                                         r  agc/U9052/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.559     8.245    agc/U9052/B/clk_out1
    SLICE_X80Y46         FDPE                                         r  agc/U9052/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.721    
                         clock uncertainty           -0.144     8.578    
    SLICE_X80Y46         FDPE (Setup_fdpe_C_D)        0.034     8.612    agc/U9052/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10018/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.378ns (22.231%)  route 4.820ns (77.769%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.246 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.791    -0.826    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.056 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.378     1.434    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_23_out[1]
    SLICE_X32Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.558 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.969     2.527    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.124     2.651 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.442     4.092    agc/U31025/next_val_reg[8]
    SLICE_X87Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.216 f  agc/U31025/ram_i_9/O
                         net (fo=2, routed)           1.032     5.248    agc/U10014/C/dina[0]
    SLICE_X87Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.372 r  agc/U10014/C/next_val_i_1__320/O
                         net (fo=1, routed)           0.000     5.372    agc/U10018/A/next_val_reg_0
    SLICE_X87Y46         FDPE                                         r  agc/U10018/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.560     8.246    agc/U10018/A/clk_out1
    SLICE_X87Y46         FDPE                                         r  agc/U10018/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.722    
                         clock uncertainty           -0.144     8.579    
    SLICE_X87Y46         FDPE (Setup_fdpe_C_D)        0.032     8.611    agc/U10018/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11052/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.378ns (22.333%)  route 4.792ns (77.667%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.298 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.697    -0.920    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882    -0.038 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.258     1.220    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[8]
    SLICE_X24Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.344 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.051     2.395    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.519 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           1.513     4.031    agc/U31001/douta[15]
    SLICE_X88Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  agc/U31001/next_val_i_3__1/O
                         net (fo=2, routed)           0.971     5.126    agc/U11048/C/next_val_reg_2
    SLICE_X90Y33         LUT5 (Prop_lut5_I2_O)        0.124     5.250 r  agc/U11048/C/next_val_i_1__381/O
                         net (fo=1, routed)           0.000     5.250    agc/U11052/A/next_val_reg_0
    SLICE_X90Y33         FDPE                                         r  agc/U11052/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.612     8.298    agc/U11052/A/clk_out1
    SLICE_X90Y33         FDPE                                         r  agc/U11052/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.774    
                         clock uncertainty           -0.144     8.631    
    SLICE_X90Y33         FDPE (Setup_fdpe_C_D)        0.082     8.713    agc/U11052/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11052/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.378ns (22.344%)  route 4.789ns (77.656%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.298 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.697    -0.920    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882    -0.038 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.258     1.220    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[8]
    SLICE_X24Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.344 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.051     2.395    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_3_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.519 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           1.513     4.031    agc/U31001/douta[15]
    SLICE_X88Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.155 r  agc/U31001/next_val_i_3__1/O
                         net (fo=2, routed)           0.968     5.123    agc/U11064/B/next_val_reg_1
    SLICE_X90Y33         LUT5 (Prop_lut5_I2_O)        0.124     5.247 r  agc/U11064/B/next_val_i_1__382/O
                         net (fo=1, routed)           0.000     5.247    agc/U11052/B/next_val_reg_0
    SLICE_X90Y33         FDPE                                         r  agc/U11052/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.612     8.298    agc/U11052/B/clk_out1
    SLICE_X90Y33         FDPE                                         r  agc/U11052/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.774    
                         clock uncertainty           -0.144     8.631    
    SLICE_X90Y33         FDPE (Setup_fdpe_C_D)        0.086     8.717    agc/U11052/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 agc/U7027/C/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U8008/A/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 0.642ns (10.817%)  route 5.293ns (89.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.237 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.723    -0.895    agc/U7027/C/clk_out1
    SLICE_X82Y29         FDPE                                         r  agc/U7027/C/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDPE (Prop_fdpe_C_Q)         0.518    -0.377 r  agc/U7027/C/y_reg/Q
                         net (fo=19, routed)          5.293     4.916    agc/U8008/A/RAG_n
    SLICE_X75Y36         LUT4 (Prop_lut4_I2_O)        0.124     5.040 r  agc/U8008/A/next_val_i_1__2199/O
                         net (fo=1, routed)           0.000     5.040    agc/U8008/A/next_val0
    SLICE_X75Y36         FDCE                                         r  agc/U8008/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.551     8.237    agc/U8008/A/clk_out1
    SLICE_X75Y36         FDCE                                         r  agc/U8008/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.814    
                         clock uncertainty           -0.144     8.671    
    SLICE_X75Y36         FDCE (Setup_fdce_C_D)        0.032     8.703    agc/U8008/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  3.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 agc/U18003/C/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U18003/C/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.021%)  route 0.272ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.554    -0.630    agc/U18003/C/clk_out1
    SLICE_X51Y54         FDPE                                         r  agc/U18003/C/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDPE (Prop_fdpe_C_Q)         0.128    -0.502 r  agc/U18003/C/y_reg/Q
                         net (fo=5, routed)           0.272    -0.231    agc/U18003/C/y_reg_0
    SLICE_X46Y54         FDPE                                         r  agc/U18003/C/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.826    -0.865    agc/U18003/C/clk_out1
    SLICE_X46Y54         FDPE                                         r  agc/U18003/C/prev_val_reg/C
                         clock pessimism              0.502    -0.363    
    SLICE_X46Y54         FDPE (Hold_fdpe_C_D)         0.005    -0.358    agc/U18003/C/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 agc/U1105/A/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U1105/A/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.231%)  route 0.315ns (65.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.561    -0.624    agc/U1105/A/clk_out1
    SLICE_X42Y47         FDPE                                         r  agc/U1105/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164    -0.460 r  agc/U1105/A/y_reg/Q
                         net (fo=5, routed)           0.315    -0.144    agc/U1105/A/F04A
    SLICE_X41Y51         FDPE                                         r  agc/U1105/A/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.827    -0.864    agc/U1105/A/clk_out1
    SLICE_X41Y51         FDPE                                         r  agc/U1105/A/prev_val_reg/C
                         clock pessimism              0.507    -0.357    
    SLICE_X41Y51         FDPE (Hold_fdpe_C_D)         0.075    -0.282    agc/U1105/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 agc/U31009/B/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.272%)  route 0.492ns (77.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.554    -0.631    agc/U31009/B/clk_out1
    SLICE_X52Y10         FDCE                                         r  agc/U31009/B/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  agc/U31009/B/y_reg/Q
                         net (fo=21, routed)          0.492     0.003    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y2          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.865    -0.825    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.502    -0.324    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.141    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 agc/U31011/E/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.402%)  route 0.518ns (78.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.549    -0.636    agc/U31011/E/clk_out1
    SLICE_X49Y28         FDCE                                         r  agc/U31011/E/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.495 r  agc/U31011/E/y_reg/Q
                         net (fo=19, routed)          0.518     0.023    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y6          RAMB18E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.881    -0.809    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X3Y6          RAMB18E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.502    -0.308    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.125    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 agc/U31011/B/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.103%)  route 0.527ns (78.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.552    -0.633    agc/U31011/B/clk_out1
    SLICE_X48Y31         FDCE                                         r  agc/U31011/B/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.492 r  agc/U31011/B/y_reg/Q
                         net (fo=19, routed)          0.527     0.036    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y6          RAMB18E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.881    -0.809    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X3Y6          RAMB18E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.502    -0.308    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.125    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 agc/U7032/B/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U7032/B/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.576    -0.609    agc/U7032/B/clk_out1
    SLICE_X87Y23         FDCE                                         r  agc/U7032/B/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  agc/U7032/B/y_reg/Q
                         net (fo=4, routed)           0.108    -0.359    agc/U7032/B/__A07_NET_191
    SLICE_X89Y24         FDCE                                         r  agc/U7032/B/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.840    -0.851    agc/U7032/B/clk_out1
    SLICE_X89Y24         FDCE                                         r  agc/U7032/B/prev_val_reg/C
                         clock pessimism              0.254    -0.597    
    SLICE_X89Y24         FDCE (Hold_fdce_C_D)         0.075    -0.522    agc/U7032/B/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 agc/U31006/B/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.242%)  route 0.523ns (78.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.560    -0.625    agc/U31006/B/clk_out1
    SLICE_X43Y5          FDCE                                         r  agc/U31006/B/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  agc/U31006/B/y_reg/Q
                         net (fo=21, routed)          0.523     0.039    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB18_X3Y6          RAMB18E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.881    -0.809    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X3Y6          RAMB18E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.502    -0.308    
    RAMB18_X3Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.125    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 agc/U1160/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U1160/A/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.987%)  route 0.136ns (49.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.558    -0.626    agc/U1160/A/clk_out1
    SLICE_X39Y55         FDCE                                         r  agc/U1160/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  agc/U1160/A/y_reg/Q
                         net (fo=3, routed)           0.136    -0.350    agc/U1160/A/CHBT03
    SLICE_X40Y54         FDCE                                         r  agc/U1160/A/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.826    -0.865    agc/U1160/A/clk_out1
    SLICE_X40Y54         FDCE                                         r  agc/U1160/A/prev_val_reg/C
                         clock pessimism              0.272    -0.592    
    SLICE_X40Y54         FDCE (Hold_fdce_C_D)         0.076    -0.516    agc/U1160/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 agc/U21050/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U21050/A/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.556    -0.629    agc/U21050/A/clk_out1
    SLICE_X47Y14         FDCE                                         r  agc/U21050/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  agc/U21050/A/y_reg/Q
                         net (fo=6, routed)           0.129    -0.359    agc/U21050/A/y_reg_0
    SLICE_X49Y15         FDCE                                         r  agc/U21050/A/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.821    -0.870    agc/U21050/A/clk_out1
    SLICE_X49Y15         FDCE                                         r  agc/U21050/A/prev_val_reg/C
                         clock pessimism              0.273    -0.597    
    SLICE_X49Y15         FDCE (Hold_fdce_C_D)         0.070    -0.527    agc/U21050/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 agc/U12047/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U12047/A/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.832%)  route 0.136ns (49.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U12047/A/clk_out1
    SLICE_X75Y26         FDCE                                         r  agc/U12047/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U12047/A/y_reg/Q
                         net (fo=4, routed)           0.136    -0.333    agc/U12047/A/__A12_NET_232
    SLICE_X77Y27         FDCE                                         r  agc/U12047/A/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.842    -0.849    agc/U12047/A/clk_out1
    SLICE_X77Y27         FDCE                                         r  agc/U12047/A/prev_val_reg/C
                         clock pessimism              0.273    -0.576    
    SLICE_X77Y27         FDCE (Hold_fdce_C_D)         0.070    -0.506    agc/U12047/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clk_div
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { prop_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB18_X1Y11     agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB18_X1Y11     agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y1      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y1      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X1Y3      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X1Y3      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y4      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y4      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X4Y4      agc/U31025/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X4Y4      agc/U31025/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X56Y38     agc/U19023/D/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X56Y38     agc/U19023/D/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X59Y38     agc/U19030/A/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X59Y38     agc/U19030/A/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X59Y38     agc/U19030/B/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X59Y38     agc/U19030/B/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X44Y11     agc/U21026/A/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X44Y11     agc/U21026/A/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X44Y11     agc/U21026/B/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X44Y11     agc/U21026/B/y_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X57Y38     agc/U19023/D/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X58Y38     agc/U19030/A/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X56Y11     agc/U31012/A/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X45Y38     agc/U1112/A/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X45Y38     agc/U1112/B/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X45Y38     agc/U1112/C/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X90Y23     agc/U3010/A/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X90Y23     agc/U3010/B/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X90Y23     agc/U3010/C/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X46Y38     agc/U18027/C/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clk_div
  To Clock:  clkfbout_prop_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { prop_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    prop_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clk_div
  To Clock:  clk_out1_prop_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        4.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U3027/F/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.712ns (15.566%)  route 3.862ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.308 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.114     2.631    agc/U18154/A/y_reg_rep__6_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I1_O)        0.293     2.924 f  agc/U18154/A/next_val_i_2__1104/O
                         net (fo=12, routed)          0.748     3.672    agc/U3027/F/next_val_reg_1
    SLICE_X104Y7         FDPE                                         f  agc/U3027/F/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.622     8.308    agc/U3027/F/clk_out1
    SLICE_X104Y7         FDPE                                         r  agc/U3027/F/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.885    
                         clock uncertainty           -0.144     8.742    
    SLICE_X104Y7         FDPE (Recov_fdpe_C_PRE)     -0.558     8.184    agc/U3027/F/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U3027/A/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.712ns (15.566%)  route 3.862ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.308 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.114     2.631    agc/U18154/A/y_reg_rep__6_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I1_O)        0.293     2.924 f  agc/U18154/A/next_val_i_2__1104/O
                         net (fo=12, routed)          0.748     3.672    agc/U3027/A/next_val_reg_1
    SLICE_X104Y7         FDCE                                         f  agc/U3027/A/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.622     8.308    agc/U3027/A/clk_out1
    SLICE_X104Y7         FDCE                                         r  agc/U3027/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.885    
                         clock uncertainty           -0.144     8.742    
    SLICE_X104Y7         FDCE (Recov_fdce_C_CLR)     -0.516     8.226    agc/U3027/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U3027/D/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.712ns (15.566%)  route 3.862ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.308 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.114     2.631    agc/U18154/A/y_reg_rep__6_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I1_O)        0.293     2.924 f  agc/U18154/A/next_val_i_2__1104/O
                         net (fo=12, routed)          0.748     3.672    agc/U3027/D/next_val_reg_1
    SLICE_X104Y7         FDCE                                         f  agc/U3027/D/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.622     8.308    agc/U3027/D/clk_out1
    SLICE_X104Y7         FDCE                                         r  agc/U3027/D/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.885    
                         clock uncertainty           -0.144     8.742    
    SLICE_X104Y7         FDCE (Recov_fdce_C_CLR)     -0.516     8.226    agc/U3027/D/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U3027/E/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.712ns (15.566%)  route 3.862ns (84.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.308 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.114     2.631    agc/U18154/A/y_reg_rep__6_0
    SLICE_X107Y8         LUT2 (Prop_lut2_I1_O)        0.293     2.924 f  agc/U18154/A/next_val_i_2__1104/O
                         net (fo=12, routed)          0.748     3.672    agc/U3027/E/next_val_reg_1
    SLICE_X104Y7         FDCE                                         f  agc/U3027/E/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.622     8.308    agc/U3027/E/clk_out1
    SLICE_X104Y7         FDCE                                         r  agc/U3027/E/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.885    
                         clock uncertainty           -0.144     8.742    
    SLICE_X104Y7         FDCE (Recov_fdce_C_CLR)     -0.516     8.226    agc/U3027/E/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U4008/F/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.744ns (16.708%)  route 3.709ns (83.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.307 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.043     2.559    agc/U18154/A/y_reg_rep__6_0
    SLICE_X99Y3          LUT2 (Prop_lut2_I1_O)        0.325     2.884 f  agc/U18154/A/next_val_i_2__1074/O
                         net (fo=12, routed)          0.666     3.550    agc/U4008/F/next_val_reg_1
    SLICE_X97Y5          FDCE                                         f  agc/U4008/F/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.621     8.307    agc/U4008/F/clk_out1
    SLICE_X97Y5          FDCE                                         r  agc/U4008/F/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.884    
                         clock uncertainty           -0.144     8.741    
    SLICE_X97Y5          FDCE (Recov_fdce_C_CLR)     -0.604     8.137    agc/U4008/F/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U4015/C/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.718ns (15.393%)  route 3.946ns (84.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.235 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         2.550     2.067    agc/U18154/A/y_reg_rep__6_0
    SLICE_X100Y9         LUT2 (Prop_lut2_I1_O)        0.299     2.366 f  agc/U18154/A/next_val_i_2__1067/O
                         net (fo=9, routed)           1.396     3.762    agc/U4015/C/next_val_reg_0
    SLICE_X86Y20         FDCE                                         f  agc/U4015/C/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.549     8.235    agc/U4015/C/clk_out1
    SLICE_X86Y20         FDCE                                         r  agc/U4015/C/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.812    
                         clock uncertainty           -0.144     8.669    
    SLICE_X86Y20         FDCE (Recov_fdce_C_CLR)     -0.314     8.355    agc/U4015/C/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U4010/A/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.712ns (16.292%)  route 3.658ns (83.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.240 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         2.460     1.977    agc/U18154/A/y_reg_rep__6_0
    SLICE_X97Y6          LUT2 (Prop_lut2_I1_O)        0.293     2.270 f  agc/U18154/A/next_val_i_2__1072/O
                         net (fo=6, routed)           1.198     3.468    agc/U4010/A/next_val_reg_0
    SLICE_X83Y14         FDCE                                         f  agc/U4010/A/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.554     8.240    agc/U4010/A/clk_out1
    SLICE_X83Y14         FDCE                                         r  agc/U4010/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.817    
                         clock uncertainty           -0.144     8.674    
    SLICE_X83Y14         FDCE (Recov_fdce_C_CLR)     -0.604     8.070    agc/U4010/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U3017/A/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.712ns (15.960%)  route 3.749ns (84.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.378 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.115     2.631    agc/U18154/A/y_reg_rep__6_0
    SLICE_X106Y9         LUT2 (Prop_lut2_I1_O)        0.293     2.924 f  agc/U18154/A/next_val_i_2__1114/O
                         net (fo=9, routed)           0.635     3.559    agc/U3017/A/next_val_reg_0
    SLICE_X107Y13        FDCE                                         f  agc/U3017/A/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.692     8.378    agc/U3017/A/clk_out1
    SLICE_X107Y13        FDCE                                         r  agc/U3017/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.955    
                         clock uncertainty           -0.144     8.812    
    SLICE_X107Y13        FDCE (Recov_fdce_C_CLR)     -0.604     8.208    agc/U3017/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U3017/B/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.712ns (15.960%)  route 3.749ns (84.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.378 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.115     2.631    agc/U18154/A/y_reg_rep__6_0
    SLICE_X106Y9         LUT2 (Prop_lut2_I1_O)        0.293     2.924 f  agc/U18154/A/next_val_i_2__1114/O
                         net (fo=9, routed)           0.635     3.559    agc/U3017/B/next_val_reg_0
    SLICE_X107Y13        FDCE                                         f  agc/U3017/B/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.692     8.378    agc/U3017/B/clk_out1
    SLICE_X107Y13        FDCE                                         r  agc/U3017/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.955    
                         clock uncertainty           -0.144     8.812    
    SLICE_X107Y13        FDCE (Recov_fdce_C_CLR)     -0.604     8.208    agc/U3017/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U3017/C/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.712ns (15.960%)  route 3.749ns (84.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.378 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.715    -0.903    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.484 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         3.115     2.631    agc/U18154/A/y_reg_rep__6_0
    SLICE_X106Y9         LUT2 (Prop_lut2_I1_O)        0.293     2.924 f  agc/U18154/A/next_val_i_2__1114/O
                         net (fo=9, routed)           0.635     3.559    agc/U3017/C/y_reg_0
    SLICE_X107Y13        FDPE                                         f  agc/U3017/C/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.692     8.378    agc/U3017/C/clk_out1
    SLICE_X107Y13        FDPE                                         r  agc/U3017/C/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.955    
                         clock uncertainty           -0.144     8.812    
    SLICE_X107Y13        FDPE (Recov_fdpe_C_PRE)     -0.558     8.254    agc/U3017/C/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  4.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U14058/B/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.358%)  route 0.470ns (71.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.551    -0.634    agc/U18154/A/clk_out1
    SLICE_X47Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  agc/U18154/A/y_reg_rep__7/Q
                         net (fo=8, routed)           0.287    -0.206    agc/U18154/A/y_reg_rep__7_n_0
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.161 f  agc/U18154/A/next_val_i_2__511/O
                         net (fo=6, routed)           0.183     0.022    agc/U14058/B/next_val_reg_1
    SLICE_X50Y27         FDCE                                         f  agc/U14058/B/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.810    -0.881    agc/U14058/B/clk_out1
    SLICE_X50Y27         FDCE                                         r  agc/U14058/B/y_reg/C
                         clock pessimism              0.502    -0.379    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.446    agc/U14058/B/y_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U14058/D/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.358%)  route 0.470ns (71.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.551    -0.634    agc/U18154/A/clk_out1
    SLICE_X47Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  agc/U18154/A/y_reg_rep__7/Q
                         net (fo=8, routed)           0.287    -0.206    agc/U18154/A/y_reg_rep__7_n_0
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.161 f  agc/U18154/A/next_val_i_2__511/O
                         net (fo=6, routed)           0.183     0.022    agc/U14058/D/next_val_reg_1
    SLICE_X50Y27         FDCE                                         f  agc/U14058/D/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.810    -0.881    agc/U14058/D/clk_out1
    SLICE_X50Y27         FDCE                                         r  agc/U14058/D/y_reg/C
                         clock pessimism              0.502    -0.379    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.446    agc/U14058/D/y_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U14058/F/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.358%)  route 0.470ns (71.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.551    -0.634    agc/U18154/A/clk_out1
    SLICE_X47Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  agc/U18154/A/y_reg_rep__7/Q
                         net (fo=8, routed)           0.287    -0.206    agc/U18154/A/y_reg_rep__7_n_0
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.161 f  agc/U18154/A/next_val_i_2__511/O
                         net (fo=6, routed)           0.183     0.022    agc/U14058/F/next_val_reg_1
    SLICE_X50Y27         FDCE                                         f  agc/U14058/F/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.810    -0.881    agc/U14058/F/clk_out1
    SLICE_X50Y27         FDCE                                         r  agc/U14058/F/y_reg/C
                         clock pessimism              0.502    -0.379    
    SLICE_X50Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.446    agc/U14058/F/y_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U18023/B/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.493%)  route 0.552ns (74.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.551    -0.634    agc/U18154/A/clk_out1
    SLICE_X47Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  agc/U18154/A/y_reg_rep__7/Q
                         net (fo=8, routed)           0.311    -0.181    agc/U18154/A/y_reg_rep__7_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.048    -0.133 f  agc/U18154/A/next_val_i_2__329/O
                         net (fo=6, routed)           0.241     0.108    agc/U18023/B/next_val_reg_0
    SLICE_X50Y35         FDCE                                         f  agc/U18023/B/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.818    -0.873    agc/U18023/B/clk_out1
    SLICE_X50Y35         FDCE                                         r  agc/U18023/B/prev_val_reg/C
                         clock pessimism              0.502    -0.371    
    SLICE_X50Y35         FDCE (Remov_fdce_C_CLR)     -0.129    -0.500    agc/U18023/B/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U18023/B/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.493%)  route 0.552ns (74.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.551    -0.634    agc/U18154/A/clk_out1
    SLICE_X47Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  agc/U18154/A/y_reg_rep__7/Q
                         net (fo=8, routed)           0.311    -0.181    agc/U18154/A/y_reg_rep__7_n_0
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.048    -0.133 f  agc/U18154/A/next_val_i_2__329/O
                         net (fo=6, routed)           0.241     0.108    agc/U18023/B/next_val_reg_0
    SLICE_X50Y35         FDCE                                         f  agc/U18023/B/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.818    -0.873    agc/U18023/B/clk_out1
    SLICE_X50Y35         FDCE                                         r  agc/U18023/B/y_reg/C
                         clock pessimism              0.502    -0.371    
    SLICE_X50Y35         FDCE (Remov_fdce_C_CLR)     -0.129    -0.500    agc/U18023/B/y_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U15023/A/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.992%)  route 0.395ns (68.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg_rep__1/Q
                         net (fo=125, routed)         0.267    -0.203    agc/U18154/A/y_reg_rep__1_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.158 f  agc/U18154/A/next_val_i_2__488/O
                         net (fo=9, routed)           0.129    -0.029    agc/U15023/A/next_val_reg_0
    SLICE_X54Y29         FDCE                                         f  agc/U15023/A/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.837    -0.854    agc/U15023/A/clk_out1
    SLICE_X54Y29         FDCE                                         r  agc/U15023/A/prev_val_reg/C
                         clock pessimism              0.273    -0.581    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    agc/U15023/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U15023/A/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.992%)  route 0.395ns (68.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg_rep__1/Q
                         net (fo=125, routed)         0.267    -0.203    agc/U18154/A/y_reg_rep__1_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.158 f  agc/U18154/A/next_val_i_2__488/O
                         net (fo=9, routed)           0.129    -0.029    agc/U15023/A/next_val_reg_0
    SLICE_X54Y29         FDCE                                         f  agc/U15023/A/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.837    -0.854    agc/U15023/A/clk_out1
    SLICE_X54Y29         FDCE                                         r  agc/U15023/A/y_reg/C
                         clock pessimism              0.273    -0.581    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    agc/U15023/A/y_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U15023/B/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.992%)  route 0.395ns (68.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg_rep__1/Q
                         net (fo=125, routed)         0.267    -0.203    agc/U18154/A/y_reg_rep__1_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.158 f  agc/U18154/A/next_val_i_2__488/O
                         net (fo=9, routed)           0.129    -0.029    agc/U15023/B/next_val_reg_0
    SLICE_X54Y29         FDCE                                         f  agc/U15023/B/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.837    -0.854    agc/U15023/B/clk_out1
    SLICE_X54Y29         FDCE                                         r  agc/U15023/B/prev_val_reg/C
                         clock pessimism              0.273    -0.581    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    agc/U15023/B/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U15023/B/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.992%)  route 0.395ns (68.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg_rep__1/Q
                         net (fo=125, routed)         0.267    -0.203    agc/U18154/A/y_reg_rep__1_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.158 f  agc/U18154/A/next_val_i_2__488/O
                         net (fo=9, routed)           0.129    -0.029    agc/U15023/B/next_val_reg_0
    SLICE_X54Y29         FDCE                                         f  agc/U15023/B/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.837    -0.854    agc/U15023/B/clk_out1
    SLICE_X54Y29         FDCE                                         r  agc/U15023/B/y_reg/C
                         clock pessimism              0.273    -0.581    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    agc/U15023/B/y_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U15023/C/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (31.992%)  route 0.395ns (68.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X63Y29         FDCE                                         r  agc/U18154/A/y_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg_rep__1/Q
                         net (fo=125, routed)         0.267    -0.203    agc/U18154/A/y_reg_rep__1_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.158 f  agc/U18154/A/next_val_i_2__488/O
                         net (fo=9, routed)           0.129    -0.029    agc/U15023/C/next_val_reg_0
    SLICE_X54Y29         FDCE                                         f  agc/U15023/C/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.837    -0.854    agc/U15023/C/clk_out1
    SLICE_X54Y29         FDCE                                         r  agc/U15023/C/prev_val_reg/C
                         clock pessimism              0.273    -0.581    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.648    agc/U15023/C/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.618    





