<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_BYTE_IN: FDCPE port map (BYTE_IN,BYTE_IN_D,NOT SCLK,RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BYTE_IN_D <= (XLXI_29/BITCNT(0) AND XLXI_29/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/BITCNT(1) AND NOT XLXI_29/BITCNT(3));
</td></tr><tr><td>
FTCPE_CLK_50: FTCPE port map (CLK_50,'1',ECLK,'0','0',CLK_50_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_50_CE <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_15/r_reg(2));
</td></tr><tr><td>
FDCPE_DIR: FDCPE port map (DIR,XLXI_2/rotary_left,ECLK,'0','0',XLXI_2/rotary_event);
</td></tr><tr><td>
FDCPE_IRQ: FDCPE port map (IRQ,XLXI_2/internal_detent,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_LED0: FDCPE port map (LED(0),XLXI_29/SPIDATA_IN(0),BYTE_IN,'0','0',LED_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_CE(0) <= (XLXI_29/DEVCMD(0) AND NOT XLXI_29/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/DEVCMD(2) AND NOT XLXI_29/DEVCMD(3) AND NOT XLXI_29/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/DEVCMD(5) AND NOT XLXI_29/DEVCMD(6) AND NOT XLXI_29/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_LED1: FDCPE port map (LED(1),XLXI_29/SPIDATA_IN(1),BYTE_IN,'0','0',LED_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_CE(1) <= (XLXI_29/DEVCMD(0) AND NOT XLXI_29/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/DEVCMD(2) AND NOT XLXI_29/DEVCMD(3) AND NOT XLXI_29/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/DEVCMD(5) AND NOT XLXI_29/DEVCMD(6) AND NOT XLXI_29/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_LED2: FDCPE port map (LED(2),XLXI_29/SPIDATA_IN(2),BYTE_IN,'0','0',LED_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_CE(2) <= (XLXI_29/DEVCMD(0) AND NOT XLXI_29/DEVCMD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/DEVCMD(2) AND NOT XLXI_29/DEVCMD(3) AND NOT XLXI_29/DEVCMD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/DEVCMD(5) AND NOT XLXI_29/DEVCMD(6) AND NOT XLXI_29/DEVCMD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/CMDDATA);
</td></tr><tr><td>
</td></tr><tr><td>
LED_0 <= (CLK_50 AND LED(0));
</td></tr><tr><td>
</td></tr><tr><td>
LED_1 <= (CLK_50 AND LED(1));
</td></tr><tr><td>
</td></tr><tr><td>
LED_2 <= (CLK_50 AND LED(2));
</td></tr><tr><td>
FDCPE_MISO: FDCPE port map (MISO,MISO_D,SCLK,'0','0',NOT SS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MISO_D <= ((XLXI_29/BITCNT(0) AND XLXI_29/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/BITCNT(1) AND XLXI_29/SPIDATA_OUT(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_29/BITCNT(0) AND XLXI_29/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/BITCNT(1) AND XLXI_29/SPIDATA_OUT(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_29/BITCNT(0) AND NOT XLXI_29/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/BITCNT(1) AND XLXI_29/SPIDATA_OUT(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_29/BITCNT(0) AND NOT XLXI_29/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/SPIDATA_OUT(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_29/BITCNT(0) AND XLXI_29/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/SPIDATA_OUT(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_29/BITCNT(2) AND XLXI_29/BITCNT(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/SPIDATA_OUT(3)));
</td></tr><tr><td>
FTCPE_XLXI_15/r_reg0: FTCPE port map (XLXI_15/r_reg(0),XLXI_15/r_reg_T(0),ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_15/r_reg_T(0) <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_15/r_reg(2));
</td></tr><tr><td>
FTCPE_XLXI_15/r_reg1: FTCPE port map (XLXI_15/r_reg(1),XLXI_15/r_reg(0),ECLK,'0','0');
</td></tr><tr><td>
FTCPE_XLXI_15/r_reg2: FTCPE port map (XLXI_15/r_reg(2),XLXI_15/r_reg_T(2),ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_15/r_reg_T(2) <= ((XLXI_15/r_reg(0) AND XLXI_15/r_reg(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_15/r_reg(2)));
</td></tr><tr><td>
FDCPE_XLXI_2/delay_rotary_q1: FDCPE port map (XLXI_2/delay_rotary_q1,XLXI_2/rotary_q1,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/internal_detent: FDCPE port map (XLXI_2/internal_detent,XLXI_2/rotary_event,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_a_in: FDCPE port map (XLXI_2/rotary_a_in,PHA,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_b_in: FDCPE port map (XLXI_2/rotary_b_in,PHB,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_event: FDCPE port map (XLXI_2/rotary_event,XLXI_2/rotary_event_D,ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_event_D <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_in0: FDCPE port map (XLXI_2/rotary_in(0),XLXI_2/rotary_a_in,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_in1: FDCPE port map (XLXI_2/rotary_in(1),XLXI_2/rotary_b_in,ECLK,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/rotary_left: FDCPE port map (XLXI_2/rotary_left,XLXI_2/rotary_q2,ECLK,'0','0',XLXI_2/rotary_left_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_left_CE <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);
</td></tr><tr><td>
FTCPE_XLXI_2/rotary_q1: FTCPE port map (XLXI_2/rotary_q1,XLXI_2/rotary_q1_T,ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_q1_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/rotary_in(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/rotary_in(0)));
</td></tr><tr><td>
FTCPE_XLXI_2/rotary_q2: FTCPE port map (XLXI_2/rotary_q2,XLXI_2/rotary_q2_T,ECLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/rotary_q2_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/rotary_in(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/rotary_in(0)));
</td></tr><tr><td>
FTCPE_XLXI_29/BITCNT0: FTCPE port map (XLXI_29/BITCNT(0),'1',NOT SCLK,RESET,'0');
</td></tr><tr><td>
FTCPE_XLXI_29/BITCNT1: FTCPE port map (XLXI_29/BITCNT(1),XLXI_29/BITCNT(0),NOT SCLK,RESET,'0');
</td></tr><tr><td>
FTCPE_XLXI_29/BITCNT2: FTCPE port map (XLXI_29/BITCNT(2),XLXI_29/BITCNT_T(2),NOT SCLK,RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_29/BITCNT_T(2) <= (XLXI_29/BITCNT(0) AND XLXI_29/BITCNT(1));
</td></tr><tr><td>
FTCPE_XLXI_29/BITCNT3: FTCPE port map (XLXI_29/BITCNT(3),XLXI_29/BITCNT_T(3),NOT SCLK,RESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_29/BITCNT_T(3) <= (XLXI_29/BITCNT(0) AND XLXI_29/BITCNT(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/BITCNT(1) AND XLXI_29/BITCNT(3));
</td></tr><tr><td>
FTCPE_XLXI_29/CMDDATA: FTCPE port map (XLXI_29/CMDDATA,'1',BYTE_IN,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD0: FDCPE port map (XLXI_29/DEVCMD(0),XLXI_29/SPIDATA_IN(0),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD1: FDCPE port map (XLXI_29/DEVCMD(1),XLXI_29/SPIDATA_IN(1),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD2: FDCPE port map (XLXI_29/DEVCMD(2),XLXI_29/SPIDATA_IN(2),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD3: FDCPE port map (XLXI_29/DEVCMD(3),XLXI_29/SPIDATA_IN(3),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD4: FDCPE port map (XLXI_29/DEVCMD(4),XLXI_29/SPIDATA_IN(4),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD5: FDCPE port map (XLXI_29/DEVCMD(5),XLXI_29/SPIDATA_IN(5),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD6: FDCPE port map (XLXI_29/DEVCMD(6),XLXI_29/SPIDATA_IN(6),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/DEVCMD7: FDCPE port map (XLXI_29/DEVCMD(7),XLXI_29/SPIDATA_IN(7),BYTE_IN,'0','0',NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN0: FDCPE port map (XLXI_29/SPIDATA_IN(0),XLXI_29/SPIDATA_IN(1),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN1: FDCPE port map (XLXI_29/SPIDATA_IN(1),XLXI_29/SPIDATA_IN(2),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN2: FDCPE port map (XLXI_29/SPIDATA_IN(2),XLXI_29/SPIDATA_IN(3),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN3: FDCPE port map (XLXI_29/SPIDATA_IN(3),XLXI_29/SPIDATA_IN(4),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN4: FDCPE port map (XLXI_29/SPIDATA_IN(4),XLXI_29/SPIDATA_IN(5),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN5: FDCPE port map (XLXI_29/SPIDATA_IN(5),XLXI_29/SPIDATA_IN(6),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN6: FDCPE port map (XLXI_29/SPIDATA_IN(6),XLXI_29/SPIDATA_IN(7),SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_IN7: FDCPE port map (XLXI_29/SPIDATA_IN(7),MOSI,SCLK,'0','0',NOT SS);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_OUT0: FDCPE port map (XLXI_29/SPIDATA_OUT(0),XLXI_29/SPIDATA_OUT_D(0),BYTE_IN,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_29/SPIDATA_OUT_D(0) <= ((NOT XLXI_29/SPIDATA_IN(2) AND NOT XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(3) AND NOT XLXI_29/SPIDATA_IN(4) AND NOT XLXI_29/SPIDATA_IN(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7) AND NOT XLXI_29/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_29/SPIDATA_IN(2) AND XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(3) AND NOT XLXI_29/SPIDATA_IN(4) AND NOT XLXI_29/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(5) AND NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/CMDDATA));
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_OUT3: FDCPE port map (XLXI_29/SPIDATA_OUT(3),XLXI_29/SPIDATA_OUT_D(3),BYTE_IN,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_29/SPIDATA_OUT_D(3) <= (NOT XLXI_29/SPIDATA_IN(2) AND NOT XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/SPIDATA_IN(3) AND XLXI_29/SPIDATA_IN(4) AND XLXI_29/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(5) AND NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_OUT5: FDCPE port map (XLXI_29/SPIDATA_OUT(5),XLXI_29/SPIDATA_OUT_D(5),BYTE_IN,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_29/SPIDATA_OUT_D(5) <= ((XLXI_29/SPIDATA_IN(2) AND XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(3) AND NOT XLXI_29/SPIDATA_IN(4) AND NOT XLXI_29/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(5) AND NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_29/SPIDATA_IN(2) AND NOT XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_29/SPIDATA_IN(3) AND XLXI_29/SPIDATA_IN(4) AND XLXI_29/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(5) AND NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/CMDDATA));
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_OUT6: FDCPE port map (XLXI_29/SPIDATA_OUT(6),XLXI_29/SPIDATA_OUT_D(6),BYTE_IN,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_29/SPIDATA_OUT_D(6) <= (XLXI_29/SPIDATA_IN(2) AND XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(3) AND NOT XLXI_29/SPIDATA_IN(4) AND NOT XLXI_29/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(5) AND NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/CMDDATA);
</td></tr><tr><td>
FDCPE_XLXI_29/SPIDATA_OUT7: FDCPE port map (XLXI_29/SPIDATA_OUT(7),XLXI_29/SPIDATA_OUT_D(7),BYTE_IN,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_29/SPIDATA_OUT_D(7) <= ((XLXI_29/CMDDATA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT XLXI_29/SPIDATA_IN(2) AND NOT XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(3) AND NOT XLXI_29/SPIDATA_IN(4) AND NOT XLXI_29/SPIDATA_IN(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (XLXI_29/SPIDATA_IN(2) AND XLXI_29/SPIDATA_IN(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(3) AND NOT XLXI_29/SPIDATA_IN(4) AND NOT XLXI_29/SPIDATA_IN(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_29/SPIDATA_IN(5) AND NOT XLXI_29/SPIDATA_IN(6) AND NOT XLXI_29/SPIDATA_IN(7)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
