vdel -all -lib work
source reg_file_test.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:05:32 on May 10,2022
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 07:05:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:05:32 on May 10,2022
# vlog -reportprogress 300 ./reg_file_tb.sv 
# -- Compiling module reg_file_tb
# 
# Top level modules:
# 	reg_file_tb
# End time: 07:05:32 on May 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -lib work -t ps -voptargs=""+acc"" reg_file_tb 
# Start time: 07:05:32 on May 10,2022
# Loading sv_std.std
# Loading work.reg_file_tb
# Loading work.reg_file
# ** Warning: (vsim-3839) ./reg_file_tb.sv(45): Variable '/reg_file_tb/rd2', driven via a port connection, is multiply driven. See ./reg_file_tb.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /reg_file_tb File: ./reg_file_tb.sv
# ** Warning: (vsim-3839) ./reg_file_tb.sv(44): Variable '/reg_file_tb/rd1', driven via a port connection, is multiply driven. See ./reg_file_tb.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /reg_file_tb File: ./reg_file_tb.sv
# ** Warning: (vsim-3839) ./reg_file_tb.sv(43): Variable '/reg_file_tb/rd0', driven via a port connection, is multiply driven. See ./reg_file_tb.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /reg_file_tb File: ./reg_file_tb.sv
# WARNING: No extended dataflow license exists
add wave -position end sim:/reg_file_tb/*
run -all
# ** Note: $stop    : ./reg_file_tb.sv(110)
#    Time: 328 ns  Iteration: 0  Instance: /reg_file_tb
# Break in Module reg_file_tb at ./reg_file_tb.sv line 110
# End time: 07:07:40 on May 10,2022, Elapsed time: 0:02:08
# Errors: 0, Warnings: 4
