#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 14 16:17:16 2022
# Process ID: 420
# Current directory: E:/Other computers/My Laptop/Counting_unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10800 E:\Other computers\My Laptop\Counting_unit\counting_unit.xpr
# Log file: E:/Other computers/My Laptop/Counting_unit/vivado.log
# Journal file: E:/Other computers/My Laptop/Counting_unit\vivado.jou
# Running On: PHY-107106DT, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 17049 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Other computers/My Laptop/Counting_unit/counting_unit.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/Codes/Vivado/Counting_unit' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1593.273 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.090 ; gain = 211.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/baud_gen.v:23]
	Parameter baud_rate bound to: 4000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/baud_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'listen' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/listen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'listen' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/listen.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_fold_coincidence' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/two_fold_coincidence.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_fold_coincidence' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/two_fold_coincidence.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_fold_coincidence' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/three_fold_coincidence.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_fold_coincidence' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/three_fold_coincidence.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_pulses' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:23]
WARNING: [Synth 8-567] referenced signal 'batch_done' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:30]
WARNING: [Synth 8-567] referenced signal 'q' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:30]
WARNING: [Synth 8-567] referenced signal 'raw_pulses' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:30]
INFO: [Synth 8-6155] done synthesizing module 'count_pulses' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:23]
INFO: [Synth 8-6157] synthesizing module 'out_select_mux' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:23]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'bp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'ap' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'ab' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'abp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'apb' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'apbp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'abbp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
INFO: [Synth 8-6155] done synthesizing module 'out_select_mux' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'batch_monitor' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:23]
WARNING: [Synth 8-567] referenced signal 'selection' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:31]
WARNING: [Synth 8-567] referenced signal 'packet_bit_count' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:31]
INFO: [Synth 8-6155] done synthesizing module 'batch_monitor' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_shuffle' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/output_shuffle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_shuffle' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/output_shuffle.v:23]
INFO: [Synth 8-6157] synthesizing module 'send_byte' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/send_byte.v:23]
	Parameter data_bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'send_byte' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/send_byte.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'ans_reg' and it is trimmed from '8' to '1' bits. [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/two_fold_coincidence.v:29]
WARNING: [Synth 8-3936] Found unconnected internal register 'ans_reg' and it is trimmed from '8' to '1' bits. [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/three_fold_coincidence.v:31]
WARNING: [Synth 8-7129] Port clk in module batch_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module count_pulses is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1887.285 ; gain = 294.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1887.285 ; gain = 294.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1887.285 ; gain = 294.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1887.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/constrs_1/imports/Nexys A7 Resources/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/constrs_1/imports/Nexys A7 Resources/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1967.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2024.230 ; gain = 430.957
23 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2024.230 ; gain = 430.957
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Nov 14 16:20:28 2022] Launched impl_1...
Run output will be captured here: E:/Other computers/My Laptop/Counting_unit/counting_unit.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2033.191 ; gain = 0.715
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 14 16:25:23 2022] Launched impl_1...
Run output will be captured here: E:/Other computers/My Laptop/Counting_unit/counting_unit.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2403.906 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2403.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2484.449 ; gain = 427.668
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.531 ; gain = 106.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/baud_gen.v:23]
	Parameter baud_rate bound to: 4000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/baud_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'listen' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/listen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'listen' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/listen.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_fold_coincidence' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/two_fold_coincidence.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_fold_coincidence' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/two_fold_coincidence.v:23]
INFO: [Synth 8-6157] synthesizing module 'three_fold_coincidence' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/three_fold_coincidence.v:23]
INFO: [Synth 8-6155] done synthesizing module 'three_fold_coincidence' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/three_fold_coincidence.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_pulses' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:23]
WARNING: [Synth 8-567] referenced signal 'batch_done' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:30]
WARNING: [Synth 8-567] referenced signal 'q' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:30]
WARNING: [Synth 8-567] referenced signal 'raw_pulses' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:30]
INFO: [Synth 8-6155] done synthesizing module 'count_pulses' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/count_pulses.v:23]
INFO: [Synth 8-6157] synthesizing module 'out_select_mux' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:23]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'bp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'ap' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'ab' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'abp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'apb' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'apbp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
WARNING: [Synth 8-567] referenced signal 'abbp' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:30]
INFO: [Synth 8-6155] done synthesizing module 'out_select_mux' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/out_select_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'batch_monitor' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:23]
WARNING: [Synth 8-567] referenced signal 'selection' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:31]
WARNING: [Synth 8-567] referenced signal 'packet_bit_count' should be on the sensitivity list [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:31]
INFO: [Synth 8-6155] done synthesizing module 'batch_monitor' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/batch_monitor.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_shuffle' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/output_shuffle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_shuffle' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/output_shuffle.v:23]
INFO: [Synth 8-6157] synthesizing module 'send_byte' [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/send_byte.v:23]
	Parameter data_bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'send_byte' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/send_byte.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'ans_reg' and it is trimmed from '8' to '1' bits. [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/two_fold_coincidence.v:29]
WARNING: [Synth 8-3936] Found unconnected internal register 'ans_reg' and it is trimmed from '8' to '1' bits. [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/sources_1/new/three_fold_coincidence.v:31]
WARNING: [Synth 8-7129] Port clk in module batch_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module count_pulses is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2695.191 ; gain = 186.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.496 ; gain = 209.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.496 ; gain = 209.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2718.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/constrs_1/imports/Nexys A7 Resources/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [E:/Other computers/My Laptop/Counting_unit/counting_unit.srcs/constrs_1/imports/Nexys A7 Resources/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2831.168 ; gain = 322.258
22 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2831.168 ; gain = 322.258
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-00:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.934 ; gain = 7.766
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B17B36A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4898.000 ; gain = 2059.066
set_property PROGRAM.FILE {E:/Other computers/My Laptop/Counting_unit/counting_unit.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B17B36A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B17B36A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B17B36A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B17B36A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Other computers/My Laptop/Counting_unit/counting_unit.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_design impl_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B17B36A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B17B36A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 12:32:34 2022...
