{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557941088122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557941088122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 12:24:47 2019 " "Processing started: Wed May 15 12:24:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557941088122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557941088122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica3MxV -c Top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica3MxV -c Top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557941088122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557941088536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_dual_port_ram_dual_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/simple_dual_port_ram_dual_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "src/simple_dual_port_ram_dual_clock.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/simple_dual_port_ram_dual_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/one_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/one_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 One_Shot " "Found entity 1: One_Shot" {  } { { "src/One_Shot.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/One_Shot.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piso_msb.sv(37) " "Verilog HDL information at piso_msb.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "src/piso_msb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/piso_msb.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1557941097983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/piso_msb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/piso_msb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso_msb " "Found entity 1: piso_msb" {  } { { "src/piso_msb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/piso_msb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_timer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_timer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_timer_tb " "Found entity 1: uart_timer_tb" {  } { { "src/uart_timer_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_timer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_reciever.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_reciever.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_reciever " "Found entity 1: uart_reciever" {  } { { "src/uart_reciever.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_reciever.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/topuart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/topuart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopUart " "Found entity 1: TopUart" {  } { { "src/TopUart.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/TopUart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "src/uart_transmitter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datatypes.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/datatypes.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypes (SystemVerilog) " "Found design unit 1: DataTypes (SystemVerilog)" {  } { { "src/DataTypes.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/DataTypes.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "src/uart_tx_fsm.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_timer " "Found entity 1: uart_timer" {  } { { "src/uart_timer.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_bit_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bit_counter " "Found entity 1: uart_bit_counter" {  } { { "src/uart_bit_counter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_bit_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_parity_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_parity_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_parity_mod " "Found entity 1: uart_parity_mod" {  } { { "src/uart_parity_mod.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_parity_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941097999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941097999 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 uart_transmitter_tb.sv(26) " "Verilog HDL Expression warning at uart_transmitter_tb.sv(26): truncated literal to match 8 bits" {  } { { "src/uart_transmitter_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557941098003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_transmitter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_transmitter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter_tb " "Found entity 1: uart_transmitter_tb" {  } { { "src/uart_transmitter_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/graytobin.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/graytobin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grayToBin " "Found entity 1: grayToBin" {  } { { "src/grayToBin.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/grayToBin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bintogray.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bintogray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binToGray " "Found entity 1: binToGray" {  } { { "src/binToGray.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/binToGray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "src/flipflop.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dualff.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/dualff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualFF " "Found entity 1: dualFF" {  } { { "src/dualFF.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/dualFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circularfifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/circularfifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circularfifo " "Found entity 1: circularfifo" {  } { { "src/circularfifo.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointers.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pointers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pointers " "Found entity 1: pointers" {  } { { "src/pointers.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/pointers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/readpointers.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/readpointers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readpointers " "Found entity 1: readpointers" {  } { { "src/readpointers.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/readpointers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uarttoprocessorcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uarttoprocessorcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartToProcessorComp " "Found entity 1: uartToProcessorComp" {  } { { "src/uartToProcessorComp.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "src/Comparator.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/Comparator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processortouartcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processortouartcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorToUartComp " "Found entity 1: processorToUartComp" {  } { { "src/processorToUartComp.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/processorToUartComp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098027 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(35) " "Verilog HDL Expression warning at circularfifo_tb.sv(35): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557941098027 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(39) " "Verilog HDL Expression warning at circularfifo_tb.sv(39): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557941098027 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(43) " "Verilog HDL Expression warning at circularfifo_tb.sv(43): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557941098027 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(47) " "Verilog HDL Expression warning at circularfifo_tb.sv(47): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557941098027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circularfifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/circularfifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circularfifo_tb " "Found entity 1: circularfifo_tb" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circularfifo_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/circularfifo_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circularfifo_if " "Found entity 1: circularfifo_if" {  } { { "src/circularfifo_if.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557941098031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557941098031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circularfifo " "Elaborating entity \"circularfifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557941098069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock simple_dual_port_ram_dual_clock:RAM1 " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"simple_dual_port_ram_dual_clock:RAM1\"" {  } { { "src/circularfifo.sv" "RAM1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointers pointers:wpointers " "Elaborating entity \"pointers\" for hierarchy \"pointers:wpointers\"" {  } { { "src/circularfifo.sv" "wpointers" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pointers.sv(32) " "Verilog HDL assignment warning at pointers.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "src/pointers.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/pointers.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557941098181 "|circularfifo|pointers:wpointers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readpointers readpointers:rpointers " "Elaborating entity \"readpointers\" for hierarchy \"readpointers:rpointers\"" {  } { { "src/circularfifo.sv" "rpointers" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartToProcessorComp uartToProcessorComp:utpc1 " "Elaborating entity \"uartToProcessorComp\" for hierarchy \"uartToProcessorComp:utpc1\"" {  } { { "src/circularfifo.sv" "utpc1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToGray uartToProcessorComp:utpc1\|binToGray:bin2gray " "Elaborating entity \"binToGray\" for hierarchy \"uartToProcessorComp:utpc1\|binToGray:bin2gray\"" {  } { { "src/uartToProcessorComp.sv" "bin2gray" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualFF uartToProcessorComp:utpc1\|dualFF:FF1 " "Elaborating entity \"dualFF\" for hierarchy \"uartToProcessorComp:utpc1\|dualFF:FF1\"" {  } { { "src/uartToProcessorComp.sv" "FF1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop uartToProcessorComp:utpc1\|dualFF:FF1\|flipflop:ff1 " "Elaborating entity \"flipflop\" for hierarchy \"uartToProcessorComp:utpc1\|dualFF:FF1\|flipflop:ff1\"" {  } { { "src/dualFF.sv" "ff1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/dualFF.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayToBin uartToProcessorComp:utpc1\|grayToBin:gray2bin " "Elaborating entity \"grayToBin\" for hierarchy \"uartToProcessorComp:utpc1\|grayToBin:gray2bin\"" {  } { { "src/uartToProcessorComp.sv" "gray2bin" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator uartToProcessorComp:utpc1\|Comparator:comp1 " "Elaborating entity \"Comparator\" for hierarchy \"uartToProcessorComp:utpc1\|Comparator:comp1\"" {  } { { "src/uartToProcessorComp.sv" "comp1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorToUartComp processorToUartComp:ptuc1 " "Elaborating entity \"processorToUartComp\" for hierarchy \"processorToUartComp:ptuc1\"" {  } { { "src/circularfifo.sv" "ptuc1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557941098389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1557941098657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557941098693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 12:24:58 2019 " "Processing ended: Wed May 15 12:24:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557941098693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557941098693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557941098693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557941098693 ""}
