	 loadI 1 	=> r0 
	 loadI 97 	=> r2 
	 addI r2, 1 	=> r3 
	 i2c r3 	=> r1 
	 loadI 2 	=> r7 
	 subI r7, 1 	=> r5 
	 loadI 10 	=> r6 
	 i2i r5 	=> r4 
	 loadI 5 	=> r8 
	 subI r8, 2 	=> r5 
	 mult r5, r6 	=> r5 
	 add r5, r4 	=> r4 
	 multI r6, 9 	=> r6 
	 loadI 7 	=> r9 
	 subI r9, 3 	=> r5 
	 mult r5, r6 	=> r5 
	 add r5, r4 	=> r4 
	 multI r4, 4 	=> r4 
	 loadI 2 	=> r10 
	 storeAI r10 	=> r4, 12 
	 loadI 2 	=> r14 
	 subI r14, 1 	=> r12 
	 loadI 10 	=> r13 
	 i2i r12 	=> r11 
	 loadI 5 	=> r15 
	 subI r15, 2 	=> r12 
	 mult r12, r13 	=> r12 
	 add r12, r11 	=> r11 
	 multI r13, 9 	=> r13 
	 loadI 7 	=> r16 
	 subI r16, 3 	=> r12 
	 mult r12, r13 	=> r12 
	 add r12, r11 	=> r11 
	 multI r11, 4 	=> r11 
	 loadAI r11, 12 	=> r17 
	 write 	 r17
	 loadI 1 	=> r22 
	 subI r22, 1 	=> r20 
	 i2i r20 	=> r19 
	 cread 	=> r23
	 cstoreAI r23 	=> r19, 0 
	 loadI 1 	=> r27 
	 subI r27, 1 	=> r25 
	 i2i r25 	=> r24 
	 cloadAI r24, 0 	=> r28 
	 cwrite 	 r28
