$date
	Wed Aug 21 10:17:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module t1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
0#
1"
#10
0"
1$
#15
1!
1"
#20
0"
0$
#25
1"
#30
0"
1$
#35
0!
1"
#40
0"
0$
#45
1"
#50
0"
1$
#55
1!
1"
#60
0"
0$
#65
1"
#70
0"
1$
#75
0!
1"
#80
0"
0$
#85
1"
#90
0"
1$
#95
1!
1"
#100
0"
0$
