#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027ff12e2490 .scope module, "tb_datapath" "tb_datapath" 2 3;
 .timescale -9 -12;
v0000027ff13869d0_0 .var "ALUControl", 2 0;
v0000027ff1386ed0_0 .var "addr1", 1 0;
v0000027ff1386a70_0 .var "addr2", 1 0;
v0000027ff1385490_0 .var "addr3", 1 0;
v0000027ff13857b0_0 .var "clk", 0 0;
v0000027ff1385c10_0 .net "result", 31 0, v0000027ff13327f0_0;  1 drivers
v0000027ff1385e90_0 .var "rst", 0 0;
v0000027ff1385990_0 .var "wr", 0 0;
S_0000027ff12e2620 .scope module, "dut" "Datapath" 2 14, 3 5 0, S_0000027ff12e2490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 2 "addr1";
    .port_info 4 /INPUT 2 "addr2";
    .port_info 5 /INPUT 2 "addr3";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /OUTPUT 32 "result";
v0000027ff1386430_0 .net "ALUControl", 2 0, v0000027ff13869d0_0;  1 drivers
v0000027ff1385df0_0 .net "addr1", 1 0, v0000027ff1386ed0_0;  1 drivers
v0000027ff1386b10_0 .net "addr2", 1 0, v0000027ff1386a70_0;  1 drivers
v0000027ff1386750_0 .net "addr3", 1 0, v0000027ff1385490_0;  1 drivers
v0000027ff1385530_0 .net "clk", 0 0, v0000027ff13857b0_0;  1 drivers
v0000027ff1385350_0 .net "data1", 31 0, L_0000027ff130ede0;  1 drivers
v0000027ff13866b0_0 .net "data2", 31 0, L_0000027ff130eec0;  1 drivers
v0000027ff13853f0_0 .net "result", 31 0, v0000027ff13327f0_0;  alias, 1 drivers
v0000027ff1386930_0 .net "rst", 0 0, v0000027ff1385e90_0;  1 drivers
v0000027ff1385b70_0 .net "wr", 0 0, v0000027ff1385990_0;  1 drivers
S_0000027ff1326590 .scope module, "alu" "ALU" 3 29, 4 65 0, S_0000027ff12e2620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "result";
v0000027ff1386070_0 .net "ALUControl", 2 0, v0000027ff13869d0_0;  alias, 1 drivers
v0000027ff1386e30_0 .net "a", 31 0, L_0000027ff130ede0;  alias, 1 drivers
v0000027ff13850d0_0 .net "addResult", 31 0, L_0000027ff130f780;  1 drivers
v0000027ff1386390_0 .net "andResult", 31 0, L_0000027ff130efa0;  1 drivers
v0000027ff1385850_0 .net "b", 31 0, L_0000027ff130eec0;  alias, 1 drivers
v0000027ff1386f70_0 .net "result", 31 0, v0000027ff13327f0_0;  alias, 1 drivers
v0000027ff1386610_0 .net "sltResult", 31 0, L_0000027ff138a090;  1 drivers
v0000027ff1385710_0 .net "subResult", 31 0, L_0000027ff130f400;  1 drivers
v0000027ff1386110_0 .net "xorResult", 31 0, L_0000027ff130ebb0;  1 drivers
S_0000027ff1326720 .scope module, "add_inst" "Adder" 4 73, 4 4 0, S_0000027ff1326590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "subtract";
    .port_info 3 /OUTPUT 32 "result";
L_0000027ff130f780 .functor BUFT 32, L_0000027ff138a3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ff1332070_0 .net *"_ivl_0", 31 0, L_0000027ff1389370;  1 drivers
v0000027ff1332c50_0 .net *"_ivl_2", 31 0, L_0000027ff138a3b0;  1 drivers
v0000027ff13329d0_0 .net "a", 31 0, L_0000027ff130ede0;  alias, 1 drivers
v0000027ff1332250_0 .net "b", 31 0, L_0000027ff130eec0;  alias, 1 drivers
v0000027ff13322f0_0 .net "result", 31 0, L_0000027ff130f780;  alias, 1 drivers
L_0000027ff13d0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027ff1332110_0 .net "subtract", 0 0, L_0000027ff13d0118;  1 drivers
L_0000027ff1389370 .arith/sub 32, L_0000027ff130ede0, L_0000027ff130eec0;
L_0000027ff138a3b0 .arith/sum 32, L_0000027ff130ede0, L_0000027ff130eec0;
S_0000027ff1317fe0 .scope module, "and_inst" "AndOp" 4 75, 4 15 0, S_0000027ff1326590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_0000027ff130efa0 .functor AND 32, L_0000027ff130ede0, L_0000027ff130eec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027ff13321b0_0 .net "a", 31 0, L_0000027ff130ede0;  alias, 1 drivers
v0000027ff1332930_0 .net "b", 31 0, L_0000027ff130eec0;  alias, 1 drivers
v0000027ff1332e30_0 .net "result", 31 0, L_0000027ff130efa0;  alias, 1 drivers
S_0000027ff1318170 .scope module, "mux_inst" "ALUMux" 4 80, 4 45 0, S_0000027ff1326590;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 32 "addResult";
    .port_info 2 /INPUT 32 "subResult";
    .port_info 3 /INPUT 32 "andResult";
    .port_info 4 /INPUT 32 "xorResult";
    .port_info 5 /INPUT 32 "sltResult";
    .port_info 6 /OUTPUT 32 "result";
v0000027ff13324d0_0 .net "addResult", 31 0, L_0000027ff130f780;  alias, 1 drivers
v0000027ff1332430_0 .net "andResult", 31 0, L_0000027ff130efa0;  alias, 1 drivers
v0000027ff13327f0_0 .var "result", 31 0;
v0000027ff1332390_0 .net "sel", 2 0, v0000027ff13869d0_0;  alias, 1 drivers
v0000027ff1332a70_0 .net "sltResult", 31 0, L_0000027ff138a090;  alias, 1 drivers
v0000027ff1332b10_0 .net "subResult", 31 0, L_0000027ff130f400;  alias, 1 drivers
v0000027ff1332570_0 .net "xorResult", 31 0, L_0000027ff130ebb0;  alias, 1 drivers
E_0000027ff13118e0/0 .event anyedge, v0000027ff1332390_0, v0000027ff13322f0_0, v0000027ff1332b10_0, v0000027ff1332e30_0;
E_0000027ff13118e0/1 .event anyedge, v0000027ff1332570_0, v0000027ff1332a70_0;
E_0000027ff13118e0 .event/or E_0000027ff13118e0/0, E_0000027ff13118e0/1;
S_0000027ff1323840 .scope module, "slt_inst" "SltOp" 4 77, 4 35 0, S_0000027ff1326590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0000027ff1332610_0 .net *"_ivl_0", 0 0, L_0000027ff1389410;  1 drivers
L_0000027ff13d01a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027ff13326b0_0 .net/2u *"_ivl_2", 31 0, L_0000027ff13d01a8;  1 drivers
L_0000027ff13d01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ff1332750_0 .net/2u *"_ivl_4", 31 0, L_0000027ff13d01f0;  1 drivers
v0000027ff1332890_0 .net "a", 31 0, L_0000027ff130ede0;  alias, 1 drivers
v0000027ff1332bb0_0 .net "b", 31 0, L_0000027ff130eec0;  alias, 1 drivers
v0000027ff1332cf0_0 .net "result", 31 0, L_0000027ff138a090;  alias, 1 drivers
L_0000027ff1389410 .cmp/gt 32, L_0000027ff130eec0, L_0000027ff130ede0;
L_0000027ff138a090 .functor MUXZ 32, L_0000027ff13d01f0, L_0000027ff13d01a8, L_0000027ff1389410, C4<>;
S_0000027ff13239d0 .scope module, "sub_inst" "Adder" 4 74, 4 4 0, S_0000027ff1326590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "subtract";
    .port_info 3 /OUTPUT 32 "result";
L_0000027ff130f400 .functor BUFT 32, L_0000027ff1389cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ff1332d90_0 .net *"_ivl_0", 31 0, L_0000027ff1389cd0;  1 drivers
v0000027ff1332ed0_0 .net *"_ivl_2", 31 0, L_0000027ff13895f0;  1 drivers
v0000027ff1331fd0_0 .net "a", 31 0, L_0000027ff130ede0;  alias, 1 drivers
v0000027ff1386250_0 .net "b", 31 0, L_0000027ff130eec0;  alias, 1 drivers
v0000027ff1386cf0_0 .net "result", 31 0, L_0000027ff130f400;  alias, 1 drivers
L_0000027ff13d0160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027ff1386bb0_0 .net "subtract", 0 0, L_0000027ff13d0160;  1 drivers
L_0000027ff1389cd0 .arith/sub 32, L_0000027ff130ede0, L_0000027ff130eec0;
L_0000027ff13895f0 .arith/sum 32, L_0000027ff130ede0, L_0000027ff130eec0;
S_0000027ff1322ab0 .scope module, "xor_inst" "XorOp" 4 76, 4 25 0, S_0000027ff1326590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_0000027ff130ebb0 .functor XOR 32, L_0000027ff130ede0, L_0000027ff130eec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ff13864d0_0 .net "a", 31 0, L_0000027ff130ede0;  alias, 1 drivers
v0000027ff13861b0_0 .net "b", 31 0, L_0000027ff130eec0;  alias, 1 drivers
v0000027ff1385cb0_0 .net "result", 31 0, L_0000027ff130ebb0;  alias, 1 drivers
S_0000027ff1322c40 .scope module, "rf" "regfile" 3 16, 5 4 0, S_0000027ff12e2620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_0000027ff130ede0 .functor BUFZ 32, L_0000027ff1389ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027ff130eec0 .functor BUFZ 32, L_0000027ff138ac70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027ff1385170_0 .net *"_ivl_0", 31 0, L_0000027ff1389ff0;  1 drivers
v0000027ff1385670_0 .net *"_ivl_10", 3 0, L_0000027ff1389e10;  1 drivers
L_0000027ff13d00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ff1385a30_0 .net *"_ivl_13", 1 0, L_0000027ff13d00d0;  1 drivers
v0000027ff1385ad0_0 .net *"_ivl_2", 3 0, L_0000027ff138a450;  1 drivers
L_0000027ff13d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ff1386c50_0 .net *"_ivl_5", 1 0, L_0000027ff13d0088;  1 drivers
v0000027ff1386570_0 .net *"_ivl_8", 31 0, L_0000027ff138ac70;  1 drivers
v0000027ff13867f0_0 .net "addr1", 1 0, v0000027ff1386ed0_0;  alias, 1 drivers
v0000027ff1385210_0 .net "addr2", 1 0, v0000027ff1386a70_0;  alias, 1 drivers
v0000027ff1385fd0_0 .net "addr3", 1 0, v0000027ff1385490_0;  alias, 1 drivers
v0000027ff1385d50_0 .net "clk", 0 0, v0000027ff13857b0_0;  alias, 1 drivers
v0000027ff13862f0_0 .net "data1", 31 0, L_0000027ff130ede0;  alias, 1 drivers
v0000027ff1386d90_0 .net "data2", 31 0, L_0000027ff130eec0;  alias, 1 drivers
v0000027ff13852b0_0 .net "data3", 31 0, v0000027ff13327f0_0;  alias, 1 drivers
v0000027ff1385f30 .array "register", 0 3, 31 0;
v0000027ff1386890_0 .net "rst", 0 0, v0000027ff1385e90_0;  alias, 1 drivers
v0000027ff13858f0_0 .net "wr", 0 0, v0000027ff1385990_0;  alias, 1 drivers
E_0000027ff1310f20 .event posedge, v0000027ff1385d50_0;
L_0000027ff1389ff0 .array/port v0000027ff1385f30, L_0000027ff138a450;
L_0000027ff138a450 .concat [ 2 2 0 0], v0000027ff1386ed0_0, L_0000027ff13d0088;
L_0000027ff138ac70 .array/port v0000027ff1385f30, L_0000027ff1389e10;
L_0000027ff1389e10 .concat [ 2 2 0 0], v0000027ff1386a70_0, L_0000027ff13d00d0;
    .scope S_0000027ff1322c40;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ff1385f30, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000027ff1322c40;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ff1385f30, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000027ff1322c40;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ff1385f30, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000027ff1322c40;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027ff1385f30, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000027ff1322c40;
T_4 ;
    %wait E_0000027ff1310f20;
    %load/vec4 v0000027ff1386890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ff1385f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ff1385f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ff1385f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ff1385f30, 0, 4;
T_4.0 ;
    %load/vec4 v0000027ff13858f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027ff13852b0_0;
    %load/vec4 v0000027ff1385fd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ff1385f30, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027ff1318170;
T_5 ;
    %wait E_0000027ff13118e0;
    %load/vec4 v0000027ff1332390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ff13327f0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0000027ff13324d0_0;
    %store/vec4 v0000027ff13327f0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000027ff1332b10_0;
    %store/vec4 v0000027ff13327f0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000027ff1332430_0;
    %store/vec4 v0000027ff13327f0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000027ff1332570_0;
    %store/vec4 v0000027ff13327f0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000027ff1332a70_0;
    %store/vec4 v0000027ff13327f0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027ff12e2490;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000027ff13857b0_0;
    %inv;
    %store/vec4 v0000027ff13857b0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027ff12e2490;
T_7 ;
    %vpi_call 2 29 "$dumpfile", "datapath_a.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027ff12e2490 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff13857b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff1385e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff1385990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ff1386ed0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ff1386a70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ff1385490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027ff13869d0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027ff1386ed0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027ff1386a70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ff1385490_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027ff13869d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ff1385990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027ff1386ed0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027ff1386a70_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027ff1385490_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027ff13869d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ff1385990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027ff1386ed0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027ff1386a70_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027ff1385490_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027ff13869d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ff1385990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027ff1386ed0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027ff1386a70_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027ff1385490_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027ff13869d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ff1385990_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_datapath_a.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
