// Seed: 629075119
module module_0 #(
    parameter id_5 = 32'd14
) ();
  wire id_1, id_2;
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
  defparam id_5 = {
    1'b0, id_5
  };
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1
);
  always id_0 <= $display;
  module_0 modCall_1 ();
endmodule
module module_2;
  always id_1 = id_1;
  module_3 modCall_1 ();
  wor id_2;
  id_3 :
  assert property (@(posedge -1) id_3)
  else id_1 = id_2;
  assign id_1 = 1;
endmodule
module module_3 ();
  wire id_1 = $realtime;
  assign module_2.id_2 = 0;
endmodule
