Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 23 00:33:27 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 552 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.297        0.000                      0                 1770        0.040        0.000                      0                 1770        3.000        0.000                       0                   564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider     {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider     {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider     {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider     {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider_1   {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider_1   {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider_1   {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk108M_ClockDivider           0.849        0.000                      0                  139        0.204        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider          48.692        0.000                      0                    3        0.261        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider           6.389        0.000                      0                  819        0.165        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider          71.397        0.000                      0                  587        0.213        0.000                      0                  587       49.500        0.000                       0                   366  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk108M_ClockDivider_1         0.851        0.000                      0                  139        0.204        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider_1        48.700        0.000                      0                    3        0.261        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider_1         6.391        0.000                      0                  819        0.165        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider_1        71.407        0.000                      0                  587        0.213        0.000                      0                  587       49.500        0.000                       0                   366  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108M_ClockDivider_1  clk108M_ClockDivider          0.849        0.000                      0                  139        0.087        0.000                      0                  139  
clk_cpu_ClockDivider    clk2cpu_ClockDivider         45.211        0.000                      0                   68        0.123        0.000                      0                   68  
clk2cpu_ClockDivider_1  clk2cpu_ClockDivider         48.692        0.000                      0                    3        0.111        0.000                      0                    3  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider         45.220        0.000                      0                   68        0.132        0.000                      0                   68  
clk_cpu_ClockDivider    clk6cpu_ClockDivider         11.268        0.000                      0                   34        0.141        0.000                      0                   34  
clk6cpu_ClockDivider_1  clk6cpu_ClockDivider          6.389        0.000                      0                  819        0.040        0.000                      0                  819  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider         11.278        0.000                      0                   34        0.151        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider         41.925        0.000                      0                    8        0.316        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider          0.297        0.000                      0                  265        0.300        0.000                      0                  265  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider         41.925        0.000                      0                    8        0.316        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider          0.297        0.000                      0                  265        0.300        0.000                      0                  265  
clk_cpu_ClockDivider_1  clk_cpu_ClockDivider         71.397        0.000                      0                  587        0.048        0.000                      0                  587  
clk108M_ClockDivider    clk108M_ClockDivider_1        0.849        0.000                      0                  139        0.087        0.000                      0                  139  
clk2cpu_ClockDivider    clk2cpu_ClockDivider_1       48.692        0.000                      0                    3        0.111        0.000                      0                    3  
clk_cpu_ClockDivider    clk2cpu_ClockDivider_1       45.211        0.000                      0                   68        0.123        0.000                      0                   68  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider_1       45.220        0.000                      0                   68        0.132        0.000                      0                   68  
clk6cpu_ClockDivider    clk6cpu_ClockDivider_1        6.389        0.000                      0                  819        0.040        0.000                      0                  819  
clk_cpu_ClockDivider    clk6cpu_ClockDivider_1       11.268        0.000                      0                   34        0.141        0.000                      0                   34  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider_1       11.278        0.000                      0                   34        0.151        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider_1       41.934        0.000                      0                    8        0.325        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider_1        0.306        0.000                      0                  265        0.309        0.000                      0                  265  
clk_cpu_ClockDivider    clk_cpu_ClockDivider_1       71.397        0.000                      0                  587        0.048        0.000                      0                  587  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider_1       41.934        0.000                      0                    8        0.325        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider_1        0.306        0.000                      0                  265        0.309        0.000                      0                  265  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 2.090ns (25.226%)  route 6.195ns (74.774%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.666     1.997    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.121 r  vga0/g0_b0_i_1/O
                         net (fo=110, routed)         1.487     3.607    vga0/g0_b0_i_1_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.731 f  vga0/g10_b2/O
                         net (fo=1, routed)           0.811     4.542    vga0/g10_b2_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.666 f  vga0/vgaRed[0]_i_78/O
                         net (fo=1, routed)           0.785     5.452    vga0/vgaRed[0]_i_78_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.576 f  vga0/vgaRed[0]_i_29/O
                         net (fo=1, routed)           0.000     5.576    vga0/vgaRed[0]_i_29_n_0
    SLICE_X32Y3          MUXF7 (Prop_muxf7_I0_O)      0.238     5.814 f  vga0/vgaRed_reg[0]_i_13/O
                         net (fo=1, routed)           0.838     6.652    vga0/vgaRed_reg[0]_i_13_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.298     6.950 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.263     7.213    vga0/vgaRed[0]_i_3_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.337    vga0/vgaRed[0]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.031     8.186    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.986ns (43.241%)  route 3.920ns (56.759%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.509     3.018    vga0/v_count3_out[10]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.142 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.142    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.722 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.456     4.179    vga0/v_count_reg[6]_0[3]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.882 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.882    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.104 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.554     5.658    vga0/fbOutAddr0[13]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.299     5.957 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.957    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.201    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.872ns (41.606%)  route 4.031ns (58.394%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.665 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.965     5.629    vga0/fbOutAddr0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.325     5.954 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.954    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 3.225ns (47.553%)  route 3.557ns (52.447%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     4.856 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.645     5.501    vga0/fbOutAddr0[12]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.332     5.833 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.833    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.135ns (47.284%)  route 3.495ns (52.716%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     4.796 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.583     5.380    vga0/fbOutAddr0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.302     5.682 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.682    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.201    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.962ns (44.965%)  route 3.625ns (55.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.559     5.336    vga0/fbOutAddr0[10]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.029     8.199    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.648ns (41.621%)  route 3.714ns (58.379%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.457     3.696    vga0/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.246 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.831     5.078    vga0/fbOutAddr0[8]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.336     5.414 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.414    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.306ns (22.580%)  route 4.478ns (77.420%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.138     4.835    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.116     8.161    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.169     7.992    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.306ns (23.344%)  route 4.288ns (76.656%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.948     4.646    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.116     8.161    
    SLICE_X15Y8          FDRE (Setup_fdre_C_CE)      -0.205     7.956    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.306ns (23.263%)  route 4.308ns (76.737%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.968     4.665    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.190%)  route 0.302ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.150    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.731%)  route 0.142ns (43.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.561    -0.620    vga0/clk108M
    SLICE_X32Y10         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.142    -0.338    vga0/v_count_reg_n_0_[10]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.293    vga0/vSync_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.091    -0.512    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.845%)  route 0.156ns (45.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          0.156    -0.323    vga0/h_count_reg_n_0_[2]
    SLICE_X28Y8          LUT4 (Prop_lut4_I2_O)        0.048    -0.275 r  vga0/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    vga0/h_count[3]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.105    -0.501    vga0/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.644%)  route 0.323ns (66.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.323    -0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.570%)  route 0.136ns (39.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X30Y9          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.136    -0.319    vga0/v_count_reg_n_0_[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vga0/v_count[5]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.091    -0.515    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.508%)  route 0.340ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.340    -0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.597%)  route 0.339ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.339    -0.113    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.623%)  route 0.167ns (47.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.167    -0.311    vga0/h_count_reg_n_0_[4]
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga0/h_count[7]_i_1_n_0
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.092    -0.511    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.321    vga0/char[4]
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.276    vga0/char[4]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.091    -0.527    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga0/char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.305    vga0/char[3]
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  vga0/char[3]_i_1/O
                         net (fo=62, routed)          0.000    -0.260    vga0/char[3]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.091    -0.527    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y9      vga0/hSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y7      vga0/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y10     vga0/h_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y7      vga0/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y8      vga0/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y9      vga0/hSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y10     vga0/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y9      vga0/v_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y8       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y9      vga0/hSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y10     vga0/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y10     vga0/v_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y9      vga0/v_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y10     vga0/v_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y10     vga0/v_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y10     vga0/v_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y5      vga0/char_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.692ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.712ns (57.738%)  route 0.521ns (42.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.521    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.293     0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.075    48.980    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.980    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 48.692    

Slack (MET) :             48.750ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.060    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.184 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.029    48.934    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.934    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 48.750    

Slack (MET) :             48.904ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.580ns (59.370%)  route 0.397ns (40.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.397    -0.093    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.031 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.031    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.031    48.936    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.936    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                 48.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.702%)  route 0.167ns (47.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.167    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.230ns (51.901%)  route 0.213ns (48.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.213    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.102    -0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        6.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 0.456ns (4.881%)  route 8.887ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.887     8.390    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.779    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 0.456ns (4.941%)  route 8.773ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.773     8.276    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.125    15.519    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.782    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 0.456ns (4.914%)  route 8.824ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.824     8.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.984    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.456ns (5.189%)  route 8.332ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.332     7.835    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.125    15.524    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.787    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.456ns (5.281%)  route 8.179ns (94.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.161 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.179     7.681    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.490    15.161    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.653    
                         clock uncertainty           -0.125    15.528    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.791    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 0.456ns (5.202%)  route 8.310ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.310     7.811    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.125    15.519    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.987    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 0.456ns (5.214%)  route 8.290ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.290     7.791    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.125    15.524    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.992    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.580ns (6.597%)  route 8.212ns (93.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.555    -0.957    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  ram0/ram_addr_reg[12]/Q
                         net (fo=33, routed)          7.870     7.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.493 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.343     7.836    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.073    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.089ns (34.263%)  route 5.927ns (65.737%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.802     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I1_O)      0.214     3.681 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.008     5.690    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.297     5.987 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           2.116     8.102    ram0/douta[1]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 3.123ns (35.280%)  route 5.729ns (64.720%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.765     3.306    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.247     3.677 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.872     5.548    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.298     5.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           2.092     7.939    ram0/douta[3]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.109    15.371    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  7.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.083    -0.400    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091    -0.519    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.274%)  route 0.675ns (82.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.675     0.191    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.866    -0.823    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.320    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.024    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.161%)  route 0.171ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.307    ram0/tmp_reg_n_0_[10]
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.057    -0.526    ram0/dat_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.306%)  route 0.328ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.328    -0.132    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.169%)  route 0.330ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[9]/Q
                         net (fo=32, routed)          0.330    -0.130    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.298    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.090    -0.535    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.078%)  route 0.158ns (45.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.324    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.279 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.092    -0.518    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.242%)  route 0.377ns (72.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[5]/Q
                         net (fo=32, routed)          0.377    -0.107    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.309    ram0/tmp_reg_n_0_[11]
    SLICE_X51Y12         LUT4 (Prop_lut4_I2_O)        0.045    -0.264 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    ram0/tmp[11]_i_1_n_0
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.833    -0.857    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.091    -0.527    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[10]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[10]_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y18     ram0/ram_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y18     ram0/ram_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y48     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y48     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y20     ram0/ram_addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y19     ram0/ram_dat_in_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       71.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.397ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        28.351ns  (logic 8.899ns (31.388%)  route 19.452ns (68.612%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.645    23.205    keyboard0/cursor_reg[3]
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.329 r  keyboard0/cursor[10]_i_21/O
                         net (fo=1, routed)           1.094    24.424    keyboard0/cursor[10]_i_21_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.548 f  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.811    25.359    keyboard0/cursor[10]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.483 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.785    26.267    keyboard0/cursor[10]_i_5_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.391 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.877    27.268    keyboard0/cursor[10]_i_2_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I0_O)        0.124    27.392 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    27.392    keyboard0_n_3
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.165    98.760    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    98.789    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.789    
                         arrival time                         -27.392    
  -------------------------------------------------------------------
                         slack                                 71.397    

Slack (MET) :             72.048ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 8.899ns (32.019%)  route 18.894ns (67.981%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.832    23.393    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.517 f  keyboard0/cursor[3]_i_13/O
                         net (fo=1, routed)           1.025    24.541    keyboard0/cursor[3]_i_13_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.124    24.665 f  keyboard0/cursor[3]_i_12/O
                         net (fo=1, routed)           0.669    25.334    keyboard0/cursor[3]_i_12_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124    25.458 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.972    26.431    keyboard0/cursor[3]_i_9_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.555 r  keyboard0/cursor[3]_i_3/O
                         net (fo=1, routed)           0.154    26.709    keyboard0/cursor[3]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.833 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.833    keyboard0_n_7
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.434    98.439    clk_cpu
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.579    99.017    
                         clock uncertainty           -0.165    98.852    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)        0.029    98.881    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.881    
                         arrival time                         -26.833    
  -------------------------------------------------------------------
                         slack                                 72.048    

Slack (MET) :             72.173ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.666ns  (logic 8.775ns (31.718%)  route 18.891ns (68.282%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.149    23.709    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.833 r  keyboard0/cursor[7]_i_9/O
                         net (fo=1, routed)           1.129    24.962    keyboard0/cursor[7]_i_9_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.086 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.820    25.906    keyboard0/cursor[7]_i_8_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.030 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.552    26.582    ram0/ascii_code_reg[6]_2
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124    26.706 r  ram0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    26.706    ram0_n_76
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    98.879    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.879    
                         arrival time                         -26.706    
  -------------------------------------------------------------------
                         slack                                 72.173    

Slack (MET) :             72.226ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.569ns  (logic 8.927ns (32.381%)  route 18.642ns (67.619%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.746    23.306    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.430 r  keyboard0/cursor[9]_i_6/O
                         net (fo=1, routed)           0.819    24.250    keyboard0/cursor[9]_i_6_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.374 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.307    24.681    keyboard0/cursor[9]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.805 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.496    25.301    keyboard0/cursor[9]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.124    25.425 f  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           1.033    26.457    keyboard0/cursor[9]_i_2_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.152    26.609 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.609    keyboard0_n_4
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.165    98.760    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.075    98.835    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.835    
                         arrival time                         -26.609    
  -------------------------------------------------------------------
                         slack                                 72.226    

Slack (MET) :             72.431ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.409ns  (logic 8.899ns (32.467%)  route 18.510ns (67.533%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.999    23.559    cursor[12]_i_12_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.683 f  cursor[5]_i_11/O
                         net (fo=1, routed)           0.940    24.624    keyboard0/cursor_reg[13]_13
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    24.748 f  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.444    25.192    keyboard0/cursor[5]_i_8_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.316 f  keyboard0/cursor[5]_i_6/O
                         net (fo=1, routed)           0.319    25.635    keyboard0/cursor[5]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.759 f  keyboard0/cursor[5]_i_3/O
                         net (fo=1, routed)           0.567    26.326    ram0/ascii_code_reg[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.450 r  ram0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    26.450    ram0_n_78
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.165    98.849    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031    98.880    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -26.450    
  -------------------------------------------------------------------
                         slack                                 72.431    

Slack (MET) :             72.636ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.201ns  (logic 8.775ns (32.260%)  route 18.426ns (67.740%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.157    23.717    cursor[12]_i_12_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.841 r  cursor[12]_i_9/O
                         net (fo=1, routed)           0.670    24.512    keyboard0/cursor_reg[13]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.636 f  keyboard0/cursor[12]_i_7/O
                         net (fo=1, routed)           0.457    25.092    keyboard0/cursor[12]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.216 f  keyboard0/cursor[12]_i_3/O
                         net (fo=1, routed)           0.901    26.117    keyboard0/cursor[12]_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.241 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    26.241    keyboard0_n_1
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.029    98.877    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.877    
                         arrival time                         -26.241    
  -------------------------------------------------------------------
                         slack                                 72.636    

Slack (MET) :             72.670ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.170ns  (logic 8.899ns (32.754%)  route 18.271ns (67.246%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.776    23.336    keyboard0/cursor_reg[3]
    SLICE_X33Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.460 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.865    24.325    keyboard0/cursor[6]_i_7_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124    24.449 f  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.159    24.608    keyboard0/cursor[6]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.732 f  keyboard0/cursor[6]_i_4/O
                         net (fo=1, routed)           0.935    25.667    ram0/ascii_code_reg[6]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124    25.791 r  ram0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.295    26.086    ram0/cursor[6]_i_2_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.210 r  ram0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.210    ram0_n_77
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.433    98.438    clk_cpu
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.579    99.016    
                         clock uncertainty           -0.165    98.851    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.029    98.880    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -26.210    
  -------------------------------------------------------------------
                         slack                                 72.670    

Slack (MET) :             72.761ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.076ns  (logic 8.775ns (32.408%)  route 18.301ns (67.592%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.837    23.397    keyboard0/cursor_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.521 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.050    24.571    keyboard0/cursor[11]_i_6_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.695 r  keyboard0/cursor[11]_i_5/O
                         net (fo=1, routed)           0.435    25.129    keyboard0/cursor[11]_i_5_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.253 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.739    25.993    keyboard0/cursor[11]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124    26.117 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.117    keyboard0_n_2
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.165    98.849    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    98.878    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.878    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                 72.761    

Slack (MET) :             72.817ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.022ns  (logic 8.899ns (32.933%)  route 18.123ns (67.067%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.617    23.177    cursor[12]_i_12_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    23.301 r  cursor[13]_i_23/O
                         net (fo=1, routed)           0.831    24.132    keyboard0/cursor_reg[13]_7
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.256 f  keyboard0/cursor[13]_i_17/O
                         net (fo=1, routed)           0.154    24.410    keyboard0/cursor[13]_i_17_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.534 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.263    24.797    keyboard0/cursor[13]_i_9_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.921 f  keyboard0/cursor[13]_i_4/O
                         net (fo=1, routed)           1.017    25.938    keyboard0/cursor[13]_i_4_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.062 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    26.062    keyboard0_n_0
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.031    98.879    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.879    
                         arrival time                         -26.062    
  -------------------------------------------------------------------
                         slack                                 72.817    

Slack (MET) :             73.029ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.862ns  (logic 8.899ns (33.128%)  route 17.963ns (66.872%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.604    23.165    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.289 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.313    23.601    keyboard0/cursor[2]_i_9_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    23.725 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.303    24.028    keyboard0/cursor[2]_i_8_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.152 r  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.464    24.616    keyboard0/cursor[2]_i_5_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.740 r  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.039    25.779    keyboard0/cursor[2]_i_2_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124    25.903 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.903    keyboard0_n_8
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.437    98.442    clk_cpu
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.579    99.020    
                         clock uncertainty           -0.165    98.855    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.077    98.932    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.932    
                         arrival time                         -25.903    
  -------------------------------------------------------------------
                         slack                                 73.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.683%)  route 0.131ns (41.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X49Y17         FDRE                                         r  pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[12]/Q
                         net (fo=9, routed)           0.131    -0.349    ram0/pc_reg[16]_0[12]
    SLICE_X48Y17         LUT5 (Prop_lut5_I4_O)        0.045    -0.304 r  ram0/ram_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    ram0_n_121
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.091    -0.517    ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.462%)  route 0.165ns (46.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I4_O)        0.048    -0.265 r  keyboard0/ps2_keyboard_0/count_idle[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    keyboard0/ps2_keyboard_0/p_0_in_0[4]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.107    -0.498    keyboard0/ps2_keyboard_0/count_idle_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.102    -0.394    keyboard0/ps2_keyboard_0/ps2_code_new
    SLICE_X35Y36         LUT5 (Prop_lut5_I1_O)        0.098    -0.296 r  keyboard0/ps2_keyboard_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    keyboard0/ps2_keyboard_0_n_3
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.826    -0.864    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.092    -0.531    keyboard0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.802%)  route 0.181ns (56.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  keyboard0/ascii_reg[5]/Q
                         net (fo=3, routed)           0.181    -0.300    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.070    -0.540    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.896%)  route 0.145ns (53.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  keyboard0/ascii_reg[6]/Q
                         net (fo=3, routed)           0.145    -0.349    keyboard0/ascii_reg_n_0_[6]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.019    -0.591    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.913%)  route 0.166ns (47.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.312    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.513    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091    -0.514    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.175    -0.279    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I1_O)        0.043    -0.236 r  keyboard0/ps2_keyboard_0/count_idle[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    keyboard0/ps2_keyboard_0/p_0_in_0[1]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.487    keyboard0/ps2_keyboard_0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.715%)  route 0.196ns (51.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.196    -0.287    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    keyboard0/ps2_keyboard_0_n_14
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092    -0.496    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.843%)  route 0.195ns (51.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.195    -0.288    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.243    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091    -0.497    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y4      abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y7      abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y7      abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y3      abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     fb_a_dat_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y18     fb_a_dat_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      abbreviations_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y9      abbreviations_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      abbreviations_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y19     checksum_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y9      globals_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 2.090ns (25.226%)  route 6.195ns (74.774%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.666     1.997    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.121 r  vga0/g0_b0_i_1/O
                         net (fo=110, routed)         1.487     3.607    vga0/g0_b0_i_1_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.731 f  vga0/g10_b2/O
                         net (fo=1, routed)           0.811     4.542    vga0/g10_b2_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.666 f  vga0/vgaRed[0]_i_78/O
                         net (fo=1, routed)           0.785     5.452    vga0/vgaRed[0]_i_78_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.576 f  vga0/vgaRed[0]_i_29/O
                         net (fo=1, routed)           0.000     5.576    vga0/vgaRed[0]_i_29_n_0
    SLICE_X32Y3          MUXF7 (Prop_muxf7_I0_O)      0.238     5.814 f  vga0/vgaRed_reg[0]_i_13/O
                         net (fo=1, routed)           0.838     6.652    vga0/vgaRed_reg[0]_i_13_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.298     6.950 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.263     7.213    vga0/vgaRed[0]_i_3_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.337    vga0/vgaRed[0]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.114     8.157    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.031     8.188    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.986ns (43.241%)  route 3.920ns (56.759%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.509     3.018    vga0/v_count3_out[10]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.142 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.142    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.722 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.456     4.179    vga0/v_count_reg[6]_0[3]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.882 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.882    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.104 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.554     5.658    vga0/fbOutAddr0[13]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.299     5.957 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.957    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.114     8.172    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.203    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.872ns (41.606%)  route 4.031ns (58.394%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.665 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.965     5.629    vga0/fbOutAddr0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.325     5.954 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.954    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.114     8.172    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.247    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 3.225ns (47.553%)  route 3.557ns (52.447%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     4.856 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.645     5.501    vga0/fbOutAddr0[12]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.332     5.833 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.833    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.114     8.172    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.247    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.135ns (47.284%)  route 3.495ns (52.716%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     4.796 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.583     5.380    vga0/fbOutAddr0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.302     5.682 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.682    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.114     8.172    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.203    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.962ns (44.965%)  route 3.625ns (55.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.559     5.336    vga0/fbOutAddr0[10]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.114     8.172    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.029     8.201    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.648ns (41.621%)  route 3.714ns (58.379%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.457     3.696    vga0/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.246 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.831     5.078    vga0/fbOutAddr0[8]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.336     5.414 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.414    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.114     8.172    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.247    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.306ns (22.580%)  route 4.478ns (77.420%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.138     4.835    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.114     8.163    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.169     7.994    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.306ns (23.344%)  route 4.288ns (76.656%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.948     4.646    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.114     8.163    
    SLICE_X15Y8          FDRE (Setup_fdre_C_CE)      -0.205     7.958    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.306ns (23.263%)  route 4.308ns (76.737%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.968     4.665    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.114     8.162    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.993    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.190%)  route 0.302ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.150    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.731%)  route 0.142ns (43.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.561    -0.620    vga0/clk108M
    SLICE_X32Y10         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.142    -0.338    vga0/v_count_reg_n_0_[10]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.293    vga0/vSync_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.091    -0.512    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.845%)  route 0.156ns (45.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          0.156    -0.323    vga0/h_count_reg_n_0_[2]
    SLICE_X28Y8          LUT4 (Prop_lut4_I2_O)        0.048    -0.275 r  vga0/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    vga0/h_count[3]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.105    -0.501    vga0/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.644%)  route 0.323ns (66.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.323    -0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.570%)  route 0.136ns (39.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X30Y9          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.136    -0.319    vga0/v_count_reg_n_0_[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vga0/v_count[5]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.091    -0.515    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.508%)  route 0.340ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.340    -0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.597%)  route 0.339ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.339    -0.113    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.623%)  route 0.167ns (47.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.167    -0.311    vga0/h_count_reg_n_0_[4]
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga0/h_count[7]_i_1_n_0
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.092    -0.511    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.321    vga0/char[4]
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.276    vga0/char[4]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.091    -0.527    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga0/char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.305    vga0/char[3]
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  vga0/char[3]_i_1/O
                         net (fo=62, routed)          0.000    -0.260    vga0/char[3]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.091    -0.527    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y9      vga0/hSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y7      vga0/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y10     vga0/h_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y7      vga0/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y8      vga0/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y9      vga0/hSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y10     vga0/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y9      vga0/v_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y6       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y8       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y9      vga0/hSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y10     vga0/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y9      vga0/h_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y10     vga0/v_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y9      vga0/v_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y10     vga0/v_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y10     vga0/v_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y10     vga0/v_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y5      vga0/char_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.700ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.712ns (57.738%)  route 0.521ns (42.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.521    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.293     0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.142    48.912    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.075    48.987    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.987    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 48.700    

Slack (MET) :             48.757ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.060    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.184 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.142    48.912    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.029    48.941    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.941    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 48.757    

Slack (MET) :             48.912ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.580ns (59.370%)  route 0.397ns (40.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.397    -0.093    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.031 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.031    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.142    48.912    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.031    48.943    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.943    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                 48.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.702%)  route 0.167ns (47.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.167    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.230ns (51.901%)  route 0.213ns (48.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.213    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.102    -0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X9Y11      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        6.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 0.456ns (4.881%)  route 8.887ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.887     8.390    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.123    15.518    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.781    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 0.456ns (4.941%)  route 8.773ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.773     8.276    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.123    15.521    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.784    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 0.456ns (4.914%)  route 8.824ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.824     8.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.123    15.518    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.986    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.456ns (5.189%)  route 8.332ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.332     7.835    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.123    15.526    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.789    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.456ns (5.281%)  route 8.179ns (94.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.161 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.179     7.681    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.490    15.161    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.653    
                         clock uncertainty           -0.123    15.530    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.793    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 0.456ns (5.202%)  route 8.310ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.310     7.811    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.123    15.521    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.989    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 0.456ns (5.214%)  route 8.290ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.290     7.791    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.123    15.526    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.994    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.580ns (6.597%)  route 8.212ns (93.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.555    -0.957    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  ram0/ram_addr_reg[12]/Q
                         net (fo=33, routed)          7.870     7.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.493 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.343     7.836    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.123    15.518    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.075    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.089ns (34.263%)  route 5.927ns (65.737%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.802     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I1_O)      0.214     3.681 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.008     5.690    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.297     5.987 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           2.116     8.102    ram0/douta[1]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.105    15.377    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 3.123ns (35.280%)  route 5.729ns (64.720%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.765     3.306    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.247     3.677 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.872     5.548    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.298     5.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           2.092     7.939    ram0/douta[3]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.109    15.373    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  7.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.083    -0.400    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091    -0.519    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.274%)  route 0.675ns (82.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.675     0.191    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.866    -0.823    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.320    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.024    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.161%)  route 0.171ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.307    ram0/tmp_reg_n_0_[10]
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.057    -0.526    ram0/dat_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.306%)  route 0.328ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.328    -0.132    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.169%)  route 0.330ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[9]/Q
                         net (fo=32, routed)          0.330    -0.130    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.298    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.090    -0.535    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.078%)  route 0.158ns (45.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.324    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.279 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.092    -0.518    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.242%)  route 0.377ns (72.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[5]/Q
                         net (fo=32, routed)          0.377    -0.107    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.363    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.309    ram0/tmp_reg_n_0_[11]
    SLICE_X51Y12         LUT4 (Prop_lut4_I2_O)        0.045    -0.264 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    ram0/tmp[11]_i_1_n_0
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.833    -0.857    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.091    -0.527    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[10]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[10]_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y11     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y18     ram0/ram_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y18     ram0/ram_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y48     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y48     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y20     ram0/ram_addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y20     ram0/ram_addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X45Y17     ram0/ram_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X46Y19     ram0/ram_dat_in_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       71.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.407ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        28.351ns  (logic 8.899ns (31.388%)  route 19.452ns (68.612%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.645    23.205    keyboard0/cursor_reg[3]
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.329 r  keyboard0/cursor[10]_i_21/O
                         net (fo=1, routed)           1.094    24.424    keyboard0/cursor[10]_i_21_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.548 f  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.811    25.359    keyboard0/cursor[10]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.483 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.785    26.267    keyboard0/cursor[10]_i_5_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.391 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.877    27.268    keyboard0/cursor[10]_i_2_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I0_O)        0.124    27.392 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    27.392    keyboard0_n_3
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.156    98.770    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    98.799    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.799    
                         arrival time                         -27.392    
  -------------------------------------------------------------------
                         slack                                 71.407    

Slack (MET) :             72.058ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 8.899ns (32.019%)  route 18.894ns (67.981%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.832    23.393    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.517 f  keyboard0/cursor[3]_i_13/O
                         net (fo=1, routed)           1.025    24.541    keyboard0/cursor[3]_i_13_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.124    24.665 f  keyboard0/cursor[3]_i_12/O
                         net (fo=1, routed)           0.669    25.334    keyboard0/cursor[3]_i_12_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124    25.458 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.972    26.431    keyboard0/cursor[3]_i_9_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.555 r  keyboard0/cursor[3]_i_3/O
                         net (fo=1, routed)           0.154    26.709    keyboard0/cursor[3]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.833 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.833    keyboard0_n_7
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.434    98.439    clk_cpu
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.579    99.017    
                         clock uncertainty           -0.156    98.862    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)        0.029    98.891    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.891    
                         arrival time                         -26.833    
  -------------------------------------------------------------------
                         slack                                 72.058    

Slack (MET) :             72.183ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.666ns  (logic 8.775ns (31.718%)  route 18.891ns (68.282%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.149    23.709    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.833 r  keyboard0/cursor[7]_i_9/O
                         net (fo=1, routed)           1.129    24.962    keyboard0/cursor[7]_i_9_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.086 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.820    25.906    keyboard0/cursor[7]_i_8_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.030 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.552    26.582    ram0/ascii_code_reg[6]_2
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124    26.706 r  ram0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    26.706    ram0_n_76
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.156    98.858    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    98.889    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.889    
                         arrival time                         -26.706    
  -------------------------------------------------------------------
                         slack                                 72.183    

Slack (MET) :             72.236ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.569ns  (logic 8.927ns (32.381%)  route 18.642ns (67.619%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.746    23.306    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.430 r  keyboard0/cursor[9]_i_6/O
                         net (fo=1, routed)           0.819    24.250    keyboard0/cursor[9]_i_6_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.374 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.307    24.681    keyboard0/cursor[9]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.805 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.496    25.301    keyboard0/cursor[9]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.124    25.425 f  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           1.033    26.457    keyboard0/cursor[9]_i_2_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.152    26.609 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.609    keyboard0_n_4
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.156    98.770    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.075    98.845    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.845    
                         arrival time                         -26.609    
  -------------------------------------------------------------------
                         slack                                 72.236    

Slack (MET) :             72.440ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.409ns  (logic 8.899ns (32.467%)  route 18.510ns (67.533%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.999    23.559    cursor[12]_i_12_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.683 f  cursor[5]_i_11/O
                         net (fo=1, routed)           0.940    24.624    keyboard0/cursor_reg[13]_13
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    24.748 f  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.444    25.192    keyboard0/cursor[5]_i_8_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.316 f  keyboard0/cursor[5]_i_6/O
                         net (fo=1, routed)           0.319    25.635    keyboard0/cursor[5]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.759 f  keyboard0/cursor[5]_i_3/O
                         net (fo=1, routed)           0.567    26.326    ram0/ascii_code_reg[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.450 r  ram0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    26.450    ram0_n_78
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.156    98.859    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031    98.890    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.890    
                         arrival time                         -26.450    
  -------------------------------------------------------------------
                         slack                                 72.440    

Slack (MET) :             72.645ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.201ns  (logic 8.775ns (32.260%)  route 18.426ns (67.740%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.157    23.717    cursor[12]_i_12_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.841 r  cursor[12]_i_9/O
                         net (fo=1, routed)           0.670    24.512    keyboard0/cursor_reg[13]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.636 f  keyboard0/cursor[12]_i_7/O
                         net (fo=1, routed)           0.457    25.092    keyboard0/cursor[12]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.216 f  keyboard0/cursor[12]_i_3/O
                         net (fo=1, routed)           0.901    26.117    keyboard0/cursor[12]_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.241 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    26.241    keyboard0_n_1
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.156    98.858    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.029    98.887    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.887    
                         arrival time                         -26.241    
  -------------------------------------------------------------------
                         slack                                 72.645    

Slack (MET) :             72.680ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.170ns  (logic 8.899ns (32.754%)  route 18.271ns (67.246%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.776    23.336    keyboard0/cursor_reg[3]
    SLICE_X33Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.460 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.865    24.325    keyboard0/cursor[6]_i_7_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124    24.449 f  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.159    24.608    keyboard0/cursor[6]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.732 f  keyboard0/cursor[6]_i_4/O
                         net (fo=1, routed)           0.935    25.667    ram0/ascii_code_reg[6]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124    25.791 r  ram0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.295    26.086    ram0/cursor[6]_i_2_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.210 r  ram0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.210    ram0_n_77
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.433    98.438    clk_cpu
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.579    99.016    
                         clock uncertainty           -0.156    98.861    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.029    98.890    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.890    
                         arrival time                         -26.210    
  -------------------------------------------------------------------
                         slack                                 72.680    

Slack (MET) :             72.771ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.076ns  (logic 8.775ns (32.408%)  route 18.301ns (67.592%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.837    23.397    keyboard0/cursor_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.521 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.050    24.571    keyboard0/cursor[11]_i_6_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.695 r  keyboard0/cursor[11]_i_5/O
                         net (fo=1, routed)           0.435    25.129    keyboard0/cursor[11]_i_5_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.253 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.739    25.993    keyboard0/cursor[11]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124    26.117 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.117    keyboard0_n_2
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.156    98.859    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    98.888    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                 72.771    

Slack (MET) :             72.827ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.022ns  (logic 8.899ns (32.933%)  route 18.123ns (67.067%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.617    23.177    cursor[12]_i_12_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    23.301 r  cursor[13]_i_23/O
                         net (fo=1, routed)           0.831    24.132    keyboard0/cursor_reg[13]_7
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.256 f  keyboard0/cursor[13]_i_17/O
                         net (fo=1, routed)           0.154    24.410    keyboard0/cursor[13]_i_17_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.534 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.263    24.797    keyboard0/cursor[13]_i_9_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.921 f  keyboard0/cursor[13]_i_4/O
                         net (fo=1, routed)           1.017    25.938    keyboard0/cursor[13]_i_4_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.062 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    26.062    keyboard0_n_0
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.156    98.858    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.031    98.889    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.889    
                         arrival time                         -26.062    
  -------------------------------------------------------------------
                         slack                                 72.827    

Slack (MET) :             73.039ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.862ns  (logic 8.899ns (33.128%)  route 17.963ns (66.872%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.604    23.165    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.289 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.313    23.601    keyboard0/cursor[2]_i_9_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    23.725 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.303    24.028    keyboard0/cursor[2]_i_8_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.152 r  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.464    24.616    keyboard0/cursor[2]_i_5_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.740 r  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.039    25.779    keyboard0/cursor[2]_i_2_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124    25.903 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.903    keyboard0_n_8
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.437    98.442    clk_cpu
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.579    99.020    
                         clock uncertainty           -0.156    98.865    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.077    98.942    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.942    
                         arrival time                         -25.903    
  -------------------------------------------------------------------
                         slack                                 73.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.683%)  route 0.131ns (41.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X49Y17         FDRE                                         r  pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[12]/Q
                         net (fo=9, routed)           0.131    -0.349    ram0/pc_reg[16]_0[12]
    SLICE_X48Y17         LUT5 (Prop_lut5_I4_O)        0.045    -0.304 r  ram0/ram_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    ram0_n_121
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.091    -0.517    ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.462%)  route 0.165ns (46.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I4_O)        0.048    -0.265 r  keyboard0/ps2_keyboard_0/count_idle[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    keyboard0/ps2_keyboard_0/p_0_in_0[4]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.107    -0.498    keyboard0/ps2_keyboard_0/count_idle_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.102    -0.394    keyboard0/ps2_keyboard_0/ps2_code_new
    SLICE_X35Y36         LUT5 (Prop_lut5_I1_O)        0.098    -0.296 r  keyboard0/ps2_keyboard_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    keyboard0/ps2_keyboard_0_n_3
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.826    -0.864    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.092    -0.531    keyboard0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.802%)  route 0.181ns (56.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  keyboard0/ascii_reg[5]/Q
                         net (fo=3, routed)           0.181    -0.300    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.070    -0.540    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.896%)  route 0.145ns (53.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  keyboard0/ascii_reg[6]/Q
                         net (fo=3, routed)           0.145    -0.349    keyboard0/ascii_reg_n_0_[6]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.019    -0.591    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.913%)  route 0.166ns (47.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.312    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.513    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091    -0.514    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.175    -0.279    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I1_O)        0.043    -0.236 r  keyboard0/ps2_keyboard_0/count_idle[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    keyboard0/ps2_keyboard_0/p_0_in_0[1]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.487    keyboard0/ps2_keyboard_0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.715%)  route 0.196ns (51.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.196    -0.287    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    keyboard0/ps2_keyboard_0_n_14
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092    -0.496    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.843%)  route 0.195ns (51.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.195    -0.288    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.243    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.274    -0.588    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091    -0.497    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y4      abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y7      abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y7      abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y6      abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y3      abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     fb_a_dat_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y18     fb_a_dat_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y15     ram_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y18     flags1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      abbreviations_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y9      abbreviations_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y7      abbreviations_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y19     checksum_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y8      checksum_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y9      globals_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 2.090ns (25.226%)  route 6.195ns (74.774%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.666     1.997    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.121 r  vga0/g0_b0_i_1/O
                         net (fo=110, routed)         1.487     3.607    vga0/g0_b0_i_1_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.731 f  vga0/g10_b2/O
                         net (fo=1, routed)           0.811     4.542    vga0/g10_b2_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.666 f  vga0/vgaRed[0]_i_78/O
                         net (fo=1, routed)           0.785     5.452    vga0/vgaRed[0]_i_78_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.576 f  vga0/vgaRed[0]_i_29/O
                         net (fo=1, routed)           0.000     5.576    vga0/vgaRed[0]_i_29_n_0
    SLICE_X32Y3          MUXF7 (Prop_muxf7_I0_O)      0.238     5.814 f  vga0/vgaRed_reg[0]_i_13/O
                         net (fo=1, routed)           0.838     6.652    vga0/vgaRed_reg[0]_i_13_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.298     6.950 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.263     7.213    vga0/vgaRed[0]_i_3_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.337    vga0/vgaRed[0]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.031     8.186    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.986ns (43.241%)  route 3.920ns (56.759%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.509     3.018    vga0/v_count3_out[10]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.142 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.142    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.722 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.456     4.179    vga0/v_count_reg[6]_0[3]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.882 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.882    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.104 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.554     5.658    vga0/fbOutAddr0[13]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.299     5.957 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.957    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.201    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.872ns (41.606%)  route 4.031ns (58.394%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.665 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.965     5.629    vga0/fbOutAddr0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.325     5.954 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.954    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 3.225ns (47.553%)  route 3.557ns (52.447%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     4.856 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.645     5.501    vga0/fbOutAddr0[12]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.332     5.833 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.833    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.135ns (47.284%)  route 3.495ns (52.716%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     4.796 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.583     5.380    vga0/fbOutAddr0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.302     5.682 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.682    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.201    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.962ns (44.965%)  route 3.625ns (55.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.559     5.336    vga0/fbOutAddr0[10]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.029     8.199    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.648ns (41.621%)  route 3.714ns (58.379%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.457     3.696    vga0/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.246 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.831     5.078    vga0/fbOutAddr0[8]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.336     5.414 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.414    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.306ns (22.580%)  route 4.478ns (77.420%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.138     4.835    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.116     8.161    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.169     7.992    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.306ns (23.344%)  route 4.288ns (76.656%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.948     4.646    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.116     8.161    
    SLICE_X15Y8          FDRE (Setup_fdre_C_CE)      -0.205     7.956    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.306ns (23.263%)  route 4.308ns (76.737%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.968     4.665    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.190%)  route 0.302ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.150    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.731%)  route 0.142ns (43.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.561    -0.620    vga0/clk108M
    SLICE_X32Y10         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.142    -0.338    vga0/v_count_reg_n_0_[10]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.293    vga0/vSync_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.116    -0.487    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.091    -0.396    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.845%)  route 0.156ns (45.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          0.156    -0.323    vga0/h_count_reg_n_0_[2]
    SLICE_X28Y8          LUT4 (Prop_lut4_I2_O)        0.048    -0.275 r  vga0/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    vga0/h_count[3]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.116    -0.490    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.105    -0.385    vga0/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.644%)  route 0.323ns (66.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.323    -0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.570%)  route 0.136ns (39.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X30Y9          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.136    -0.319    vga0/v_count_reg_n_0_[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vga0/v_count[5]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.116    -0.490    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.091    -0.399    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.508%)  route 0.340ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.340    -0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.597%)  route 0.339ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.339    -0.113    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.623%)  route 0.167ns (47.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.167    -0.311    vga0/h_count_reg_n_0_[4]
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga0/h_count[7]_i_1_n_0
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.116    -0.487    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.092    -0.395    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.321    vga0/char[4]
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.276    vga0/char[4]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.116    -0.502    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.091    -0.411    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga0/char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.305    vga0/char[3]
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  vga0/char[3]_i_1/O
                         net (fo=62, routed)          0.000    -0.260    vga0/char[3]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.116    -0.502    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.091    -0.411    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.211ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.518ns (13.696%)  route 3.264ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           3.264     2.833    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 45.211    

Slack (MET) :             45.293ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.456ns (12.323%)  route 3.245ns (87.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           3.245     2.751    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 45.293    

Slack (MET) :             45.333ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.518ns (14.174%)  route 3.137ns (85.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.137     2.706    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    48.039    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.039    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 45.333    

Slack (MET) :             45.354ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.456ns (12.527%)  route 3.184ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           3.184     2.691    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 45.354    

Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.973     2.479    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                 45.394    

Slack (MET) :             45.452ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.456ns (13.816%)  route 2.845ns (86.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.845     2.421    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                 45.452    

Slack (MET) :             45.482ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.518ns (15.495%)  route 2.825ns (84.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.560    -0.952    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.825     2.391    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 45.482    

Slack (MET) :             45.578ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.456ns (13.369%)  route 2.955ns (86.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.955     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    48.039    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.039    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.578    

Slack (MET) :             45.581ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.456ns (14.069%)  route 2.785ns (85.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.785     2.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.285    48.609    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.872    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 45.581    

Slack (MET) :             45.593ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.456ns (14.437%)  route 2.702ns (85.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.702     2.279    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.285    48.609    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.872    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 45.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.775%)  route 0.813ns (85.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.813     0.334    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.770%)  route 0.668ns (78.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.668     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.233 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.233    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.185ns (21.098%)  route 0.692ns (78.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.692     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107     0.092    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.019%)  route 0.699ns (78.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.699     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     0.076    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.813%)  route 0.880ns (86.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.880     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.141ns (12.181%)  route 1.017ns (87.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.017     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.127%)  route 1.022ns (87.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.022     0.542    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.141ns (12.086%)  route 1.026ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.026     0.547    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.141ns (13.367%)  route 0.914ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.914     0.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.311%)  route 0.918ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.918     0.439    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.692ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.712ns (57.738%)  route 0.521ns (42.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.521    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.293     0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.075    48.980    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.980    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 48.692    

Slack (MET) :             48.750ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.060    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.184 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.029    48.934    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.934    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 48.750    

Slack (MET) :             48.904ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.580ns (59.370%)  route 0.397ns (40.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.397    -0.093    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.031 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.031    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.031    48.936    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.936    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                 48.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.702%)  route 0.167ns (47.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.167    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092    -0.376    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091    -0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.230ns (51.901%)  route 0.213ns (48.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.213    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.102    -0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.220ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.518ns (13.696%)  route 3.264ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           3.264     2.833    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 45.220    

Slack (MET) :             45.303ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.456ns (12.323%)  route 3.245ns (87.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           3.245     2.751    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 45.303    

Slack (MET) :             45.343ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.518ns (14.174%)  route 3.137ns (85.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.137     2.706    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    48.049    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.049    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 45.343    

Slack (MET) :             45.363ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.456ns (12.527%)  route 3.184ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           3.184     2.691    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 45.363    

Slack (MET) :             45.404ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.973     2.479    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                 45.404    

Slack (MET) :             45.462ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.456ns (13.816%)  route 2.845ns (86.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.845     2.421    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                 45.462    

Slack (MET) :             45.491ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.518ns (15.495%)  route 2.825ns (84.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.560    -0.952    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.825     2.391    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 45.491    

Slack (MET) :             45.588ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.456ns (13.369%)  route 2.955ns (86.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.955     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    48.049    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.049    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.588    

Slack (MET) :             45.590ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.456ns (14.069%)  route 2.785ns (85.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.785     2.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.276    48.619    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.882    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.882    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 45.590    

Slack (MET) :             45.603ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.456ns (14.437%)  route 2.702ns (85.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.702     2.279    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.276    48.619    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.882    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.882    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 45.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.775%)  route 0.813ns (85.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.813     0.334    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.770%)  route 0.668ns (78.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.668     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.233 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.233    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.185ns (21.098%)  route 0.692ns (78.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.692     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107     0.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.019%)  route 0.699ns (78.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.699     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     0.066    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.813%)  route 0.880ns (86.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.880     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.141ns (12.181%)  route 1.017ns (87.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.017     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.310    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.127%)  route 1.022ns (87.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.022     0.542    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.141ns (12.086%)  route 1.026ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.026     0.547    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.141ns (13.367%)  route 0.914ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.914     0.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.311%)  route 0.918ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.918     0.439    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.633ns (32.751%)  route 3.353ns (67.249%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.374 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.361     3.735    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.299     4.034 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.034    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.302    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.492ns (30.514%)  route 3.398ns (69.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     2.226 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.405     3.631    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.306     3.937 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.937    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.081    15.304    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.653ns (35.283%)  route 3.032ns (64.717%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.562 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.869     3.430    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.732 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.732    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.285    15.225    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029    15.254    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.731ns (37.529%)  route 2.881ns (62.471%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.636 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.718     3.354    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.306     3.660 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.660    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.301    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.731ns (38.331%)  route 2.785ns (61.669%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.793     3.257    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.563 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.563    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.251    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                 11.687    

Slack (MET) :             11.817ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.633ns (36.799%)  route 2.805ns (63.201%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.545 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.642     3.186    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.299     3.485 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.485    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.081    15.303    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 11.817    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.749ns (39.458%)  route 2.684ns (60.542%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.657 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.521     3.177    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.480 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.480    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.301    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.842ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.749ns (39.640%)  route 2.663ns (60.360%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.486 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.671     3.157    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.460 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.460    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.302    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 11.842    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.653ns (37.716%)  route 2.730ns (62.284%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.391 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.737     3.128    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.430 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.430    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.077    15.299    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.429ns (33.807%)  route 2.798ns (66.193%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.558    -0.954    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.611     1.113    ram0/addr[1]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.784 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.187     2.971    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.302     3.273 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.273    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.285    15.225    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.256    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                 11.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.299%)  route 0.648ns (77.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.556    -0.625    clk_cpu
    SLICE_X47Y19         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.648     0.164    ram0/flags1_reg[15][8]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.285    -0.023    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091     0.068    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.226%)  route 0.651ns (77.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.555    -0.626    clk_cpu
    SLICE_X43Y19         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.651     0.165    ram0/flags1_reg[15][7]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.091     0.066    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.102%)  route 0.656ns (77.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.656     0.175    ram0/addr[15]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.091     0.067    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.883%)  route 0.664ns (78.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[15]/Q
                         net (fo=2, routed)           0.664     0.181    ram0/flags1_reg[15][12]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.226 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.226    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.156%)  route 0.693ns (78.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.693     0.212    ram0/addr[13]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.257 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.257    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.095    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.933%)  route 0.703ns (79.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.703     0.222    ram0/addr[14]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.267 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.267    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.095    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.734     0.253    ram0/addr[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.298 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.097    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X43Y17         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.734     0.251    ram0/addr[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092     0.068    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.516%)  route 0.767ns (80.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X45Y15         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.767     0.287    ram0/addr[10]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.332 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.097    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.400%)  route 0.773ns (80.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.773     0.289    ram0/flags1_reg[15][0]
    SLICE_X46Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.334 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.121     0.096    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        6.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 0.456ns (4.881%)  route 8.887ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.887     8.390    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.779    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 0.456ns (4.941%)  route 8.773ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.773     8.276    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.125    15.519    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.782    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 0.456ns (4.914%)  route 8.824ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.824     8.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.984    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.456ns (5.189%)  route 8.332ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.332     7.835    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.125    15.524    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.787    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.456ns (5.281%)  route 8.179ns (94.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.161 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.179     7.681    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.490    15.161    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.653    
                         clock uncertainty           -0.125    15.528    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.791    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 0.456ns (5.202%)  route 8.310ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.310     7.811    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.125    15.519    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.987    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 0.456ns (5.214%)  route 8.290ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.290     7.791    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.125    15.524    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.992    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.580ns (6.597%)  route 8.212ns (93.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.555    -0.957    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  ram0/ram_addr_reg[12]/Q
                         net (fo=33, routed)          7.870     7.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.493 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.343     7.836    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.073    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.089ns (34.263%)  route 5.927ns (65.737%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.802     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I1_O)      0.214     3.681 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.008     5.690    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.297     5.987 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           2.116     8.102    ram0/douta[1]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 3.123ns (35.280%)  route 5.729ns (64.720%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.765     3.306    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.247     3.677 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.872     5.548    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.298     5.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           2.092     7.939    ram0/douta[3]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.109    15.371    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  7.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.083    -0.400    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.125    -0.485    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091    -0.394    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.274%)  route 0.675ns (82.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.675     0.191    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.866    -0.823    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.320    
                         clock uncertainty            0.125    -0.195    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.101    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.161%)  route 0.171ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.307    ram0/tmp_reg_n_0_[10]
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.125    -0.458    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.057    -0.401    ram0/dat_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.306%)  route 0.328ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.328    -0.132    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.169%)  route 0.330ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[9]/Q
                         net (fo=32, routed)          0.330    -0.130    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.298    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.090    -0.410    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.078%)  route 0.158ns (45.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.324    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.279 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.125    -0.485    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.092    -0.393    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.242%)  route 0.377ns (72.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[5]/Q
                         net (fo=32, routed)          0.377    -0.107    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.309    ram0/tmp_reg_n_0_[11]
    SLICE_X51Y12         LUT4 (Prop_lut4_I2_O)        0.045    -0.264 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    ram0/tmp[11]_i_1_n_0
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.833    -0.857    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.125    -0.493    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.091    -0.402    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[10]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[10]_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.125    -0.494    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.091    -0.403    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.278ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.633ns (32.751%)  route 3.353ns (67.249%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.374 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.361     3.735    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.299     4.034 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.034    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.311    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                 11.278    

Slack (MET) :             11.376ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.492ns (30.514%)  route 3.398ns (69.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     2.226 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.405     3.631    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.306     3.937 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.937    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.081    15.313    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 11.376    

Slack (MET) :             11.531ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.653ns (35.283%)  route 3.032ns (64.717%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.562 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.869     3.430    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.732 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.732    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.276    15.234    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029    15.263    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 11.531    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.731ns (37.529%)  route 2.881ns (62.471%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.636 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.718     3.354    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.306     3.660 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.660    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.310    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.731ns (38.331%)  route 2.785ns (61.669%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.793     3.257    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.563 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.563    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.260    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.633ns (36.799%)  route 2.805ns (63.201%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.545 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.642     3.186    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.299     3.485 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.485    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.081    15.312    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.830ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.749ns (39.458%)  route 2.684ns (60.542%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.657 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.521     3.177    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.480 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.480    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.310    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 11.830    

Slack (MET) :             11.851ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.749ns (39.640%)  route 2.663ns (60.360%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.486 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.671     3.157    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.460 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.460    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.311    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 11.851    

Slack (MET) :             11.878ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.653ns (37.716%)  route 2.730ns (62.284%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.391 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.737     3.128    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.430 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.430    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.077    15.308    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 11.878    

Slack (MET) :             11.992ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.429ns (33.807%)  route 2.798ns (66.193%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.558    -0.954    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.611     1.113    ram0/addr[1]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.784 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.187     2.971    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.302     3.273 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.273    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.276    15.234    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.265    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                 11.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.299%)  route 0.648ns (77.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.556    -0.625    clk_cpu
    SLICE_X47Y19         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.648     0.164    ram0/flags1_reg[15][8]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091     0.058    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.226%)  route 0.651ns (77.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.555    -0.626    clk_cpu
    SLICE_X43Y19         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.651     0.165    ram0/flags1_reg[15][7]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.091     0.056    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.102%)  route 0.656ns (77.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.656     0.175    ram0/addr[15]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.091     0.057    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.883%)  route 0.664ns (78.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[15]/Q
                         net (fo=2, routed)           0.664     0.181    ram0/flags1_reg[15][12]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.226 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.226    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.092     0.057    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.156%)  route 0.693ns (78.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.693     0.212    ram0/addr[13]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.257 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.257    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.085    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.933%)  route 0.703ns (79.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.703     0.222    ram0/addr[14]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.267 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.267    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.085    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.734     0.253    ram0/addr[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.298 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.087    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X43Y17         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.734     0.251    ram0/addr[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092     0.058    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.516%)  route 0.767ns (80.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X45Y15         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.767     0.287    ram0/addr[10]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.332 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.087    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.400%)  route 0.773ns (80.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.773     0.289    ram0/flags1_reg[15][0]
    SLICE_X46Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.334 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.121     0.086    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       41.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.925ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.635ns  (logic 2.950ns (38.637%)  route 4.685ns (61.363%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.646    53.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.147    54.471    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    54.595 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.595    55.190    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.314 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.297    56.611    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    56.735 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.735    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.285    98.631    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.660    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 41.925    

Slack (MET) :             42.024ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.513ns  (logic 3.213ns (42.769%)  route 4.300ns (57.231%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.502    53.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.180 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.234    54.414    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124    54.538 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000    54.538    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    54.750 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           1.564    56.313    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.299    56.612 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.612    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.637    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.637    
                         arrival time                         -56.612    
  -------------------------------------------------------------------
                         slack                                 42.024    

Slack (MET) :             42.318ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.170ns  (logic 2.826ns (39.414%)  route 4.344ns (60.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.372    52.926    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.050 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.567    54.617    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.741 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.405    56.146    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    56.270 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.270    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.588    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.588    
                         arrival time                         -56.270    
  -------------------------------------------------------------------
                         slack                                 42.318    

Slack (MET) :             42.403ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.091ns  (logic 2.826ns (39.852%)  route 4.265ns (60.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.443    52.997    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.121 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.559    54.680    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124    54.804 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.264    56.067    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124    56.191 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.191    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -56.191    
  -------------------------------------------------------------------
                         slack                                 42.403    

Slack (MET) :             42.598ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.895ns  (logic 2.826ns (40.987%)  route 4.069ns (59.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.271    52.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    52.949 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.458    54.408    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124    54.532 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           1.339    55.871    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124    55.995 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.995    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.285    98.562    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -55.995    
  -------------------------------------------------------------------
                         slack                                 42.598    

Slack (MET) :             42.747ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.742ns  (logic 2.826ns (41.916%)  route 3.916ns (58.084%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.492    53.046    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.170 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.161    54.330    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.454 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.264    55.718    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    55.842 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.842    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.842    
  -------------------------------------------------------------------
                         slack                                 42.747    

Slack (MET) :             43.109ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.385ns  (logic 2.826ns (44.257%)  route 3.559ns (55.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.158    52.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.836 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.287    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    54.411 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.950    55.361    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    55.485 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.485    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.594    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -55.485    
  -------------------------------------------------------------------
                         slack                                 43.109    

Slack (MET) :             43.983ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.506ns  (logic 2.702ns (49.075%)  route 2.804ns (50.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.169    52.723    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.847 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.635    54.482    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124    54.606 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.606    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -54.606    
  -------------------------------------------------------------------
                         slack                                 43.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (22.998%)  route 0.773ns (77.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.108    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.665     0.342    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.387 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.387    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.276ns (21.077%)  route 1.033ns (78.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.610     0.289    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.334 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.313     0.647    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.692 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.692    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.092     0.075    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.276ns (19.179%)  route 1.163ns (80.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.509     0.221    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.511     0.777    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.822 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.822    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.276ns (17.013%)  route 1.346ns (82.987%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.619     0.379    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.424 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           0.536     0.960    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.005 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.005    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.092     0.072    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.317ns (19.328%)  route 1.323ns (80.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.306    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.207 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.646     0.439    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.484 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.494     0.978    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.023    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.091     0.074    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.276ns (16.472%)  route 1.400ns (83.528%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.659     0.416    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.461 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.552     1.013    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.058    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.091     0.069    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.401ns (23.470%)  route 1.308ns (76.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.522     0.238    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045     0.283 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000     0.283    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.345 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           0.638     0.983    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.108     1.091 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.091    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     0.099    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.362ns (19.543%)  route 1.490ns (80.457%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.508     0.300    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.213     0.558    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.603 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.587     1.190    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.235 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.285     0.010    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.091     0.101    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.907ns  (logic 7.807ns (49.080%)  route 8.100ns (50.920%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.673    96.957    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    97.081 f  ram0/fb_a_dat_in[5]_i_10/O
                         net (fo=1, routed)           0.436    97.518    ram0/fb_a_dat_in[5]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124    97.642 f  ram0/fb_a_dat_in[5]_i_2/O
                         net (fo=1, routed)           0.532    98.173    ram0/fb_a_dat_in[5]_i_2_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I0_O)        0.124    98.297 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.297    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.594    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -98.297    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.726ns  (logic 7.931ns (50.431%)  route 7.795ns (49.569%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.495    95.480    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.313    95.793 r  fb_a_dat_in[6]_i_93/O
                         net (fo=1, routed)           0.490    96.283    ram0/dat_r_reg[11]_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124    96.407 f  ram0/fb_a_dat_in[6]_i_72/O
                         net (fo=1, routed)           0.162    96.569    ram0/fb_a_dat_in[6]_i_72_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.124    96.693 f  ram0/fb_a_dat_in[6]_i_28/O
                         net (fo=1, routed)           0.635    97.328    ram0/fb_a_dat_in[6]_i_28_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    97.452 r  ram0/fb_a_dat_in[6]_i_8/O
                         net (fo=1, routed)           0.263    97.715    ram0/fb_a_dat_in[6]_i_8_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.839 f  ram0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.154    97.993    ram0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.124    98.117 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.117    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.588    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.588    
                         arrival time                         -98.117    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.651ns  (logic 7.931ns (50.675%)  route 7.720ns (49.325%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.471    95.456    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X53Y17         LUT6 (Prop_lut6_I2_O)        0.313    95.769 r  fb_a_dat_in[3]_i_103/O
                         net (fo=1, routed)           0.403    96.172    fb_a_dat_in[3]_i_103_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.296 r  fb_a_dat_in[3]_i_65/O
                         net (fo=1, routed)           0.292    96.589    ram0/cursor_reg[0]_rep__0_2
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    96.713 r  ram0/fb_a_dat_in[3]_i_44/O
                         net (fo=1, routed)           0.154    96.866    ram0/fb_a_dat_in[3]_i_44_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    96.990 r  ram0/fb_a_dat_in[3]_i_18/O
                         net (fo=1, routed)           0.351    97.342    ram0/fb_a_dat_in[3]_i_18_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.466 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.452    97.918    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    98.042 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.042    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.637    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.637    
                         arrival time                         -98.042    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.575ns  (logic 7.931ns (50.921%)  route 7.644ns (49.079%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.496    95.481    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.313    95.794 r  fb_a_dat_in[1]_i_67/O
                         net (fo=1, routed)           0.314    96.108    fb_a_dat_in[1]_i_67_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.232 r  fb_a_dat_in[1]_i_41/O
                         net (fo=1, routed)           0.408    96.640    ram0/globals_reg[13]
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    96.764 r  ram0/fb_a_dat_in[1]_i_22/O
                         net (fo=1, routed)           0.412    97.177    ram0/fb_a_dat_in[1]_i_22_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.301 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    97.564    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    97.688 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.154    97.842    keyboard0/dat_r_reg[3]
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.966 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    97.966    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -97.966    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.552ns  (logic 7.807ns (50.201%)  route 7.745ns (49.799%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.766    95.750    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.313    96.063 r  fb_a_dat_in[2]_i_100/O
                         net (fo=1, routed)           0.149    96.212    fb_a_dat_in[2]_i_100_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.336 r  fb_a_dat_in[2]_i_41/O
                         net (fo=1, routed)           0.433    96.770    ram0/objtab_reg[6]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.894 r  ram0/fb_a_dat_in[2]_i_14/O
                         net (fo=1, routed)           0.646    97.540    ram0/fb_a_dat_in[2]_i_14_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    97.664 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.154    97.818    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    97.942 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.942    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.285    98.631    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.660    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                         -97.942    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.343ns  (logic 7.807ns (50.884%)  route 7.536ns (49.116%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.614    95.599    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.912 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.303    96.214    ram0/dat_r_reg[13]_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    96.338 r  ram0/fb_a_dat_in[0]_i_53/O
                         net (fo=1, routed)           0.280    96.618    ram0/fb_a_dat_in[0]_i_53_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    96.742 r  ram0/fb_a_dat_in[0]_i_22/O
                         net (fo=1, routed)           0.159    96.900    ram0/fb_a_dat_in[0]_i_22_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.024 r  ram0/fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.585    97.610    keyboard0/globals_reg[4]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124    97.734 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    97.734    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -97.734    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.247ns  (logic 7.807ns (51.204%)  route 7.440ns (48.796%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.321    96.605    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.729 r  ram0/fb_a_dat_in[4]_i_14/O
                         net (fo=1, routed)           0.502    97.231    ram0/fb_a_dat_in[4]_i_14_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124    97.355 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.159    97.514    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.638 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.638    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.285    98.562    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -97.638    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        7.662ns  (logic 0.890ns (11.616%)  route 6.772ns (88.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 f  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.772    85.678    ram0/length_reg[16][14]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.124    85.802 r  ram0/pc[16]_i_5/O
                         net (fo=33, routed)          2.978    88.781    ram0/pc[16]_i_5_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    88.905 r  ram0/ram_addr[2]_i_2/O
                         net (fo=1, routed)           1.021    89.926    ram0/ram_addr[2]_i_2_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124    90.050 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    90.050    ram_addr[2]
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.440    98.445    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.031    98.589    ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -90.050    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[13][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.355    message_reg[13][6]
  -------------------------------------------------------------------
                         required time                         98.355    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.355    message_reg[9][1]
  -------------------------------------------------------------------
                         required time                         98.355    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.792%)  route 0.804ns (81.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.804     0.326    ram0/length_reg[16][9]
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ram0_n_95
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.072    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.755%)  route 0.806ns (81.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X51Y10         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[4]/Q
                         net (fo=55, routed)          0.806     0.329    ram0/length_reg[16][4]
    SLICE_X45Y12         LUT5 (Prop_lut5_I4_O)        0.045     0.374 r  ram0/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    ram0_n_100
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.092     0.073    pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.569%)  route 0.826ns (83.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  ram0/dat_r_reg[5]/Q
                         net (fo=57, routed)          0.826     0.372    dat_r[5]
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.070     0.056    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dict_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.921%)  route 0.872ns (86.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.872     0.395    dat_r[6]
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.070     0.055    dict_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.154%)  route 0.855ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.855     0.378    dat_r[9]
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.823    -0.867    clk_cpu
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.059     0.033    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.141ns (13.907%)  route 0.873ns (86.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X53Y11         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[2]/Q
                         net (fo=55, routed)          0.873     0.396    dat_r[2]
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.825    -0.865    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.072     0.048    flags1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            globals_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.387%)  route 0.912ns (86.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.912     0.434    dat_r[12]
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.857    -0.833    clk_cpu
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.285     0.008    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     0.078    globals_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.690%)  route 0.889ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.889     0.411    dat_r[12]
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    clk_cpu
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.070     0.054    flags2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.736%)  route 0.863ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y14         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=54, routed)          0.863     0.384    ram0/length_reg[16][15]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.429 r  ram0/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     0.429    ram0_n_89
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.092     0.072    pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.515%)  route 0.902ns (86.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.902     0.425    dat_r[6]
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.072     0.058    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       41.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.925ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.635ns  (logic 2.950ns (38.637%)  route 4.685ns (61.363%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.646    53.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.147    54.471    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    54.595 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.595    55.190    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.314 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.297    56.611    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    56.735 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.735    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.285    98.631    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.660    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 41.925    

Slack (MET) :             42.024ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.513ns  (logic 3.213ns (42.769%)  route 4.300ns (57.231%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.502    53.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.180 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.234    54.414    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124    54.538 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000    54.538    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    54.750 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           1.564    56.313    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.299    56.612 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.612    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.637    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.637    
                         arrival time                         -56.612    
  -------------------------------------------------------------------
                         slack                                 42.024    

Slack (MET) :             42.318ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.170ns  (logic 2.826ns (39.414%)  route 4.344ns (60.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.372    52.926    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.050 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.567    54.617    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.741 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.405    56.146    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    56.270 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.270    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.588    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.588    
                         arrival time                         -56.270    
  -------------------------------------------------------------------
                         slack                                 42.318    

Slack (MET) :             42.403ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.091ns  (logic 2.826ns (39.852%)  route 4.265ns (60.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.443    52.997    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.121 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.559    54.680    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124    54.804 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.264    56.067    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124    56.191 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.191    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -56.191    
  -------------------------------------------------------------------
                         slack                                 42.403    

Slack (MET) :             42.598ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.895ns  (logic 2.826ns (40.987%)  route 4.069ns (59.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.271    52.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    52.949 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.458    54.408    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124    54.532 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           1.339    55.871    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124    55.995 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.995    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.285    98.562    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -55.995    
  -------------------------------------------------------------------
                         slack                                 42.598    

Slack (MET) :             42.747ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.742ns  (logic 2.826ns (41.916%)  route 3.916ns (58.084%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.492    53.046    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.170 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.161    54.330    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.454 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.264    55.718    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    55.842 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.842    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -55.842    
  -------------------------------------------------------------------
                         slack                                 42.747    

Slack (MET) :             43.109ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.385ns  (logic 2.826ns (44.257%)  route 3.559ns (55.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.158    52.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.836 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.287    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    54.411 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.950    55.361    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    55.485 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.485    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.594    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -55.485    
  -------------------------------------------------------------------
                         slack                                 43.109    

Slack (MET) :             43.983ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.506ns  (logic 2.702ns (49.075%)  route 2.804ns (50.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.169    52.723    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.847 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.635    54.482    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124    54.606 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.606    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -54.606    
  -------------------------------------------------------------------
                         slack                                 43.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (22.998%)  route 0.773ns (77.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.108    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.665     0.342    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.387 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.387    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.276ns (21.077%)  route 1.033ns (78.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.610     0.289    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.334 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.313     0.647    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.692 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.692    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.092     0.075    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.276ns (19.179%)  route 1.163ns (80.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.509     0.221    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.511     0.777    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.822 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.822    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.276ns (17.013%)  route 1.346ns (82.987%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.619     0.379    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.424 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           0.536     0.960    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.005 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.005    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.092     0.072    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.317ns (19.328%)  route 1.323ns (80.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.306    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.207 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.646     0.439    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.484 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.494     0.978    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.023    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.091     0.074    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.276ns (16.472%)  route 1.400ns (83.528%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.659     0.416    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.461 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.552     1.013    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.058    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.285    -0.022    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.091     0.069    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.401ns (23.470%)  route 1.308ns (76.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.522     0.238    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045     0.283 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000     0.283    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.345 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           0.638     0.983    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.108     1.091 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.091    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     0.099    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.362ns (19.543%)  route 1.490ns (80.457%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.508     0.300    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.213     0.558    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.603 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.587     1.190    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.235 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.285     0.010    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.091     0.101    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.907ns  (logic 7.807ns (49.080%)  route 8.100ns (50.920%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.673    96.957    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    97.081 f  ram0/fb_a_dat_in[5]_i_10/O
                         net (fo=1, routed)           0.436    97.518    ram0/fb_a_dat_in[5]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124    97.642 f  ram0/fb_a_dat_in[5]_i_2/O
                         net (fo=1, routed)           0.532    98.173    ram0/fb_a_dat_in[5]_i_2_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I0_O)        0.124    98.297 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.297    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.594    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -98.297    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.726ns  (logic 7.931ns (50.431%)  route 7.795ns (49.569%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.495    95.480    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.313    95.793 r  fb_a_dat_in[6]_i_93/O
                         net (fo=1, routed)           0.490    96.283    ram0/dat_r_reg[11]_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124    96.407 f  ram0/fb_a_dat_in[6]_i_72/O
                         net (fo=1, routed)           0.162    96.569    ram0/fb_a_dat_in[6]_i_72_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.124    96.693 f  ram0/fb_a_dat_in[6]_i_28/O
                         net (fo=1, routed)           0.635    97.328    ram0/fb_a_dat_in[6]_i_28_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    97.452 r  ram0/fb_a_dat_in[6]_i_8/O
                         net (fo=1, routed)           0.263    97.715    ram0/fb_a_dat_in[6]_i_8_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.839 f  ram0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.154    97.993    ram0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.124    98.117 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.117    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.588    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.588    
                         arrival time                         -98.117    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.651ns  (logic 7.931ns (50.675%)  route 7.720ns (49.325%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.471    95.456    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X53Y17         LUT6 (Prop_lut6_I2_O)        0.313    95.769 r  fb_a_dat_in[3]_i_103/O
                         net (fo=1, routed)           0.403    96.172    fb_a_dat_in[3]_i_103_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.296 r  fb_a_dat_in[3]_i_65/O
                         net (fo=1, routed)           0.292    96.589    ram0/cursor_reg[0]_rep__0_2
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    96.713 r  ram0/fb_a_dat_in[3]_i_44/O
                         net (fo=1, routed)           0.154    96.866    ram0/fb_a_dat_in[3]_i_44_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    96.990 r  ram0/fb_a_dat_in[3]_i_18/O
                         net (fo=1, routed)           0.351    97.342    ram0/fb_a_dat_in[3]_i_18_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.466 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.452    97.918    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    98.042 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.042    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.637    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.637    
                         arrival time                         -98.042    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.575ns  (logic 7.931ns (50.921%)  route 7.644ns (49.079%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.496    95.481    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.313    95.794 r  fb_a_dat_in[1]_i_67/O
                         net (fo=1, routed)           0.314    96.108    fb_a_dat_in[1]_i_67_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.232 r  fb_a_dat_in[1]_i_41/O
                         net (fo=1, routed)           0.408    96.640    ram0/globals_reg[13]
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    96.764 r  ram0/fb_a_dat_in[1]_i_22/O
                         net (fo=1, routed)           0.412    97.177    ram0/fb_a_dat_in[1]_i_22_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.301 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    97.564    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    97.688 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.154    97.842    keyboard0/dat_r_reg[3]
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.966 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    97.966    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.589    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -97.966    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.552ns  (logic 7.807ns (50.201%)  route 7.745ns (49.799%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.766    95.750    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.313    96.063 r  fb_a_dat_in[2]_i_100/O
                         net (fo=1, routed)           0.149    96.212    fb_a_dat_in[2]_i_100_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.336 r  fb_a_dat_in[2]_i_41/O
                         net (fo=1, routed)           0.433    96.770    ram0/objtab_reg[6]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.894 r  ram0/fb_a_dat_in[2]_i_14/O
                         net (fo=1, routed)           0.646    97.540    ram0/fb_a_dat_in[2]_i_14_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    97.664 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.154    97.818    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    97.942 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.942    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.285    98.631    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.660    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.660    
                         arrival time                         -97.942    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.343ns  (logic 7.807ns (50.884%)  route 7.536ns (49.116%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.614    95.599    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.912 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.303    96.214    ram0/dat_r_reg[13]_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    96.338 r  ram0/fb_a_dat_in[0]_i_53/O
                         net (fo=1, routed)           0.280    96.618    ram0/fb_a_dat_in[0]_i_53_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    96.742 r  ram0/fb_a_dat_in[0]_i_22/O
                         net (fo=1, routed)           0.159    96.900    ram0/fb_a_dat_in[0]_i_22_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.024 r  ram0/fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.585    97.610    keyboard0/globals_reg[4]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124    97.734 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    97.734    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -97.734    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.247ns  (logic 7.807ns (51.204%)  route 7.440ns (48.796%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.321    96.605    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.729 r  ram0/fb_a_dat_in[4]_i_14/O
                         net (fo=1, routed)           0.502    97.231    ram0/fb_a_dat_in[4]_i_14_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124    97.355 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.159    97.514    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.638 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.638    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.285    98.562    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.593    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -97.638    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        7.662ns  (logic 0.890ns (11.616%)  route 6.772ns (88.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 f  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.772    85.678    ram0/length_reg[16][14]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.124    85.802 r  ram0/pc[16]_i_5/O
                         net (fo=33, routed)          2.978    88.781    ram0/pc[16]_i_5_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    88.905 r  ram0/ram_addr[2]_i_2/O
                         net (fo=1, routed)           1.021    89.926    ram0/ram_addr[2]_i_2_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124    90.050 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    90.050    ram_addr[2]
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.440    98.445    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.031    98.589    ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         98.589    
                         arrival time                         -90.050    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[13][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.355    message_reg[13][6]
  -------------------------------------------------------------------
                         required time                         98.355    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.285    98.560    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.355    message_reg[9][1]
  -------------------------------------------------------------------
                         required time                         98.355    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.792%)  route 0.804ns (81.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.804     0.326    ram0/length_reg[16][9]
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ram0_n_95
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.072    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.755%)  route 0.806ns (81.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X51Y10         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[4]/Q
                         net (fo=55, routed)          0.806     0.329    ram0/length_reg[16][4]
    SLICE_X45Y12         LUT5 (Prop_lut5_I4_O)        0.045     0.374 r  ram0/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    ram0_n_100
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.092     0.073    pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.569%)  route 0.826ns (83.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  ram0/dat_r_reg[5]/Q
                         net (fo=57, routed)          0.826     0.372    dat_r[5]
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.070     0.056    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dict_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.921%)  route 0.872ns (86.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.872     0.395    dat_r[6]
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.070     0.055    dict_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.154%)  route 0.855ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.855     0.378    dat_r[9]
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.823    -0.867    clk_cpu
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.059     0.033    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.141ns (13.907%)  route 0.873ns (86.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X53Y11         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[2]/Q
                         net (fo=55, routed)          0.873     0.396    dat_r[2]
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.825    -0.865    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.072     0.048    flags1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            globals_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.387%)  route 0.912ns (86.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.912     0.434    dat_r[12]
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.857    -0.833    clk_cpu
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.285     0.008    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     0.078    globals_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.690%)  route 0.889ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.889     0.411    dat_r[12]
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    clk_cpu
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.070     0.054    flags2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.736%)  route 0.863ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y14         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=54, routed)          0.863     0.384    ram0/length_reg[16][15]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.429 r  ram0/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     0.429    ram0_n_89
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.285    -0.020    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.092     0.072    pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.515%)  route 0.902ns (86.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.902     0.425    dat_r[6]
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.072     0.058    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       71.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.397ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        28.351ns  (logic 8.899ns (31.388%)  route 19.452ns (68.612%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.645    23.205    keyboard0/cursor_reg[3]
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.329 r  keyboard0/cursor[10]_i_21/O
                         net (fo=1, routed)           1.094    24.424    keyboard0/cursor[10]_i_21_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.548 f  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.811    25.359    keyboard0/cursor[10]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.483 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.785    26.267    keyboard0/cursor[10]_i_5_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.391 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.877    27.268    keyboard0/cursor[10]_i_2_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I0_O)        0.124    27.392 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    27.392    keyboard0_n_3
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.165    98.760    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    98.789    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.789    
                         arrival time                         -27.392    
  -------------------------------------------------------------------
                         slack                                 71.397    

Slack (MET) :             72.048ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 8.899ns (32.019%)  route 18.894ns (67.981%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.832    23.393    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.517 f  keyboard0/cursor[3]_i_13/O
                         net (fo=1, routed)           1.025    24.541    keyboard0/cursor[3]_i_13_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.124    24.665 f  keyboard0/cursor[3]_i_12/O
                         net (fo=1, routed)           0.669    25.334    keyboard0/cursor[3]_i_12_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124    25.458 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.972    26.431    keyboard0/cursor[3]_i_9_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.555 r  keyboard0/cursor[3]_i_3/O
                         net (fo=1, routed)           0.154    26.709    keyboard0/cursor[3]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.833 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.833    keyboard0_n_7
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.434    98.439    clk_cpu
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.579    99.017    
                         clock uncertainty           -0.165    98.852    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)        0.029    98.881    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.881    
                         arrival time                         -26.833    
  -------------------------------------------------------------------
                         slack                                 72.048    

Slack (MET) :             72.173ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.666ns  (logic 8.775ns (31.718%)  route 18.891ns (68.282%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.149    23.709    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.833 r  keyboard0/cursor[7]_i_9/O
                         net (fo=1, routed)           1.129    24.962    keyboard0/cursor[7]_i_9_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.086 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.820    25.906    keyboard0/cursor[7]_i_8_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.030 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.552    26.582    ram0/ascii_code_reg[6]_2
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124    26.706 r  ram0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    26.706    ram0_n_76
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    98.879    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.879    
                         arrival time                         -26.706    
  -------------------------------------------------------------------
                         slack                                 72.173    

Slack (MET) :             72.226ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.569ns  (logic 8.927ns (32.381%)  route 18.642ns (67.619%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.746    23.306    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.430 r  keyboard0/cursor[9]_i_6/O
                         net (fo=1, routed)           0.819    24.250    keyboard0/cursor[9]_i_6_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.374 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.307    24.681    keyboard0/cursor[9]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.805 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.496    25.301    keyboard0/cursor[9]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.124    25.425 f  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           1.033    26.457    keyboard0/cursor[9]_i_2_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.152    26.609 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.609    keyboard0_n_4
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.165    98.760    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.075    98.835    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.835    
                         arrival time                         -26.609    
  -------------------------------------------------------------------
                         slack                                 72.226    

Slack (MET) :             72.431ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.409ns  (logic 8.899ns (32.467%)  route 18.510ns (67.533%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.999    23.559    cursor[12]_i_12_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.683 f  cursor[5]_i_11/O
                         net (fo=1, routed)           0.940    24.624    keyboard0/cursor_reg[13]_13
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    24.748 f  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.444    25.192    keyboard0/cursor[5]_i_8_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.316 f  keyboard0/cursor[5]_i_6/O
                         net (fo=1, routed)           0.319    25.635    keyboard0/cursor[5]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.759 f  keyboard0/cursor[5]_i_3/O
                         net (fo=1, routed)           0.567    26.326    ram0/ascii_code_reg[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.450 r  ram0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    26.450    ram0_n_78
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.165    98.849    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031    98.880    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -26.450    
  -------------------------------------------------------------------
                         slack                                 72.431    

Slack (MET) :             72.636ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.201ns  (logic 8.775ns (32.260%)  route 18.426ns (67.740%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.157    23.717    cursor[12]_i_12_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.841 r  cursor[12]_i_9/O
                         net (fo=1, routed)           0.670    24.512    keyboard0/cursor_reg[13]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.636 f  keyboard0/cursor[12]_i_7/O
                         net (fo=1, routed)           0.457    25.092    keyboard0/cursor[12]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.216 f  keyboard0/cursor[12]_i_3/O
                         net (fo=1, routed)           0.901    26.117    keyboard0/cursor[12]_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.241 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    26.241    keyboard0_n_1
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.029    98.877    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.877    
                         arrival time                         -26.241    
  -------------------------------------------------------------------
                         slack                                 72.636    

Slack (MET) :             72.670ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.170ns  (logic 8.899ns (32.754%)  route 18.271ns (67.246%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.776    23.336    keyboard0/cursor_reg[3]
    SLICE_X33Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.460 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.865    24.325    keyboard0/cursor[6]_i_7_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124    24.449 f  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.159    24.608    keyboard0/cursor[6]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.732 f  keyboard0/cursor[6]_i_4/O
                         net (fo=1, routed)           0.935    25.667    ram0/ascii_code_reg[6]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124    25.791 r  ram0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.295    26.086    ram0/cursor[6]_i_2_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.210 r  ram0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.210    ram0_n_77
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.433    98.438    clk_cpu
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.579    99.016    
                         clock uncertainty           -0.165    98.851    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.029    98.880    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -26.210    
  -------------------------------------------------------------------
                         slack                                 72.670    

Slack (MET) :             72.761ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.076ns  (logic 8.775ns (32.408%)  route 18.301ns (67.592%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.837    23.397    keyboard0/cursor_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.521 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.050    24.571    keyboard0/cursor[11]_i_6_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.695 r  keyboard0/cursor[11]_i_5/O
                         net (fo=1, routed)           0.435    25.129    keyboard0/cursor[11]_i_5_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.253 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.739    25.993    keyboard0/cursor[11]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124    26.117 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.117    keyboard0_n_2
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.165    98.849    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    98.878    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.878    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                 72.761    

Slack (MET) :             72.817ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.022ns  (logic 8.899ns (32.933%)  route 18.123ns (67.067%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.617    23.177    cursor[12]_i_12_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    23.301 r  cursor[13]_i_23/O
                         net (fo=1, routed)           0.831    24.132    keyboard0/cursor_reg[13]_7
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.256 f  keyboard0/cursor[13]_i_17/O
                         net (fo=1, routed)           0.154    24.410    keyboard0/cursor[13]_i_17_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.534 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.263    24.797    keyboard0/cursor[13]_i_9_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.921 f  keyboard0/cursor[13]_i_4/O
                         net (fo=1, routed)           1.017    25.938    keyboard0/cursor[13]_i_4_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.062 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    26.062    keyboard0_n_0
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.031    98.879    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.879    
                         arrival time                         -26.062    
  -------------------------------------------------------------------
                         slack                                 72.817    

Slack (MET) :             73.029ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.862ns  (logic 8.899ns (33.128%)  route 17.963ns (66.872%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.604    23.165    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.289 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.313    23.601    keyboard0/cursor[2]_i_9_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    23.725 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.303    24.028    keyboard0/cursor[2]_i_8_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.152 r  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.464    24.616    keyboard0/cursor[2]_i_5_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.740 r  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.039    25.779    keyboard0/cursor[2]_i_2_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124    25.903 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.903    keyboard0_n_8
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.437    98.442    clk_cpu
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.579    99.020    
                         clock uncertainty           -0.165    98.855    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.077    98.932    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.932    
                         arrival time                         -25.903    
  -------------------------------------------------------------------
                         slack                                 73.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.683%)  route 0.131ns (41.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X49Y17         FDRE                                         r  pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[12]/Q
                         net (fo=9, routed)           0.131    -0.349    ram0/pc_reg[16]_0[12]
    SLICE_X48Y17         LUT5 (Prop_lut5_I4_O)        0.045    -0.304 r  ram0/ram_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    ram0_n_121
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.091    -0.352    ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.462%)  route 0.165ns (46.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I4_O)        0.048    -0.265 r  keyboard0/ps2_keyboard_0/count_idle[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    keyboard0/ps2_keyboard_0/p_0_in_0[4]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.165    -0.440    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.107    -0.333    keyboard0/ps2_keyboard_0/count_idle_reg[4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.102    -0.394    keyboard0/ps2_keyboard_0/ps2_code_new
    SLICE_X35Y36         LUT5 (Prop_lut5_I1_O)        0.098    -0.296 r  keyboard0/ps2_keyboard_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    keyboard0/ps2_keyboard_0_n_3
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.826    -0.864    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.165    -0.458    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.092    -0.366    keyboard0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.802%)  route 0.181ns (56.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  keyboard0/ascii_reg[5]/Q
                         net (fo=3, routed)           0.181    -0.300    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.070    -0.375    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.896%)  route 0.145ns (53.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  keyboard0/ascii_reg[6]/Q
                         net (fo=3, routed)           0.145    -0.349    keyboard0/ascii_reg_n_0_[6]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.019    -0.426    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.913%)  route 0.166ns (47.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.312    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.165    -0.440    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.348    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.165    -0.440    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091    -0.349    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.175    -0.279    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I1_O)        0.043    -0.236 r  keyboard0/ps2_keyboard_0/count_idle[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    keyboard0/ps2_keyboard_0/p_0_in_0[1]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.322    keyboard0/ps2_keyboard_0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.843%)  route 0.195ns (51.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.195    -0.288    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.243    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.165    -0.423    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091    -0.332    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.715%)  route 0.196ns (51.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.196    -0.287    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    keyboard0/ps2_keyboard_0_n_14
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.165    -0.423    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092    -0.331    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 2.090ns (25.226%)  route 6.195ns (74.774%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.666     1.997    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.121 r  vga0/g0_b0_i_1/O
                         net (fo=110, routed)         1.487     3.607    vga0/g0_b0_i_1_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124     3.731 f  vga0/g10_b2/O
                         net (fo=1, routed)           0.811     4.542    vga0/g10_b2_n_0
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.666 f  vga0/vgaRed[0]_i_78/O
                         net (fo=1, routed)           0.785     5.452    vga0/vgaRed[0]_i_78_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.576 f  vga0/vgaRed[0]_i_29/O
                         net (fo=1, routed)           0.000     5.576    vga0/vgaRed[0]_i_29_n_0
    SLICE_X32Y3          MUXF7 (Prop_muxf7_I0_O)      0.238     5.814 f  vga0/vgaRed_reg[0]_i_13/O
                         net (fo=1, routed)           0.838     6.652    vga0/vgaRed_reg[0]_i_13_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.298     6.950 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.263     7.213    vga0/vgaRed[0]_i_3_n_0
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.337 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.337    vga0/vgaRed[0]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X35Y7          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.271    
                         clock uncertainty           -0.116     8.155    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.031     8.186    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 2.986ns (43.241%)  route 3.920ns (56.759%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.509     3.018    vga0/v_count3_out[10]
    SLICE_X32Y10         LUT2 (Prop_lut2_I1_O)        0.124     3.142 r  vga0/fbOutAddr[13]_i_7/O
                         net (fo=1, routed)           0.000     3.142    vga0/fbOutAddr[13]_i_7_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.722 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.456     4.179    vga0/v_count_reg[6]_0[3]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.882 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.882    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.104 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.554     5.658    vga0/fbOutAddr0[13]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.299     5.957 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.957    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.201    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.872ns (41.606%)  route 4.031ns (58.394%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.665 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.965     5.629    vga0/fbOutAddr0[9]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.325     5.954 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.954    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 3.225ns (47.553%)  route 3.557ns (52.447%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     4.856 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.645     5.501    vga0/fbOutAddr0[12]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.332     5.833 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.833    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 3.135ns (47.284%)  route 3.495ns (52.716%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.209 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.209    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.431 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.486     3.917    vga0/v_count_reg[6]_0[1]
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     4.796 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.583     5.380    vga0/fbOutAddr0[11]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.302     5.682 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.682    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031     8.201    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.962ns (44.965%)  route 3.625ns (55.035%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.640     3.880    vga0/fbOutAddr1[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.443 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.443    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.777 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.559     5.336    vga0/fbOutAddr0[10]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.029     8.199    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.648ns (41.621%)  route 3.714ns (58.379%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.707 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          0.608     1.939    vga0/v_count[10]_i_2_n_0
    SLICE_X31Y9          LUT5 (Prop_lut5_I0_O)        0.124     2.063 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.473     2.535    vga0/v_count3_out[4]
    SLICE_X32Y9          LUT5 (Prop_lut5_I4_O)        0.124     2.659 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.659    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.239 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.457     3.696    vga0/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.246 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.831     5.078    vga0/fbOutAddr0[8]
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.336     5.414 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.414    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.443     7.707    vga0/clk108M
    SLICE_X31Y10         FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.579     8.286    
                         clock uncertainty           -0.116     8.170    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.075     8.245    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.306ns (22.580%)  route 4.478ns (77.420%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          1.138     4.835    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.116     8.161    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.169     7.992    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.306ns (23.344%)  route 4.288ns (76.656%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.713 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.948     4.646    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.449     7.713    vga0/clk108M
    SLICE_X15Y8          FDRE                                         r  vga0/fbOutAddr_reg[3]/C
                         clock pessimism              0.564     8.277    
                         clock uncertainty           -0.116     8.161    
    SLICE_X15Y8          FDRE (Setup_fdre_C_CE)      -0.205     7.956    vga0/fbOutAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.306ns (23.263%)  route 4.308ns (76.737%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.563    -0.949    vga0/clk108M
    SLICE_X33Y10         FDRE                                         r  vga0/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.493 f  vga0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.980     0.487    vga0/v_count_reg_n_0_[8]
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152     0.639 r  vga0/v_count[10]_i_4/O
                         net (fo=2, routed)           0.365     1.005    vga0/v_count[10]_i_4_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.326     1.331 f  vga0/v_count[10]_i_2/O
                         net (fo=21, routed)          1.055     2.386    vga0/v_count[10]_i_2_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     2.510 r  vga0/v_count[10]_i_1/O
                         net (fo=3, routed)           0.428     2.937    vga0/v_count3_out[10]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.512     3.574    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.698 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.968     4.665    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X14Y9          FDRE (Setup_fdre_C_CE)      -0.169     7.991    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.190%)  route 0.302ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.302    -0.150    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.731%)  route 0.142ns (43.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.561    -0.620    vga0/clk108M
    SLICE_X32Y10         FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.142    -0.338    vga0/v_count_reg_n_0_[10]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.293    vga0/vSync_i_1_n_0
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X32Y8          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.116    -0.487    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.091    -0.396    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.845%)  route 0.156ns (45.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[2]/Q
                         net (fo=24, routed)          0.156    -0.323    vga0/h_count_reg_n_0_[2]
    SLICE_X28Y8          LUT4 (Prop_lut4_I2_O)        0.048    -0.275 r  vga0/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    vga0/h_count[3]_i_1_n_0
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X28Y8          FDRE                                         r  vga0/h_count_reg[3]/C
                         clock pessimism              0.251    -0.606    
                         clock uncertainty            0.116    -0.490    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.105    -0.385    vga0/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.644%)  route 0.323ns (66.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.323    -0.129    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.570%)  route 0.136ns (39.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X30Y9          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.136    -0.319    vga0/v_count_reg_n_0_[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.274    vga0/v_count[5]_i_2_n_0
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    vga0/clk108M
    SLICE_X31Y9          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.116    -0.490    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.091    -0.399    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.508%)  route 0.340ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y9          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.340    -0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.597%)  route 0.339ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X14Y8          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.339    -0.113    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.623%)  route 0.167ns (47.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    vga0/clk108M
    SLICE_X29Y7          FDRE                                         r  vga0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga0/h_count_reg[4]/Q
                         net (fo=15, routed)          0.167    -0.311    vga0/h_count_reg_n_0_[4]
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga0/h_count[7]_i_1_n_0
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    vga0/clk108M
    SLICE_X29Y8          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.116    -0.487    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.092    -0.395    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.321    vga0/char[4]
    SLICE_X29Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.276    vga0/char[4]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X29Y6          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.116    -0.502    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.091    -0.411    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga0/char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vga0/char_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.305    vga0/char[3]
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  vga0/char[3]_i_1/O
                         net (fo=62, routed)          0.000    -0.260    vga0/char[3]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.833    -0.857    vga0/clk108M
    SLICE_X28Y6          FDRE                                         r  vga0/char_reg[3]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.116    -0.502    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.091    -0.411    vga0/char_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.692ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.712ns (57.738%)  route 0.521ns (42.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.521    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.293     0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.075    48.980    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.980    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 48.692    

Slack (MET) :             48.750ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.060    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.184 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.184    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.029    48.934    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.934    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                 48.750    

Slack (MET) :             48.904ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.580ns (59.370%)  route 0.397ns (40.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 48.452 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.566    -0.946    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.397    -0.093    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.124     0.031 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.031    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.447    48.452    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.054    
                         clock uncertainty           -0.150    48.905    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)        0.031    48.936    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.936    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                 48.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.702%)  route 0.167ns (47.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.167    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092    -0.376    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091    -0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.230ns (51.901%)  route 0.213ns (48.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.213    -0.276    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.102    -0.174 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.150    -0.468    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107    -0.361    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.211ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.518ns (13.696%)  route 3.264ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           3.264     2.833    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 45.211    

Slack (MET) :             45.293ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.456ns (12.323%)  route 3.245ns (87.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           3.245     2.751    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 45.293    

Slack (MET) :             45.333ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.518ns (14.174%)  route 3.137ns (85.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.137     2.706    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    48.039    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.039    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 45.333    

Slack (MET) :             45.354ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.456ns (12.527%)  route 3.184ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           3.184     2.691    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    48.044    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.044    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 45.354    

Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.973     2.479    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                 45.394    

Slack (MET) :             45.452ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.456ns (13.816%)  route 2.845ns (86.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.845     2.421    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                 45.452    

Slack (MET) :             45.482ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.518ns (15.495%)  route 2.825ns (84.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.560    -0.952    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.825     2.391    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 45.482    

Slack (MET) :             45.578ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.456ns (13.369%)  route 2.955ns (86.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.955     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.285    48.605    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    48.039    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.039    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.578    

Slack (MET) :             45.581ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.456ns (14.069%)  route 2.785ns (85.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.785     2.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.285    48.609    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.872    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 45.581    

Slack (MET) :             45.593ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.456ns (14.437%)  route 2.702ns (85.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.702     2.279    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.285    48.609    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.872    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.872    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 45.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.775%)  route 0.813ns (85.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.813     0.334    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.770%)  route 0.668ns (78.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.668     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.233 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.233    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.077    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.185ns (21.098%)  route 0.692ns (78.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.692     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107     0.092    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.019%)  route 0.699ns (78.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.699     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     0.076    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.813%)  route 0.880ns (86.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.880     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.141ns (12.181%)  route 1.017ns (87.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.017     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.320    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.127%)  route 1.022ns (87.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.022     0.542    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.141ns (12.086%)  route 1.026ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.026     0.547    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.141ns (13.367%)  route 0.914ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.914     0.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.311%)  route 0.918ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.918     0.439    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.220ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.518ns (13.696%)  route 3.264ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           3.264     2.833    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 45.220    

Slack (MET) :             45.303ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.456ns (12.323%)  route 3.245ns (87.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           3.245     2.751    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 45.303    

Slack (MET) :             45.343ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.518ns (14.174%)  route 3.137ns (85.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.563    -0.949    clk_cpu
    SLICE_X34Y8          FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           3.137     2.706    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    48.049    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.049    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 45.343    

Slack (MET) :             45.363ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.456ns (12.527%)  route 3.184ns (87.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[0]/Q
                         net (fo=3, routed)           3.184     2.691    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    48.054    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.054    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 45.363    

Slack (MET) :             45.404ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.456ns (13.300%)  route 2.973ns (86.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.973     2.479    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                 45.404    

Slack (MET) :             45.462ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.456ns (13.816%)  route 2.845ns (86.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.845     2.421    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.421    
  -------------------------------------------------------------------
                         slack                                 45.462    

Slack (MET) :             45.491ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.518ns (15.495%)  route 2.825ns (84.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.560    -0.952    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           2.825     2.391    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 45.491    

Slack (MET) :             45.588ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.456ns (13.369%)  route 2.955ns (86.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 48.492 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           2.955     2.461    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.488    48.492    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.891    
                         clock uncertainty           -0.276    48.615    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    48.049    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.049    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 45.588    

Slack (MET) :             45.590ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.456ns (14.069%)  route 2.785ns (85.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.562    -0.950    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           2.785     2.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.276    48.619    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    47.882    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.882    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                 45.590    

Slack (MET) :             45.603ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.456ns (14.437%)  route 2.702ns (85.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.632    -0.880    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.702     2.279    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.492    48.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.895    
                         clock uncertainty           -0.276    48.619    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.882    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.882    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                 45.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.775%)  route 0.813ns (85.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.813     0.334    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.770%)  route 0.668ns (78.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y10         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[11]/Q
                         net (fo=4, routed)           0.668     0.188    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.233 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.233    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.185ns (21.098%)  route 0.692ns (78.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           0.692     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107     0.082    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.019%)  route 0.699ns (78.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X35Y11         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.699     0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     0.066    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.813%)  route 0.880ns (86.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.880     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.141ns (12.181%)  route 1.017ns (87.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           1.017     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.310    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.141ns (12.127%)  route 1.022ns (87.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.022     0.542    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.141ns (12.086%)  route 1.026ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.562    -0.619    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.026     0.547    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.141ns (13.367%)  route 0.914ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[4]/Q
                         net (fo=3, routed)           0.914     0.434    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.311%)  route 0.918ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.561    -0.620    clk_cpu
    SLICE_X35Y8          FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.918     0.439    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        6.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 0.456ns (4.881%)  route 8.887ns (95.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.887     8.390    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.779    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 0.456ns (4.941%)  route 8.773ns (95.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.773     8.276    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.125    15.519    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.782    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 0.456ns (4.914%)  route 8.824ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.824     8.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.984    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.456ns (5.189%)  route 8.332ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.332     7.835    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.125    15.524    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.787    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 ram0/ram_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 0.456ns (5.281%)  route 8.179ns (94.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 15.161 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.558    -0.954    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram0/ram_dat_in_reg[6]/Q
                         net (fo=32, routed)          8.179     7.681    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.490    15.161    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.653    
                         clock uncertainty           -0.125    15.528    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.791    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 0.456ns (5.202%)  route 8.310ns (94.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.152 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.310     7.811    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.481    15.152    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.644    
                         clock uncertainty           -0.125    15.519    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.987    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 ram0/ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 0.456ns (5.214%)  route 8.290ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 15.157 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  ram0/ram_we_reg/Q
                         net (fo=32, routed)          8.290     7.791    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.486    15.157    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.649    
                         clock uncertainty           -0.125    15.524    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.992    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 ram0/ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.580ns (6.597%)  route 8.212ns (93.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 15.149 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.555    -0.957    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  ram0/ram_addr_reg[12]/Q
                         net (fo=33, routed)          7.870     7.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.493 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.343     7.836    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.478    15.149    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492    15.641    
                         clock uncertainty           -0.125    15.516    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.073    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.089ns (34.263%)  route 5.927ns (65.737%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.802     3.343    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[1]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.467 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.467    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_10_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I1_O)      0.214     3.681 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           2.008     5.690    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.297     5.987 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           2.116     8.102    ram0/douta[1]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.105    15.375    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 3.123ns (35.280%)  route 5.729ns (64.720%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.598    -0.913    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.541 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.765     3.306    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.430    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_10_n_0
    SLICE_X8Y38          MUXF7 (Prop_muxf7_I1_O)      0.247     3.677 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.872     5.548    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.298     5.846 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           2.092     7.939    ram0/douta[3]
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[3]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X53Y10         FDRE (Setup_fdre_C_D)       -0.109    15.371    ram0/dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  7.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.083    -0.400    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.355 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.125    -0.485    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091    -0.394    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.274%)  route 0.675ns (82.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.675     0.191    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.866    -0.823    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.320    
                         clock uncertainty            0.125    -0.195    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.101    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.161%)  route 0.171ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.307    ram0/tmp_reg_n_0_[10]
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[10]/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.125    -0.458    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.057    -0.401    ram0/dat_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.306%)  route 0.328ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[10]/Q
                         net (fo=32, routed)          0.328    -0.132    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.169%)  route 0.330ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  ram0/ram_addr_reg[9]/Q
                         net (fo=32, routed)          0.330    -0.130    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.298    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X52Y22         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.090    -0.410    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.078%)  route 0.158ns (45.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.558    -0.623    ram0/CLK
    SLICE_X49Y19         FDRE                                         r  ram0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram0/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.324    ram0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.279 r  ram0/ram_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    ram0/ram_dat_in[5]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[5]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.125    -0.485    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.092    -0.393    ram0/ram_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.242%)  route 0.377ns (72.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[5]/Q
                         net (fo=32, routed)          0.377    -0.107    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.869    -0.820    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
                         clock uncertainty            0.125    -0.421    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.238    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.309    ram0/tmp_reg_n_0_[11]
    SLICE_X51Y12         LUT4 (Prop_lut4_I2_O)        0.045    -0.264 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    ram0/tmp[11]_i_1_n_0
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.833    -0.857    ram0/CLK
    SLICE_X51Y12         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.125    -0.493    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.091    -0.402    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[10]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[10]
    SLICE_X55Y13         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[10]_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X55Y13         FDRE                                         r  ram0/tmp_reg[10]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.125    -0.494    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.091    -0.403    ram0/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.633ns (32.751%)  route 3.353ns (67.249%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.374 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.361     3.735    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.299     4.034 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.034    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.302    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.492ns (30.514%)  route 3.398ns (69.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     2.226 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.405     3.631    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.306     3.937 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.937    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.081    15.304    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.653ns (35.283%)  route 3.032ns (64.717%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.562 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.869     3.430    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.732 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.732    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.285    15.225    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029    15.254    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.641ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.731ns (37.529%)  route 2.881ns (62.471%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.636 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.718     3.354    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.306     3.660 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.660    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.301    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 11.641    

Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.731ns (38.331%)  route 2.785ns (61.669%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.793     3.257    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.563 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.563    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.251    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                 11.687    

Slack (MET) :             11.817ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.633ns (36.799%)  route 2.805ns (63.201%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.545 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.642     3.186    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.299     3.485 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.485    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.081    15.303    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 11.817    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.749ns (39.458%)  route 2.684ns (60.542%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.657 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.521     3.177    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.480 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.480    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.301    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             11.842ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.749ns (39.640%)  route 2.663ns (60.360%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.486 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.671     3.157    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.460 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.460    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.302    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 11.842    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.653ns (37.716%)  route 2.730ns (62.284%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.391 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.737     3.128    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.430 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.430    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.077    15.299    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.982ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.429ns (33.807%)  route 2.798ns (66.193%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.558    -0.954    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.611     1.113    ram0/addr[1]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.784 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.187     2.971    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.302     3.273 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.273    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.285    15.225    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.256    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                 11.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.299%)  route 0.648ns (77.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.556    -0.625    clk_cpu
    SLICE_X47Y19         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.648     0.164    ram0/flags1_reg[15][8]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.285    -0.023    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091     0.068    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.226%)  route 0.651ns (77.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.555    -0.626    clk_cpu
    SLICE_X43Y19         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.651     0.165    ram0/flags1_reg[15][7]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.091     0.066    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.102%)  route 0.656ns (77.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.656     0.175    ram0/addr[15]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.091     0.067    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.883%)  route 0.664ns (78.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[15]/Q
                         net (fo=2, routed)           0.664     0.181    ram0/flags1_reg[15][12]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.226 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.226    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.156%)  route 0.693ns (78.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.693     0.212    ram0/addr[13]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.257 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.257    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.095    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.933%)  route 0.703ns (79.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.703     0.222    ram0/addr[14]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.267 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.267    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.285    -0.026    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.095    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.734     0.253    ram0/addr[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.298 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.097    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X43Y17         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.734     0.251    ram0/addr[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092     0.068    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.516%)  route 0.767ns (80.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X45Y15         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.767     0.287    ram0/addr[10]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.332 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.097    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.400%)  route 0.773ns (80.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.773     0.289    ram0/flags1_reg[15][0]
    SLICE_X46Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.334 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.121     0.096    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.278ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.633ns (32.751%)  route 3.353ns (67.249%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.374 r  ram0/ram_addr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.361     3.735    ram0/ram_addr_reg[12]_i_2_n_7
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.299     4.034 r  ram0/ram_addr[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.034    ram0/ram_addr[9]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[9]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.311    ram0/ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                 11.278    

Slack (MET) :             11.376ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.492ns (30.514%)  route 3.398ns (69.486%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     2.226 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.405     3.631    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.306     3.937 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.937    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.081    15.313    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 11.376    

Slack (MET) :             11.531ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.653ns (35.283%)  route 3.032ns (64.717%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.562 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.869     3.430    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X48Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.732 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     3.732    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.276    15.234    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029    15.263    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 11.531    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.731ns (37.529%)  route 2.881ns (62.471%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.636 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.718     3.354    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.306     3.660 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.660    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.310    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.731ns (38.331%)  route 2.785ns (61.669%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.793     3.257    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.563 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.563    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    15.260    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.633ns (36.799%)  route 2.805ns (63.201%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.545 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.642     3.186    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.299     3.485 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.485    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.081    15.312    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.830ns  (required time - arrival time)
  Source:                 ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.749ns (39.458%)  route 2.684ns (60.542%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[9]/Q
                         net (fo=2, routed)           2.163     1.667    ram0/addr[9]
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.323 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.323    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.657 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.521     3.177    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.303     3.480 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.480    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.079    15.310    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 11.830    

Slack (MET) :             11.851ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.749ns (39.640%)  route 2.663ns (60.360%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.486 r  ram0/ram_addr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.671     3.157    ram0/ram_addr_reg[12]_i_2_n_6
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.460 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.460    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.079    15.311    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 11.851    

Slack (MET) :             11.878ns  (required time - arrival time)
  Source:                 ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.653ns (37.716%)  route 2.730ns (62.284%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.559    -0.953    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  ram_addr_reg[5]/Q
                         net (fo=2, routed)           1.992     1.496    ram0/addr[5]
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.152 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.152    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.391 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.737     3.128    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X46Y20         LUT4 (Prop_lut4_I2_O)        0.302     3.430 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.430    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)        0.077    15.308    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                 11.878    

Slack (MET) :             11.992ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.429ns (33.807%)  route 2.798ns (66.193%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.112 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.558    -0.954    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.611     1.113    ram0/addr[1]
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.784 r  ram0/ram_addr_reg[4]_i_2/O[2]
                         net (fo=1, routed)           1.187     2.971    ram0/ram_addr_reg[4]_i_2_n_5
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.302     3.273 r  ram0/ram_addr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.273    ram0/ram_addr[3]_i_1__0_n_0
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.440    15.112    ram0/CLK
    SLICE_X45Y17         FDRE                                         r  ram0/ram_addr_reg[3]/C
                         clock pessimism              0.398    15.510    
                         clock uncertainty           -0.276    15.234    
    SLICE_X45Y17         FDRE (Setup_fdre_C_D)        0.031    15.265    ram0/ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                 11.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.299%)  route 0.648ns (77.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.556    -0.625    clk_cpu
    SLICE_X47Y19         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.648     0.164    ram0/flags1_reg[15][8]
    SLICE_X48Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.826    -0.864    ram0/CLK
    SLICE_X48Y19         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.091     0.058    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 flags1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.226%)  route 0.651ns (77.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.555    -0.626    clk_cpu
    SLICE_X43Y19         FDRE                                         r  flags1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  flags1_reg[10]/Q
                         net (fo=2, routed)           0.651     0.165    ram0/flags1_reg[15][7]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.210 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.210    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.091     0.056    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.102%)  route 0.656ns (77.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[15]/Q
                         net (fo=2, routed)           0.656     0.175    ram0/addr[15]
    SLICE_X48Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.220 r  ram0/ram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    ram0/ram_addr[15]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X48Y20         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.091     0.057    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.883%)  route 0.664ns (78.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[15]/Q
                         net (fo=2, routed)           0.664     0.181    ram0/flags1_reg[15][12]
    SLICE_X45Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.226 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.226    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X45Y19         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.092     0.057    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ram_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.156%)  route 0.693ns (78.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[13]/Q
                         net (fo=2, routed)           0.693     0.212    ram0/addr[13]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.257 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.257    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.085    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.933%)  route 0.703ns (79.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[14]/Q
                         net (fo=2, routed)           0.703     0.222    ram0/addr[14]
    SLICE_X46Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.267 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.267    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.823    -0.867    ram0/CLK
    SLICE_X46Y20         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     0.085    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.734     0.253    ram0/addr[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.298 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.087    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.216%)  route 0.734ns (79.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X43Y17         FDRE                                         r  ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram_addr_reg[0]/Q
                         net (fo=2, routed)           0.734     0.251    ram0/addr[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  ram0/ram_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    ram0/ram_addr[0]_i_1__0_n_0
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X44Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092     0.058    ram0/ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.516%)  route 0.767ns (80.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X45Y15         FDRE                                         r  ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.767     0.287    ram0/addr[10]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.332 r  ram0/ram_addr[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    ram0/ram_addr[10]_i_1__0_n_0
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X46Y18         FDRE                                         r  ram0/ram_addr_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.087    ram0/ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.400%)  route 0.773ns (80.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.557    -0.624    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.773     0.289    ram0/flags1_reg[15][0]
    SLICE_X46Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.334 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X46Y19         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.121     0.086    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       41.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.934ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.635ns  (logic 2.950ns (38.637%)  route 4.685ns (61.363%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.646    53.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.147    54.471    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    54.595 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.595    55.190    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.314 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.297    56.611    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    56.735 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.735    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.276    98.640    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.669    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.669    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 41.934    

Slack (MET) :             42.034ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.513ns  (logic 3.213ns (42.769%)  route 4.300ns (57.231%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.502    53.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.180 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.234    54.414    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124    54.538 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000    54.538    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    54.750 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           1.564    56.313    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.299    56.612 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.612    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.612    
  -------------------------------------------------------------------
                         slack                                 42.034    

Slack (MET) :             42.328ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.170ns  (logic 2.826ns (39.414%)  route 4.344ns (60.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.372    52.926    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.050 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.567    54.617    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.741 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.405    56.146    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    56.270 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.270    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.597    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -56.270    
  -------------------------------------------------------------------
                         slack                                 42.328    

Slack (MET) :             42.412ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        7.091ns  (logic 2.826ns (39.852%)  route 4.265ns (60.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.443    52.997    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.121 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.559    54.680    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124    54.804 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.264    56.067    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124    56.191 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.191    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -56.191    
  -------------------------------------------------------------------
                         slack                                 42.412    

Slack (MET) :             42.608ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.895ns  (logic 2.826ns (40.987%)  route 4.069ns (59.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.271    52.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    52.949 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.458    54.408    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124    54.532 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           1.339    55.871    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124    55.995 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.995    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.276    98.571    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.602    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -55.995    
  -------------------------------------------------------------------
                         slack                                 42.608    

Slack (MET) :             42.757ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.742ns  (logic 2.826ns (41.916%)  route 3.916ns (58.084%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.492    53.046    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.170 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.161    54.330    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.454 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.264    55.718    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    55.842 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.842    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.598    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -55.842    
  -------------------------------------------------------------------
                         slack                                 42.757    

Slack (MET) :             43.118ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.385ns  (logic 2.826ns (44.257%)  route 3.559ns (55.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.158    52.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.836 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.287    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    54.411 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.950    55.361    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    55.485 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.485    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.603    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -55.485    
  -------------------------------------------------------------------
                         slack                                 43.118    

Slack (MET) :             43.993ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.506ns  (logic 2.702ns (49.075%)  route 2.804ns (50.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.169    52.723    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.847 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.635    54.482    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124    54.606 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.606    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029    98.598    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -54.606    
  -------------------------------------------------------------------
                         slack                                 43.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (22.998%)  route 0.773ns (77.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.108    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.665     0.342    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.387 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.387    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.276ns (21.077%)  route 1.033ns (78.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.610     0.289    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.334 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.313     0.647    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.692 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.692    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.276ns (19.179%)  route 1.163ns (80.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.509     0.221    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.511     0.777    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.822 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.822    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.091     0.060    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.276ns (17.013%)  route 1.346ns (82.987%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.619     0.379    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.424 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           0.536     0.960    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.005 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.005    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.092     0.062    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.317ns (19.328%)  route 1.323ns (80.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.306    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.207 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.646     0.439    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.484 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.494     0.978    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.023    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.276ns (16.472%)  route 1.400ns (83.528%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.659     0.416    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.461 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.552     1.013    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.058    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.091     0.059    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.401ns (23.470%)  route 1.308ns (76.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.522     0.238    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045     0.283 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000     0.283    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.345 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           0.638     0.983    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.108     1.091 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.091    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     0.089    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.362ns (19.543%)  route 1.490ns (80.457%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.508     0.300    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.213     0.558    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.603 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.587     1.190    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.235 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.276     0.000    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.091     0.091    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.907ns  (logic 7.807ns (49.080%)  route 8.100ns (50.920%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.673    96.957    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    97.081 f  ram0/fb_a_dat_in[5]_i_10/O
                         net (fo=1, routed)           0.436    97.518    ram0/fb_a_dat_in[5]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124    97.642 f  ram0/fb_a_dat_in[5]_i_2/O
                         net (fo=1, routed)           0.532    98.173    ram0/fb_a_dat_in[5]_i_2_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I0_O)        0.124    98.297 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.297    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.603    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -98.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.726ns  (logic 7.931ns (50.431%)  route 7.795ns (49.569%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.495    95.480    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.313    95.793 r  fb_a_dat_in[6]_i_93/O
                         net (fo=1, routed)           0.490    96.283    ram0/dat_r_reg[11]_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124    96.407 f  ram0/fb_a_dat_in[6]_i_72/O
                         net (fo=1, routed)           0.162    96.569    ram0/fb_a_dat_in[6]_i_72_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.124    96.693 f  ram0/fb_a_dat_in[6]_i_28/O
                         net (fo=1, routed)           0.635    97.328    ram0/fb_a_dat_in[6]_i_28_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    97.452 r  ram0/fb_a_dat_in[6]_i_8/O
                         net (fo=1, routed)           0.263    97.715    ram0/fb_a_dat_in[6]_i_8_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.839 f  ram0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.154    97.993    ram0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.124    98.117 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.117    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.597    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -98.117    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.651ns  (logic 7.931ns (50.675%)  route 7.720ns (49.325%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.471    95.456    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X53Y17         LUT6 (Prop_lut6_I2_O)        0.313    95.769 r  fb_a_dat_in[3]_i_103/O
                         net (fo=1, routed)           0.403    96.172    fb_a_dat_in[3]_i_103_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.296 r  fb_a_dat_in[3]_i_65/O
                         net (fo=1, routed)           0.292    96.589    ram0/cursor_reg[0]_rep__0_2
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    96.713 r  ram0/fb_a_dat_in[3]_i_44/O
                         net (fo=1, routed)           0.154    96.866    ram0/fb_a_dat_in[3]_i_44_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    96.990 r  ram0/fb_a_dat_in[3]_i_18/O
                         net (fo=1, routed)           0.351    97.342    ram0/fb_a_dat_in[3]_i_18_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.466 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.452    97.918    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    98.042 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.042    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -98.042    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.575ns  (logic 7.931ns (50.921%)  route 7.644ns (49.079%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.496    95.481    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.313    95.794 r  fb_a_dat_in[1]_i_67/O
                         net (fo=1, routed)           0.314    96.108    fb_a_dat_in[1]_i_67_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.232 r  fb_a_dat_in[1]_i_41/O
                         net (fo=1, routed)           0.408    96.640    ram0/globals_reg[13]
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    96.764 r  ram0/fb_a_dat_in[1]_i_22/O
                         net (fo=1, routed)           0.412    97.177    ram0/fb_a_dat_in[1]_i_22_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.301 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    97.564    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    97.688 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.154    97.842    keyboard0/dat_r_reg[3]
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.966 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    97.966    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.598    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -97.966    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.552ns  (logic 7.807ns (50.201%)  route 7.745ns (49.799%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.766    95.750    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.313    96.063 r  fb_a_dat_in[2]_i_100/O
                         net (fo=1, routed)           0.149    96.212    fb_a_dat_in[2]_i_100_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.336 r  fb_a_dat_in[2]_i_41/O
                         net (fo=1, routed)           0.433    96.770    ram0/objtab_reg[6]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.894 r  ram0/fb_a_dat_in[2]_i_14/O
                         net (fo=1, routed)           0.646    97.540    ram0/fb_a_dat_in[2]_i_14_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    97.664 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.154    97.818    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    97.942 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.942    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.276    98.640    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.669    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.669    
                         arrival time                         -97.942    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.343ns  (logic 7.807ns (50.884%)  route 7.536ns (49.116%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.614    95.599    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.912 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.303    96.214    ram0/dat_r_reg[13]_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    96.338 r  ram0/fb_a_dat_in[0]_i_53/O
                         net (fo=1, routed)           0.280    96.618    ram0/fb_a_dat_in[0]_i_53_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    96.742 r  ram0/fb_a_dat_in[0]_i_22/O
                         net (fo=1, routed)           0.159    96.900    ram0/fb_a_dat_in[0]_i_22_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.024 r  ram0/fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.585    97.610    keyboard0/globals_reg[4]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124    97.734 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    97.734    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -97.734    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.247ns  (logic 7.807ns (51.204%)  route 7.440ns (48.796%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.321    96.605    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.729 r  ram0/fb_a_dat_in[4]_i_14/O
                         net (fo=1, routed)           0.502    97.231    ram0/fb_a_dat_in[4]_i_14_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124    97.355 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.159    97.514    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.638 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.638    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.276    98.571    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.602    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -97.638    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        7.662ns  (logic 0.890ns (11.616%)  route 6.772ns (88.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 f  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.772    85.678    ram0/length_reg[16][14]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.124    85.802 r  ram0/pc[16]_i_5/O
                         net (fo=33, routed)          2.978    88.781    ram0/pc[16]_i_5_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    88.905 r  ram0/ram_addr[2]_i_2/O
                         net (fo=1, routed)           1.021    89.926    ram0/ram_addr[2]_i_2_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124    90.050 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    90.050    ram_addr[2]
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.440    98.445    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.031    98.598    ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -90.050    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[13][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.364    message_reg[13][6]
  -------------------------------------------------------------------
                         required time                         98.364    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.364    message_reg[9][1]
  -------------------------------------------------------------------
                         required time                         98.364    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.792%)  route 0.804ns (81.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.804     0.326    ram0/length_reg[16][9]
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ram0_n_95
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.062    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.755%)  route 0.806ns (81.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X51Y10         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[4]/Q
                         net (fo=55, routed)          0.806     0.329    ram0/length_reg[16][4]
    SLICE_X45Y12         LUT5 (Prop_lut5_I4_O)        0.045     0.374 r  ram0/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    ram0_n_100
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.092     0.063    pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.569%)  route 0.826ns (83.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  ram0/dat_r_reg[5]/Q
                         net (fo=57, routed)          0.826     0.372    dat_r[5]
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.070     0.046    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dict_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.921%)  route 0.872ns (86.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.872     0.395    dat_r[6]
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.070     0.045    dict_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.154%)  route 0.855ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.855     0.378    dat_r[9]
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.823    -0.867    clk_cpu
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.059     0.023    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.141ns (13.907%)  route 0.873ns (86.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X53Y11         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[2]/Q
                         net (fo=55, routed)          0.873     0.396    dat_r[2]
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.825    -0.865    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.072     0.038    flags1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            globals_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.387%)  route 0.912ns (86.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.912     0.434    dat_r[12]
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.857    -0.833    clk_cpu
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.276    -0.002    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     0.068    globals_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.690%)  route 0.889ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.889     0.411    dat_r[12]
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    clk_cpu
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.070     0.044    flags2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.736%)  route 0.863ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y14         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=54, routed)          0.863     0.384    ram0/length_reg[16][15]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.429 r  ram0/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     0.429    ram0_n_89
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.092     0.062    pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.515%)  route 0.902ns (86.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.902     0.425    dat_r[6]
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.072     0.048    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       71.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.397ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        28.351ns  (logic 8.899ns (31.388%)  route 19.452ns (68.612%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.645    23.205    keyboard0/cursor_reg[3]
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.329 r  keyboard0/cursor[10]_i_21/O
                         net (fo=1, routed)           1.094    24.424    keyboard0/cursor[10]_i_21_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.548 f  keyboard0/cursor[10]_i_12/O
                         net (fo=1, routed)           0.811    25.359    keyboard0/cursor[10]_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.483 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.785    26.267    keyboard0/cursor[10]_i_5_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.391 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.877    27.268    keyboard0/cursor[10]_i_2_n_0
    SLICE_X35Y23         LUT4 (Prop_lut4_I0_O)        0.124    27.392 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    27.392    keyboard0_n_3
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.165    98.760    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    98.789    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.789    
                         arrival time                         -27.392    
  -------------------------------------------------------------------
                         slack                                 71.397    

Slack (MET) :             72.048ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.793ns  (logic 8.899ns (32.019%)  route 18.894ns (67.981%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.832    23.393    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.517 f  keyboard0/cursor[3]_i_13/O
                         net (fo=1, routed)           1.025    24.541    keyboard0/cursor[3]_i_13_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I0_O)        0.124    24.665 f  keyboard0/cursor[3]_i_12/O
                         net (fo=1, routed)           0.669    25.334    keyboard0/cursor[3]_i_12_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124    25.458 r  keyboard0/cursor[3]_i_9/O
                         net (fo=1, routed)           0.972    26.431    keyboard0/cursor[3]_i_9_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    26.555 r  keyboard0/cursor[3]_i_3/O
                         net (fo=1, routed)           0.154    26.709    keyboard0/cursor[3]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.833 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    26.833    keyboard0_n_7
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.434    98.439    clk_cpu
    SLICE_X39Y20         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.579    99.017    
                         clock uncertainty           -0.165    98.852    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)        0.029    98.881    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.881    
                         arrival time                         -26.833    
  -------------------------------------------------------------------
                         slack                                 72.048    

Slack (MET) :             72.173ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.666ns  (logic 8.775ns (31.718%)  route 18.891ns (68.282%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.149    23.709    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.833 r  keyboard0/cursor[7]_i_9/O
                         net (fo=1, routed)           1.129    24.962    keyboard0/cursor[7]_i_9_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.086 f  keyboard0/cursor[7]_i_8/O
                         net (fo=1, routed)           0.820    25.906    keyboard0/cursor[7]_i_8_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.030 f  keyboard0/cursor[7]_i_4/O
                         net (fo=1, routed)           0.552    26.582    ram0/ascii_code_reg[6]_2
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124    26.706 r  ram0/cursor[7]_i_1/O
                         net (fo=1, routed)           0.000    26.706    ram0_n_76
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X37Y23         FDRE                                         r  cursor_reg[7]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    98.879    cursor_reg[7]
  -------------------------------------------------------------------
                         required time                         98.879    
                         arrival time                         -26.706    
  -------------------------------------------------------------------
                         slack                                 72.173    

Slack (MET) :             72.226ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.569ns  (logic 8.927ns (32.381%)  route 18.642ns (67.619%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.746    23.306    keyboard0/cursor_reg[3]
    SLICE_X31Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.430 r  keyboard0/cursor[9]_i_6/O
                         net (fo=1, routed)           0.819    24.250    keyboard0/cursor[9]_i_6_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.374 f  keyboard0/cursor[9]_i_4/O
                         net (fo=1, routed)           0.307    24.681    keyboard0/cursor[9]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.805 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.496    25.301    keyboard0/cursor[9]_i_3_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.124    25.425 f  keyboard0/cursor[9]_i_2/O
                         net (fo=1, routed)           1.033    26.457    keyboard0/cursor[9]_i_2_n_0
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.152    26.609 r  keyboard0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.609    keyboard0_n_4
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.429    98.434    clk_cpu
    SLICE_X35Y23         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.492    98.925    
                         clock uncertainty           -0.165    98.760    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.075    98.835    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.835    
                         arrival time                         -26.609    
  -------------------------------------------------------------------
                         slack                                 72.226    

Slack (MET) :             72.431ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.409ns  (logic 8.899ns (32.467%)  route 18.510ns (67.533%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.999    23.559    cursor[12]_i_12_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124    23.683 f  cursor[5]_i_11/O
                         net (fo=1, routed)           0.940    24.624    keyboard0/cursor_reg[13]_13
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    24.748 f  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.444    25.192    keyboard0/cursor[5]_i_8_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.316 f  keyboard0/cursor[5]_i_6/O
                         net (fo=1, routed)           0.319    25.635    keyboard0/cursor[5]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I2_O)        0.124    25.759 f  keyboard0/cursor[5]_i_3/O
                         net (fo=1, routed)           0.567    26.326    ram0/ascii_code_reg[6]
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    26.450 r  ram0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    26.450    ram0_n_78
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.165    98.849    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031    98.880    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -26.450    
  -------------------------------------------------------------------
                         slack                                 72.431    

Slack (MET) :             72.636ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.201ns  (logic 8.775ns (32.260%)  route 18.426ns (67.740%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          1.157    23.717    cursor[12]_i_12_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I1_O)        0.124    23.841 r  cursor[12]_i_9/O
                         net (fo=1, routed)           0.670    24.512    keyboard0/cursor_reg[13]_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124    24.636 f  keyboard0/cursor[12]_i_7/O
                         net (fo=1, routed)           0.457    25.092    keyboard0/cursor[12]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.216 f  keyboard0/cursor[12]_i_3/O
                         net (fo=1, routed)           0.901    26.117    keyboard0/cursor[12]_i_3_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.241 r  keyboard0/cursor[12]_i_1/O
                         net (fo=1, routed)           0.000    26.241    keyboard0_n_1
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[12]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.029    98.877    cursor_reg[12]
  -------------------------------------------------------------------
                         required time                         98.877    
                         arrival time                         -26.241    
  -------------------------------------------------------------------
                         slack                                 72.636    

Slack (MET) :             72.670ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.170ns  (logic 8.899ns (32.754%)  route 18.271ns (67.246%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.776    23.336    keyboard0/cursor_reg[3]
    SLICE_X33Y18         LUT5 (Prop_lut5_I1_O)        0.124    23.460 r  keyboard0/cursor[6]_i_7/O
                         net (fo=1, routed)           0.865    24.325    keyboard0/cursor[6]_i_7_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124    24.449 f  keyboard0/cursor[6]_i_5/O
                         net (fo=1, routed)           0.159    24.608    keyboard0/cursor[6]_i_5_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.732 f  keyboard0/cursor[6]_i_4/O
                         net (fo=1, routed)           0.935    25.667    ram0/ascii_code_reg[6]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124    25.791 r  ram0/cursor[6]_i_2/O
                         net (fo=1, routed)           0.295    26.086    ram0/cursor[6]_i_2_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.210 r  ram0/cursor[6]_i_1/O
                         net (fo=1, routed)           0.000    26.210    ram0_n_77
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.433    98.438    clk_cpu
    SLICE_X37Y21         FDRE                                         r  cursor_reg[6]/C
                         clock pessimism              0.579    99.016    
                         clock uncertainty           -0.165    98.851    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.029    98.880    cursor_reg[6]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -26.210    
  -------------------------------------------------------------------
                         slack                                 72.670    

Slack (MET) :             72.761ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.076ns  (logic 8.775ns (32.408%)  route 18.301ns (67.592%))
  Logic Levels:           30  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 98.436 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.837    23.397    keyboard0/cursor_reg[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.521 f  keyboard0/cursor[11]_i_6/O
                         net (fo=1, routed)           1.050    24.571    keyboard0/cursor[11]_i_6_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.695 r  keyboard0/cursor[11]_i_5/O
                         net (fo=1, routed)           0.435    25.129    keyboard0/cursor[11]_i_5_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    25.253 r  keyboard0/cursor[11]_i_2/O
                         net (fo=1, routed)           0.739    25.993    keyboard0/cursor[11]_i_2_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I1_O)        0.124    26.117 r  keyboard0/cursor[11]_i_1/O
                         net (fo=1, routed)           0.000    26.117    keyboard0_n_2
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.431    98.436    clk_cpu
    SLICE_X36Y22         FDRE                                         r  cursor_reg[11]/C
                         clock pessimism              0.579    99.014    
                         clock uncertainty           -0.165    98.849    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.029    98.878    cursor_reg[11]
  -------------------------------------------------------------------
                         required time                         98.878    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                 72.761    

Slack (MET) :             72.817ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.022ns  (logic 8.899ns (32.933%)  route 18.123ns (67.067%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 98.435 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.617    23.177    cursor[12]_i_12_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I1_O)        0.124    23.301 r  cursor[13]_i_23/O
                         net (fo=1, routed)           0.831    24.132    keyboard0/cursor_reg[13]_7
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124    24.256 f  keyboard0/cursor[13]_i_17/O
                         net (fo=1, routed)           0.154    24.410    keyboard0/cursor[13]_i_17_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.534 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.263    24.797    keyboard0/cursor[13]_i_9_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.124    24.921 f  keyboard0/cursor[13]_i_4/O
                         net (fo=1, routed)           1.017    25.938    keyboard0/cursor[13]_i_4_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124    26.062 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    26.062    keyboard0_n_0
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.430    98.435    clk_cpu
    SLICE_X36Y23         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.579    99.013    
                         clock uncertainty           -0.165    98.848    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.031    98.879    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.879    
                         arrival time                         -26.062    
  -------------------------------------------------------------------
                         slack                                 72.817    

Slack (MET) :             73.029ns  (required time - arrival time)
  Source:                 cursor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.862ns  (logic 8.899ns (33.128%)  route 17.963ns (66.872%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.552    -0.960    clk_cpu
    SLICE_X37Y20         FDRE                                         r  cursor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cursor_reg[1]/Q
                         net (fo=243, routed)         4.321     3.818    cursor_reg_n_0_[1]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.119     3.937 r  next_state[3]_i_81/O
                         net (fo=4, routed)           0.842     4.779    next_state[3]_i_81_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I3_O)        0.332     5.111 r  next_state[3]_i_71/O
                         net (fo=2, routed)           0.652     5.763    next_state[3]_i_71_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.148 r  cursor_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000     6.148    cursor_reg[12]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.262 r  cursor_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.262    cursor_reg[12]_i_56_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.596 r  cursor_reg[12]_i_52/O[1]
                         net (fo=2, routed)           0.948     7.544    cursor_reg[12]_i_52_n_6
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.303     7.847 r  cursor[12]_i_54/O
                         net (fo=1, routed)           0.000     7.847    cursor[12]_i_54_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.427 r  cursor_reg[12]_i_51/O[2]
                         net (fo=1, routed)           0.958     9.386    cursor_reg[12]_i_51_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302     9.688 r  cursor[12]_i_50/O
                         net (fo=1, routed)           0.000     9.688    cursor[12]_i_50_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.935 f  cursor_reg[12]_i_45/O[0]
                         net (fo=7, routed)           0.902    10.836    cursor_reg[12]_i_45_n_7
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.299    11.135 r  cursor[12]_i_39/O
                         net (fo=1, routed)           0.547    11.682    cursor[12]_i_39_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.208 r  cursor_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.208    cursor_reg[12]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.542 f  cursor_reg[12]_i_13/O[1]
                         net (fo=8, routed)           0.752    13.294    cursor_reg[12]_i_13_n_6
    SLICE_X37Y19         LUT2 (Prop_lut2_I0_O)        0.303    13.597 r  cursor[8]_i_41/O
                         net (fo=1, routed)           0.000    13.597    cursor[8]_i_41_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.995 r  cursor_reg[8]_i_17/CO[3]
                         net (fo=54, routed)          1.482    15.477    cursor_reg[8]_i_17_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.124    15.601 r  cursor[13]_i_103/O
                         net (fo=1, routed)           0.000    15.601    cursor[13]_i_103_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.151 r  cursor_reg[13]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.151    cursor_reg[13]_i_91_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.265 r  cursor_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.265    cursor_reg[13]_i_81_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.379 r  cursor_reg[13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.379    cursor_reg[13]_i_72_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.618 r  cursor_reg[13]_i_65/O[2]
                         net (fo=2, routed)           0.728    17.346    cursor_reg[13]_i_65_n_5
    SLICE_X35Y21         LUT4 (Prop_lut4_I3_O)        0.302    17.648 r  cursor[13]_i_56/O
                         net (fo=1, routed)           0.000    17.648    cursor[13]_i_56_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.228 f  cursor_reg[13]_i_33/O[2]
                         net (fo=3, routed)           0.872    19.100    cursor_reg[13]_i_33_n_5
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.302    19.402 r  cursor[13]_i_49/O
                         net (fo=1, routed)           0.000    19.402    cursor[13]_i_49_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.952 r  cursor_reg[13]_i_32/CO[3]
                         net (fo=9, routed)           0.765    20.717    cursor_reg[13]_i_32_n_0
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.124    20.841 r  cursor[12]_i_14/O
                         net (fo=2, routed)           0.823    21.664    cursor[12]_i_14_n_0
    SLICE_X31Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.788 r  cursor[12]_i_28/O
                         net (fo=1, routed)           0.648    22.437    cursor[12]_i_28_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    22.561 f  cursor[12]_i_12/O
                         net (fo=12, routed)          0.604    23.165    keyboard0/cursor_reg[3]
    SLICE_X33Y17         LUT5 (Prop_lut5_I1_O)        0.124    23.289 r  keyboard0/cursor[2]_i_9/O
                         net (fo=1, routed)           0.313    23.601    keyboard0/cursor[2]_i_9_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.124    23.725 r  keyboard0/cursor[2]_i_8/O
                         net (fo=1, routed)           0.303    24.028    keyboard0/cursor[2]_i_8_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.152 r  keyboard0/cursor[2]_i_5/O
                         net (fo=1, routed)           0.464    24.616    keyboard0/cursor[2]_i_5_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.740 r  keyboard0/cursor[2]_i_2/O
                         net (fo=3, routed)           1.039    25.779    keyboard0/cursor[2]_i_2_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124    25.903 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    25.903    keyboard0_n_8
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.437    98.442    clk_cpu
    SLICE_X38Y17         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.579    99.020    
                         clock uncertainty           -0.165    98.855    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.077    98.932    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.932    
                         arrival time                         -25.903    
  -------------------------------------------------------------------
                         slack                                 73.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.683%)  route 0.131ns (41.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.560    -0.621    clk_cpu
    SLICE_X49Y17         FDRE                                         r  pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  pc_reg[12]/Q
                         net (fo=9, routed)           0.131    -0.349    ram0/pc_reg[16]_0[12]
    SLICE_X48Y17         LUT5 (Prop_lut5_I4_O)        0.045    -0.304 r  ram0/ram_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    ram0_n_121
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X48Y17         FDRE                                         r  ram_addr_reg[12]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.165    -0.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.091    -0.352    ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.462%)  route 0.165ns (46.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT5 (Prop_lut5_I4_O)        0.048    -0.265 r  keyboard0/ps2_keyboard_0/count_idle[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    keyboard0/ps2_keyboard_0/p_0_in_0[4]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[4]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.165    -0.440    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.107    -0.333    keyboard0/ps2_keyboard_0/count_idle_reg[4]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  keyboard0/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.102    -0.394    keyboard0/ps2_keyboard_0/ps2_code_new
    SLICE_X35Y36         LUT5 (Prop_lut5_I1_O)        0.098    -0.296 r  keyboard0/ps2_keyboard_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    keyboard0/ps2_keyboard_0_n_3
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.826    -0.864    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/state_reg[0]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.165    -0.458    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.092    -0.366    keyboard0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.802%)  route 0.181ns (56.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  keyboard0/ascii_reg[5]/Q
                         net (fo=3, routed)           0.181    -0.300    keyboard0/ascii_reg_n_0_[5]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.070    -0.375    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.896%)  route 0.145ns (53.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.559    -0.622    keyboard0/clk_cpu
    SLICE_X32Y34         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  keyboard0/ascii_reg[6]/Q
                         net (fo=3, routed)           0.145    -0.349    keyboard0/ascii_reg_n_0_[6]
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.824    -0.866    keyboard0/clk_cpu
    SLICE_X32Y32         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.165    -0.445    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.019    -0.426    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.913%)  route 0.166ns (47.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.166    -0.312    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  keyboard0/ps2_keyboard_0/count_idle[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    keyboard0/ps2_keyboard_0/p_0_in_0[6]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[6]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.165    -0.440    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.092    -0.348    keyboard0/ps2_keyboard_0/count_idle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  keyboard0/ps2_keyboard_0/count_idle_reg[2]/Q
                         net (fo=9, routed)           0.165    -0.313    keyboard0/ps2_keyboard_0/count_idle_reg__0[2]
    SLICE_X28Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  keyboard0/ps2_keyboard_0/count_idle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keyboard0/ps2_keyboard_0/p_0_in_0[3]
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X28Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[3]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.165    -0.440    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.091    -0.349    keyboard0/ps2_keyboard_0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=11, routed)          0.175    -0.279    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT2 (Prop_lut2_I1_O)        0.043    -0.236 r  keyboard0/ps2_keyboard_0/count_idle[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    keyboard0/ps2_keyboard_0/p_0_in_0[1]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131    -0.322    keyboard0/ps2_keyboard_0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.843%)  route 0.195ns (51.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.195    -0.288    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.243    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.165    -0.423    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091    -0.332    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.715%)  route 0.196ns (51.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.558    -0.623    keyboard0/clk_cpu
    SLICE_X35Y36         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.196    -0.287    keyboard0/ps2_keyboard_0/break
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  keyboard0/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    keyboard0/ps2_keyboard_0_n_14
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    keyboard0/clk_cpu
    SLICE_X33Y35         FDRE                                         r  keyboard0/shift_r_reg/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.165    -0.423    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092    -0.331    keyboard0/shift_r_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       41.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.934ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.635ns  (logic 2.950ns (38.637%)  route 4.685ns (61.363%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.646    53.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.324 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.147    54.471    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.124    54.595 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.595    55.190    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.314 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.297    56.611    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    56.735 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    56.735    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.276    98.640    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.669    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.669    
                         arrival time                         -56.735    
  -------------------------------------------------------------------
                         slack                                 41.934    

Slack (MET) :             42.034ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.513ns  (logic 3.213ns (42.769%)  route 4.300ns (57.231%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.502    53.056    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.180 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.234    54.414    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.124    54.538 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000    54.538    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    54.750 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           1.564    56.313    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.299    56.612 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    56.612    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -56.612    
  -------------------------------------------------------------------
                         slack                                 42.034    

Slack (MET) :             42.328ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.170ns  (logic 2.826ns (39.414%)  route 4.344ns (60.586%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.372    52.926    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[6]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.050 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.567    54.617    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.741 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           1.405    56.146    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    56.270 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    56.270    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.597    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -56.270    
  -------------------------------------------------------------------
                         slack                                 42.328    

Slack (MET) :             42.412ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        7.091ns  (logic 2.826ns (39.852%)  route 4.265ns (60.148%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.443    52.997    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    53.121 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.559    54.680    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124    54.804 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           1.264    56.067    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124    56.191 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    56.191    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -56.191    
  -------------------------------------------------------------------
                         slack                                 42.412    

Slack (MET) :             42.608ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.895ns  (logic 2.826ns (40.987%)  route 4.069ns (59.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.271    52.825    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    52.949 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.458    54.408    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124    54.532 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           1.339    55.871    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124    55.995 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    55.995    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.276    98.571    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.602    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -55.995    
  -------------------------------------------------------------------
                         slack                                 42.608    

Slack (MET) :             42.757ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.742ns  (logic 2.826ns (41.916%)  route 3.916ns (58.084%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.492    53.046    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    53.170 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.161    54.330    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.454 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           1.264    55.718    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    55.842 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    55.842    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.598    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -55.842    
  -------------------------------------------------------------------
                         slack                                 42.757    

Slack (MET) :             43.118ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.385ns  (logic 2.826ns (44.257%)  route 3.559ns (55.743%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.158    52.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.836 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.287    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    54.411 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.950    55.361    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    55.485 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.485    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.603    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -55.485    
  -------------------------------------------------------------------
                         slack                                 43.118    

Slack (MET) :             43.993ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.506ns  (logic 2.702ns (49.075%)  route 2.804ns (50.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.169    52.723    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[7]
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124    52.847 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.635    54.482    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.124    54.606 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.606    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029    98.598    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -54.606    
  -------------------------------------------------------------------
                         slack                                 43.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (22.998%)  route 0.773ns (77.002%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.108    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.665     0.342    douta[7]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.387 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.387    fb_a_dat_in[7]_i_2_n_0
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X33Y11         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.276ns (21.077%)  route 1.033ns (78.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.610     0.289    douta[5]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.045     0.334 r  fb_a_dat_in[5]_i_5/O
                         net (fo=1, routed)           0.313     0.647    ram0/state_reg[1]_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.692 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.692    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.276ns (19.179%)  route 1.163ns (80.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.509     0.221    douta[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.266 r  fb_a_dat_in[1]_i_6/O
                         net (fo=1, routed)           0.511     0.777    keyboard0/state_reg[1]_4
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.822 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.822    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.091     0.060    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.276ns (17.013%)  route 1.346ns (82.987%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.619     0.379    keyboard0/douta[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.424 r  keyboard0/fb_a_dat_in[4]_i_6/O
                         net (fo=1, routed)           0.536     0.960    ram0/cursor_reg[13]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.005 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.005    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.092     0.062    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.317ns (19.328%)  route 1.323ns (80.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.306    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.207 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.646     0.439    douta[0]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.484 r  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.494     0.978    keyboard0/state_reg[0]_8
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.023    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.832    -0.858    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.276ns (16.472%)  route 1.400ns (83.528%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.659     0.416    douta[6]
    SLICE_X36Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.461 r  fb_a_dat_in[6]_i_6/O
                         net (fo=1, routed)           0.552     1.013    ram0/state_reg[1]_2
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.058    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.827    -0.863    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.276    -0.032    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.091     0.059    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.401ns (23.470%)  route 1.308ns (76.530%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.522     0.238    douta[3]
    SLICE_X35Y14         LUT5 (Prop_lut5_I0_O)        0.045     0.283 r  fb_a_dat_in[3]_i_25/O
                         net (fo=1, routed)           0.000     0.283    keyboard0/state_reg[1]_3
    SLICE_X35Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.345 r  keyboard0/fb_a_dat_in_reg[3]_i_6/O
                         net (fo=1, routed)           0.638     0.983    ram0/state_reg[2]_2
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.108     1.091 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.091    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.828    -0.862    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     0.089    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.362ns (19.543%)  route 1.490ns (80.457%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y11          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.182    -0.308    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.099    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.508     0.300    douta[2]
    SLICE_X35Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.345 r  fb_a_dat_in[2]_i_22/O
                         net (fo=1, routed)           0.213     0.558    keyboard0/state_reg[0]_9
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.603 r  keyboard0/fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.587     1.190    ram0/state_reg[2]_3
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.235 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.859    -0.831    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.276     0.000    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.091     0.091    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  1.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.907ns  (logic 7.807ns (49.080%)  route 8.100ns (50.920%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.673    96.957    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    97.081 f  ram0/fb_a_dat_in[5]_i_10/O
                         net (fo=1, routed)           0.436    97.518    ram0/fb_a_dat_in[5]_i_10_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124    97.642 f  ram0/fb_a_dat_in[5]_i_2/O
                         net (fo=1, routed)           0.532    98.173    ram0/fb_a_dat_in[5]_i_2_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I0_O)        0.124    98.297 r  ram0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    98.297    ram0_n_80
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.445    98.450    clk_cpu
    SLICE_X47Y11         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    98.603    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -98.297    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.726ns  (logic 7.931ns (50.431%)  route 7.795ns (49.569%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.495    95.480    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.313    95.793 r  fb_a_dat_in[6]_i_93/O
                         net (fo=1, routed)           0.490    96.283    ram0/dat_r_reg[11]_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124    96.407 f  ram0/fb_a_dat_in[6]_i_72/O
                         net (fo=1, routed)           0.162    96.569    ram0/fb_a_dat_in[6]_i_72_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I5_O)        0.124    96.693 f  ram0/fb_a_dat_in[6]_i_28/O
                         net (fo=1, routed)           0.635    97.328    ram0/fb_a_dat_in[6]_i_28_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.124    97.452 r  ram0/fb_a_dat_in[6]_i_8/O
                         net (fo=1, routed)           0.263    97.715    ram0/fb_a_dat_in[6]_i_8_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.124    97.839 f  ram0/fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.154    97.993    ram0/fb_a_dat_in[6]_i_2_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.124    98.117 r  ram0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    98.117    ram0_n_79
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.441    98.446    clk_cpu
    SLICE_X51Y19         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X51Y19         FDRE (Setup_fdre_C_D)        0.029    98.597    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                         -98.117    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.651ns  (logic 7.931ns (50.675%)  route 7.720ns (49.325%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.471    95.456    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X53Y17         LUT6 (Prop_lut6_I2_O)        0.313    95.769 r  fb_a_dat_in[3]_i_103/O
                         net (fo=1, routed)           0.403    96.172    fb_a_dat_in[3]_i_103_n_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.296 r  fb_a_dat_in[3]_i_65/O
                         net (fo=1, routed)           0.292    96.589    ram0/cursor_reg[0]_rep__0_2
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    96.713 r  ram0/fb_a_dat_in[3]_i_44/O
                         net (fo=1, routed)           0.154    96.866    ram0/fb_a_dat_in[3]_i_44_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    96.990 r  ram0/fb_a_dat_in[3]_i_18/O
                         net (fo=1, routed)           0.351    97.342    ram0/fb_a_dat_in[3]_i_18_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.466 r  ram0/fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.452    97.918    ram0/fb_a_dat_in[3]_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.124    98.042 r  ram0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    98.042    ram0_n_82
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X52Y18         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.077    98.646    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.646    
                         arrival time                         -98.042    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.575ns  (logic 7.931ns (50.921%)  route 7.644ns (49.079%))
  Logic Levels:           26  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.496    95.481    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y18         LUT6 (Prop_lut6_I5_O)        0.313    95.794 r  fb_a_dat_in[1]_i_67/O
                         net (fo=1, routed)           0.314    96.108    fb_a_dat_in[1]_i_67_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    96.232 r  fb_a_dat_in[1]_i_41/O
                         net (fo=1, routed)           0.408    96.640    ram0/globals_reg[13]
    SLICE_X53Y17         LUT6 (Prop_lut6_I0_O)        0.124    96.764 r  ram0/fb_a_dat_in[1]_i_22/O
                         net (fo=1, routed)           0.412    97.177    ram0/fb_a_dat_in[1]_i_22_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.301 r  ram0/fb_a_dat_in[1]_i_9/O
                         net (fo=1, routed)           0.263    97.564    ram0/fb_a_dat_in[1]_i_9_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124    97.688 f  ram0/fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.154    97.842    keyboard0/dat_r_reg[3]
    SLICE_X51Y18         LUT6 (Prop_lut6_I2_O)        0.124    97.966 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    97.966    keyboard0_n_31
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X51Y18         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.029    98.598    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -97.966    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.552ns  (logic 7.807ns (50.201%)  route 7.745ns (49.799%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.766    95.750    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I4_O)        0.313    96.063 r  fb_a_dat_in[2]_i_100/O
                         net (fo=1, routed)           0.149    96.212    fb_a_dat_in[2]_i_100_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.336 r  fb_a_dat_in[2]_i_41/O
                         net (fo=1, routed)           0.433    96.770    ram0/objtab_reg[6]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    96.894 r  ram0/fb_a_dat_in[2]_i_14/O
                         net (fo=1, routed)           0.646    97.540    ram0/fb_a_dat_in[2]_i_14_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124    97.664 r  ram0/fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.154    97.818    ram0/fb_a_dat_in[2]_i_3_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    97.942 r  ram0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.942    ram0_n_83
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.513    98.518    clk_cpu
    SLICE_X59Y13         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.276    98.640    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)        0.029    98.669    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.669    
                         arrival time                         -97.942    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.343ns  (logic 7.807ns (50.884%)  route 7.536ns (49.116%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 f  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.614    95.599    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.912 r  fb_a_dat_in[0]_i_103/O
                         net (fo=1, routed)           0.303    96.214    ram0/dat_r_reg[13]_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    96.338 r  ram0/fb_a_dat_in[0]_i_53/O
                         net (fo=1, routed)           0.280    96.618    ram0/fb_a_dat_in[0]_i_53_n_0
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    96.742 r  ram0/fb_a_dat_in[0]_i_22/O
                         net (fo=1, routed)           0.159    96.900    ram0/fb_a_dat_in[0]_i_22_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.024 r  ram0/fb_a_dat_in[0]_i_5/O
                         net (fo=1, routed)           0.585    97.610    keyboard0/globals_reg[4]
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124    97.734 r  keyboard0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    97.734    keyboard0_n_32
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.447    98.452    clk_cpu
    SLICE_X48Y12         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -97.734    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.247ns  (logic 7.807ns (51.204%)  route 7.440ns (48.796%))
  Logic Levels:           25  (CARRY4=12 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X53Y10         FDRE                                         r  ram0/dat_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456    82.847 f  ram0/dat_r_reg[1]/Q
                         net (fo=46, routed)          0.680    83.526    ram0/length_reg[16][1]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124    83.650 r  ram0/fb_a_dat_in[0]_i_446/O
                         net (fo=1, routed)           0.000    83.650    ram0/fb_a_dat_in[0]_i_446_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.200 r  ram0/fb_a_dat_in_reg[0]_i_439/CO[3]
                         net (fo=1, routed)           0.000    84.200    ram0/fb_a_dat_in_reg[0]_i_439_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.314 r  ram0/fb_a_dat_in_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.000    84.314    ram0/fb_a_dat_in_reg[0]_i_428_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.428 r  ram0/fb_a_dat_in_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    84.428    ram0/fb_a_dat_in_reg[0]_i_383_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.542 r  ram0/fb_a_dat_in_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    84.542    ram0/fb_a_dat_in_reg[0]_i_305_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    84.876 r  ram0/fb_a_dat_in_reg[0]_i_306/O[1]
                         net (fo=7, routed)           0.849    85.726    ram0_n_24
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.303    86.029 r  fb_a_dat_in[0]_i_377/O
                         net (fo=1, routed)           0.000    86.029    fb_a_dat_in[0]_i_377_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.669 r  fb_a_dat_in_reg[0]_i_295/O[3]
                         net (fo=1, routed)           0.505    87.174    ram0/dat_r_reg[14]_2[2]
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.306    87.480 r  ram0/fb_a_dat_in[0]_i_198/O
                         net (fo=1, routed)           0.000    87.480    ram0/fb_a_dat_in[0]_i_198_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    88.058 f  ram0/fb_a_dat_in_reg[0]_i_148/O[2]
                         net (fo=1, routed)           0.570    88.628    ram0_n_35
    SLICE_X52Y17         LUT1 (Prop_lut1_I0_O)        0.301    88.929 r  fb_a_dat_in[0]_i_194/O
                         net (fo=1, routed)           0.000    88.929    fb_a_dat_in[0]_i_194_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    89.247 r  fb_a_dat_in_reg[0]_i_147/CO[2]
                         net (fo=55, routed)          0.626    89.873    fb_a_dat_in_reg[0]_i_147_n_1
    SLICE_X50Y15         LUT3 (Prop_lut3_I1_O)        0.310    90.183 r  fb_a_dat_in[0]_i_104/O
                         net (fo=14, routed)          0.557    90.740    fb_a_dat_in[0]_i_104_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124    90.864 r  fb_a_dat_in[2]_i_320/O
                         net (fo=1, routed)           0.000    90.864    fb_a_dat_in[2]_i_320_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.444 r  fb_a_dat_in_reg[2]_i_262/O[2]
                         net (fo=3, routed)           0.822    92.266    fb_a_dat_in_reg[2]_i_262_n_5
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.302    92.568 r  fb_a_dat_in[2]_i_263/O
                         net (fo=1, routed)           0.000    92.568    fb_a_dat_in[2]_i_263_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    92.944 r  fb_a_dat_in_reg[2]_i_220/CO[3]
                         net (fo=1, routed)           0.000    92.944    fb_a_dat_in_reg[2]_i_220_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    93.163 r  fb_a_dat_in_reg[2]_i_163/O[0]
                         net (fo=3, routed)           0.467    93.630    fb_a_dat_in_reg[2]_i_163_n_7
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.295    93.925 r  fb_a_dat_in[5]_i_123/O
                         net (fo=1, routed)           0.520    94.445    fb_a_dat_in[5]_i_123_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    94.985 r  fb_a_dat_in_reg[5]_i_105/CO[2]
                         net (fo=6, routed)           0.555    95.540    fb_a_dat_in_reg[5]_i_105_n_1
    SLICE_X50Y17         LUT5 (Prop_lut5_I3_O)        0.313    95.853 r  fb_a_dat_in[5]_i_84/O
                         net (fo=1, routed)           0.307    96.161    ram0/cursor_reg[5]_6
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.124    96.285 f  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.321    96.605    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.729 r  ram0/fb_a_dat_in[4]_i_14/O
                         net (fo=1, routed)           0.502    97.231    ram0/fb_a_dat_in[4]_i_14_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124    97.355 f  ram0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.159    97.514    ram0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.638 r  ram0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    97.638    ram0_n_81
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.444    98.449    clk_cpu
    SLICE_X48Y16         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.276    98.571    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    98.602    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -97.638    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        7.662ns  (logic 0.890ns (11.616%)  route 6.772ns (88.384%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 f  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.772    85.678    ram0/length_reg[16][14]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.124    85.802 r  ram0/pc[16]_i_5/O
                         net (fo=33, routed)          2.978    88.781    ram0/pc[16]_i_5_n_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I1_O)        0.124    88.905 r  ram0/ram_addr[2]_i_2/O
                         net (fo=1, routed)           1.021    89.926    ram0/ram_addr[2]_i_2_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124    90.050 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    90.050    ram_addr[2]
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.440    98.445    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[2]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.031    98.598    ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         98.598    
                         arrival time                         -90.050    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[13][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[13][6]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.364    message_reg[13][6]
  -------------------------------------------------------------------
                         required time                         98.364    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            message_reg[9][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        7.226ns  (logic 0.890ns (12.317%)  route 6.336ns (87.683%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 82.388 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.566    82.388    ram0/CLK
    SLICE_X52Y13         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.518    82.906 r  ram0/dat_r_reg[14]/Q
                         net (fo=56, routed)          2.910    85.816    ram0/length_reg[16][14]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124    85.940 f  ram0/state[0]_i_2/O
                         net (fo=2, routed)           1.242    87.182    ram0/state[0]_i_2_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    87.306 r  ram0/state[3]_i_6/O
                         net (fo=4, routed)           1.013    88.319    ram0/state[3]_i_6_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    88.443 r  ram0/message[9][4]_i_1/O
                         net (fo=31, routed)          1.170    89.613    ram0_n_1
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         1.442    98.447    clk_cpu
    SLICE_X37Y11         FDRE                                         r  message_reg[9][1]/C
                         clock pessimism              0.398    98.845    
                         clock uncertainty           -0.276    98.569    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.205    98.364    message_reg[9][1]
  -------------------------------------------------------------------
                         required time                         98.364    
                         arrival time                         -89.613    
  -------------------------------------------------------------------
                         slack                                  8.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.186ns (18.792%)  route 0.804ns (81.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.804     0.326    ram0/length_reg[16][9]
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     0.371    ram0_n_95
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X45Y14         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.062    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.755%)  route 0.806ns (81.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X51Y10         FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[4]/Q
                         net (fo=55, routed)          0.806     0.329    ram0/length_reg[16][4]
    SLICE_X45Y12         LUT5 (Prop_lut5_I4_O)        0.045     0.374 r  ram0/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.374    ram0_n_100
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.830    -0.860    clk_cpu
    SLICE_X45Y12         FDRE                                         r  pc_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.092     0.063    pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.569%)  route 0.826ns (83.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  ram0/dat_r_reg[5]/Q
                         net (fo=57, routed)          0.826     0.372    dat_r[5]
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.070     0.046    length_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dict_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.921%)  route 0.872ns (86.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.872     0.395    dat_r[6]
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y4          FDRE                                         r  dict_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.070     0.045    dict_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.154%)  route 0.855ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[9]/Q
                         net (fo=59, routed)          0.855     0.378    dat_r[9]
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.823    -0.867    clk_cpu
    SLICE_X47Y20         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.276    -0.036    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.059     0.023    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.141ns (13.907%)  route 0.873ns (86.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X53Y11         FDRE                                         r  ram0/dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[2]/Q
                         net (fo=55, routed)          0.873     0.396    dat_r[2]
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.825    -0.865    clk_cpu
    SLICE_X45Y18         FDRE                                         r  flags1_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.072     0.038    flags1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            globals_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.387%)  route 0.912ns (86.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.912     0.434    dat_r[12]
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.857    -0.833    clk_cpu
    SLICE_X58Y16         FDRE                                         r  globals_reg[12]/C
                         clock pessimism              0.555    -0.278    
                         clock uncertainty            0.276    -0.002    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     0.068    globals_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.690%)  route 0.889ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y13         FDRE                                         r  ram0/dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[12]/Q
                         net (fo=52, routed)          0.889     0.411    dat_r[12]
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.833    -0.857    clk_cpu
    SLICE_X47Y7          FDRE                                         r  flags2_reg[12]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.070     0.044    flags2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.736%)  route 0.863ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X53Y14         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/dat_r_reg[15]/Q
                         net (fo=54, routed)          0.863     0.384    ram0/length_reg[16][15]
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.429 r  ram0/pc[15]_i_1/O
                         net (fo=1, routed)           0.000     0.429    ram0_n_89
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.829    -0.861    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[15]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.276    -0.030    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.092     0.062    pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.515%)  route 0.902ns (86.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.563    -0.618    ram0/CLK
    SLICE_X53Y12         FDRE                                         r  ram0/dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  ram0/dat_r_reg[6]/Q
                         net (fo=56, routed)          0.902     0.425    dat_r[6]
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=364, routed)         0.835    -0.855    clk_cpu
    SLICE_X55Y11         FDRE                                         r  length_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.072     0.048    length_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.377    





