Analysis & Synthesis report for RCB_FPGA_3_1
Sun Jun 30 13:18:55 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|spi_mode
 11. State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|state
 12. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate
 13. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate
 14. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state
 15. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|state
 16. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|state
 17. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|state
 18. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate
 19. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate
 20. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate
 21. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate
 22. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate
 23. State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate
 24. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate
 25. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate
 26. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state
 27. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|state
 28. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|state
 29. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|state
 30. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate
 31. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate
 32. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate
 33. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate
 34. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate
 35. State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate
 36. State Machine - |RCB_TOP|i2c_top:i2c_top_inst|next_state
 37. State Machine - |RCB_TOP|i2c_top:i2c_top_inst|state
 38. State Machine - |RCB_TOP|i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE
 39. User-Specified and Inferred Latches
 40. Registers Removed During Synthesis
 41. Removed Registers Triggering Further Register Optimizations
 42. General Register Statistics
 43. Physical Synthesis Netlist Optimizations
 44. Multiplexer Restructuring Statistics (No Restructuring Performed)
 45. Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 46. Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 47. Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 48. Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 49. Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 50. Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram
 51. Parameter Settings for User Entity Instance: i2c_top:i2c_top_inst
 52. Parameter Settings for User Entity Instance: i2c_top:i2c_top_inst|i2c_master:i2c_inst
 53. Parameter Settings for User Entity Instance: UART_PLL:UART_PLL_inst|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0
 55. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i
 56. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 57. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i
 58. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 59. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i
 60. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 61. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1
 62. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i
 63. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 64. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i
 65. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 66. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i
 67. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 68. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2
 69. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i
 70. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 71. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i
 72. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 73. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i
 74. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 75. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component
 76. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component
 77. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component
 78. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART
 79. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i
 80. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 81. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i
 82. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 83. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i
 84. Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 85. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0
 86. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i
 87. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 88. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i
 89. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 90. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i
 91. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 92. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1
 93. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i
 94. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
 95. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i
 96. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
 97. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i
 98. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
 99. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2
100. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i
101. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
102. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i
103. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
104. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i
105. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
106. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component
107. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component
108. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component
109. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART
110. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i
111. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i
112. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i
113. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i
114. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i
115. Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i
116. Parameter Settings for User Entity Instance: rcb_spi:rcb_spi_inst
117. altpll Parameter Settings by Entity Instance
118. scfifo Parameter Settings by Entity Instance
119. Port Connectivity Checks: "rcb_spi:rcb_spi_inst"
120. Port Connectivity Checks: "FAN:FAN2_inst"
121. Port Connectivity Checks: "FAN:FAN1_inst"
122. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i"
123. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART"
124. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2"
125. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1"
126. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0"
127. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"
128. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2"
129. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1"
130. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"
131. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART2"
132. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART1"
133. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"
134. Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0"
135. Port Connectivity Checks: "rcb_registers:i_rcb_registers"
136. Port Connectivity Checks: "UART_PLL:UART_PLL_inst"
137. Port Connectivity Checks: "i2c_top:i2c_top_inst|i2c_master:i2c_inst"
138. Port Connectivity Checks: "i2c_top:i2c_top_inst"
139. Post-Synthesis Netlist Statistics for Top Partition
140. Elapsed Time Per Partition
141. Analysis & Synthesis Messages
142. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 30 13:18:54 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; RCB_FPGA_3_1                                   ;
; Top-level Entity Name              ; RCB_TOP                                        ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 1,647                                          ;
;     Total combinational functions  ; 1,339                                          ;
;     Dedicated logic registers      ; 969                                            ;
; Total registers                    ; 969                                            ;
; Total pins                         ; 156                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 24,576                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M40DCF256I7G     ;                    ;
; Top-level entity name                                            ; RCB_TOP            ; RCB_FPGA_3_1       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; i2c_master.vhd                   ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd                               ;         ;
; i2c_top.vhd                      ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd                                  ;         ;
; uart/uart.vhd                    ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd                                ;         ;
; uart/comp/uart_tx.vhd            ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd                        ;         ;
; uart/comp/uart_rx.vhd            ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd                        ;         ;
; uart/comp/uart_parity.vhd        ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd                    ;         ;
; uart/comp/uart_debouncer.vhd     ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd                 ;         ;
; uart/comp/uart_clk_div.vhd       ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd                   ;         ;
; UART_TOP.vhd                     ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd                                 ;         ;
; rcb_registers.vhd                ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd                            ;         ;
; Fan.vhd                          ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd                                      ;         ;
; RCB_TOP.vhd                      ; yes             ; User VHDL File               ; G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd                                  ;         ;
; source/rcb_spi.v                 ; yes             ; User Verilog HDL File        ; G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v                             ;         ;
; RX_FIFO.vhd                      ; yes             ; User Wizard-Generated File   ; G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd                                  ;         ;
; UART_PLL.v                       ; yes             ; User Wizard-Generated File   ; G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v                                   ;         ;
; source/rcb_parameters.v          ; yes             ; Auto-Found Verilog HDL File  ; G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_parameters.v                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/uart_pll_altpll.v             ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v                         ;         ;
; rx_slave.vhd                     ; yes             ; Auto-Found VHDL File         ; G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd                                 ;         ;
; tx_master.vhd                    ; yes             ; Auto-Found VHDL File         ; G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd                                ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf        ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_regfifo.inc     ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_dpfifo.inc      ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_i2fifo.inc      ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fffifo.inc      ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_f2fifo.inc      ;         ;
; db/scfifo_bn21.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf                           ;         ;
; db/a_dpfifo_ue21.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf                         ;         ;
; db/altsyncram_llg1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/altsyncram_llg1.tdf                       ;         ;
; db/cmpr_c78.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_c78.tdf                              ;         ;
; db/cntr_nka.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_nka.tdf                              ;         ;
; db/cntr_4l6.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_4l6.tdf                              ;         ;
; db/cntr_oka.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_oka.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,647                                                                                          ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 1339                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 632                                                                                            ;
;     -- 3 input functions                    ; 304                                                                                            ;
;     -- <=2 input functions                  ; 403                                                                                            ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 1043                                                                                           ;
;     -- arithmetic mode                      ; 296                                                                                            ;
;                                             ;                                                                                                ;
; Total registers                             ; 969                                                                                            ;
;     -- Dedicated logic registers            ; 969                                                                                            ;
;     -- I/O registers                        ; 0                                                                                              ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 156                                                                                            ;
; Total memory bits                           ; 24576                                                                                          ;
;                                             ;                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 1                                                                                              ;
;     -- PLLs                                 ; 1                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 733                                                                                            ;
; Total fan-out                               ; 8422                                                                                           ;
; Average fan-out                             ; 3.15                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                     ; Entity Name     ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |RCB_TOP                                               ; 1339 (57)           ; 969 (34)                  ; 24576       ; 0          ; 0            ; 0       ; 0         ; 156  ; 0            ; 0          ; |RCB_TOP                                                                                                                                                ; RCB_TOP         ; work         ;
;    |UART_PLL:UART_PLL_inst|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_PLL:UART_PLL_inst                                                                                                                         ; UART_PLL        ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_PLL:UART_PLL_inst|altpll:altpll_component                                                                                                 ; altpll          ; work         ;
;          |UART_PLL_altpll:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated                                                                  ; UART_PLL_altpll ; work         ;
;    |UART_TOP:L_UART_TOP_inst|                          ; 535 (0)             ; 330 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst                                                                                                                       ; UART_TOP        ; work         ;
;       |RX_FIFO:RX_FIFO_inst0|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0                                                                                                 ; RX_FIFO         ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21     ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (37)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21   ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1 ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6        ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka        ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka        ; work         ;
;       |RX_FIFO:RX_FIFO_inst1|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1                                                                                                 ; RX_FIFO         ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21     ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (37)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21   ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1 ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6        ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka        ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka        ; work         ;
;       |RX_FIFO:RX_FIFO_inst2|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2                                                                                                 ; RX_FIFO         ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21     ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (37)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21   ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1 ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6        ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka        ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka        ; work         ;
;       |RX_Slave:RX_Slave0|                             ; 47 (47)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0                                                                                                    ; RX_Slave        ; work         ;
;       |RX_Slave:RX_Slave1|                             ; 47 (47)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1                                                                                                    ; RX_Slave        ; work         ;
;       |RX_Slave:RX_Slave2|                             ; 47 (47)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2                                                                                                    ; RX_Slave        ; work         ;
;       |TX_Master:TX_Master_inst|                       ; 91 (91)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst                                                                                              ; TX_Master       ; work         ;
;       |UART:RX_UART0|                                  ; 28 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0                                                                                                         ; UART            ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER  ; work         ;
;          |UART_RX:uart_rx_i|                           ; 25 (13)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i                                                                                       ; UART_RX         ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV    ; work         ;
;       |UART:RX_UART1|                                  ; 28 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1                                                                                                         ; UART            ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER  ; work         ;
;          |UART_RX:uart_rx_i|                           ; 25 (13)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i                                                                                       ; UART_RX         ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV    ; work         ;
;       |UART:RX_UART2|                                  ; 28 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2                                                                                                         ; UART            ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER  ; work         ;
;          |UART_RX:uart_rx_i|                           ; 25 (13)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i                                                                                       ; UART_RX         ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV    ; work         ;
;       |UART:TEENSY_TX_UART|                            ; 27 (0)              ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART                                                                                                   ; UART            ; work         ;
;          |UART_TX:uart_tx_i|                           ; 27 (20)             ; 22 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i                                                                                 ; UART_TX         ; work         ;
;             |UART_CLK_DIV:tx_clk_divider_i|            ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i                                                   ; UART_CLK_DIV    ; work         ;
;    |UART_TOP:R_UART_TOP_inst|                          ; 535 (0)             ; 330 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst                                                                                                                       ; UART_TOP        ; work         ;
;       |RX_FIFO:RX_FIFO_inst0|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0                                                                                                 ; RX_FIFO         ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21     ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (37)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21   ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1 ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6        ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka        ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka        ; work         ;
;       |RX_FIFO:RX_FIFO_inst1|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1                                                                                                 ; RX_FIFO         ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21     ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (37)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21   ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1 ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6        ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka        ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka        ; work         ;
;       |RX_FIFO:RX_FIFO_inst2|                          ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2                                                                                                 ; RX_FIFO         ; work         ;
;          |scfifo:scfifo_component|                     ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;             |scfifo_bn21:auto_generated|               ; 64 (0)              ; 40 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated                                              ; scfifo_bn21     ; work         ;
;                |a_dpfifo_ue21:dpfifo|                  ; 64 (37)             ; 40 (14)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo                         ; a_dpfifo_ue21   ; work         ;
;                   |altsyncram_llg1:FIFOram|            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ; altsyncram_llg1 ; work         ;
;                   |cntr_4l6:usedw_counter|             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter  ; cntr_4l6        ; work         ;
;                   |cntr_nka:rd_ptr_msb|                ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb     ; cntr_nka        ; work         ;
;                   |cntr_oka:wr_ptr|                    ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr         ; cntr_oka        ; work         ;
;       |RX_Slave:RX_Slave0|                             ; 47 (47)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0                                                                                                    ; RX_Slave        ; work         ;
;       |RX_Slave:RX_Slave1|                             ; 47 (47)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1                                                                                                    ; RX_Slave        ; work         ;
;       |RX_Slave:RX_Slave2|                             ; 47 (47)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2                                                                                                    ; RX_Slave        ; work         ;
;       |TX_Master:TX_Master_inst|                       ; 91 (91)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst                                                                                              ; TX_Master       ; work         ;
;       |UART:RX_UART0|                                  ; 28 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0                                                                                                         ; UART            ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER  ; work         ;
;          |UART_RX:uart_rx_i|                           ; 25 (13)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i                                                                                       ; UART_RX         ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV    ; work         ;
;       |UART:RX_UART1|                                  ; 28 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1                                                                                                         ; UART            ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER  ; work         ;
;          |UART_RX:uart_rx_i|                           ; 25 (13)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i                                                                                       ; UART_RX         ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV    ; work         ;
;       |UART:RX_UART2|                                  ; 28 (1)              ; 29 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2                                                                                                         ; UART            ; work         ;
;          |UART_DEBOUNCER:\use_debouncer_g:debouncer_i| ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i                                                             ; UART_DEBOUNCER  ; work         ;
;          |UART_RX:uart_rx_i|                           ; 25 (13)             ; 23 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i                                                                                       ; UART_RX         ; work         ;
;             |UART_CLK_DIV:rx_clk_divider_i|            ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i                                                         ; UART_CLK_DIV    ; work         ;
;       |UART:TEENSY_TX_UART|                            ; 27 (0)              ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART                                                                                                   ; UART            ; work         ;
;          |UART_TX:uart_tx_i|                           ; 27 (20)             ; 22 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i                                                                                 ; UART_TX         ; work         ;
;             |UART_CLK_DIV:tx_clk_divider_i|            ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i                                                   ; UART_CLK_DIV    ; work         ;
;    |rcb_registers:i_rcb_registers|                     ; 163 (163)           ; 169 (169)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|rcb_registers:i_rcb_registers                                                                                                                  ; rcb_registers   ; work         ;
;    |rcb_spi:rcb_spi_inst|                              ; 49 (49)             ; 106 (106)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RCB_TOP|rcb_spi:rcb_spi_inst                                                                                                                           ; rcb_spi         ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1 ; RX_FIFO.vhd     ;
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2 ; RX_FIFO.vhd     ;
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |RCB_TOP|UART_PLL:UART_PLL_inst                         ; UART_PLL.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|spi_mode                               ;
+---------------------+--------------------+---------------------+---------------------+
; Name                ; spi_mode.READ_MODE ; spi_mode.UNDEF_MODE ; spi_mode.WRITE_MODE ;
+---------------------+--------------------+---------------------+---------------------+
; spi_mode.UNDEF_MODE ; 0                  ; 0                   ; 0                   ;
; spi_mode.READ_MODE  ; 1                  ; 1                   ; 0                   ;
; spi_mode.WRITE_MODE ; 0                  ; 1                   ; 1                   ;
+---------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|rcb_spi:rcb_spi_inst|state                                       ;
+-----------------+-----------------+------------+-----------+------------+-----------------+
; Name            ; state.MOSI_DATA ; state.ADDR ; state.CMD ; state.IDLE ; state.MISO_DATA ;
+-----------------+-----------------+------------+-----------+------------+-----------------+
; state.IDLE      ; 0               ; 0          ; 0         ; 0          ; 0               ;
; state.CMD       ; 0               ; 0          ; 1         ; 1          ; 0               ;
; state.ADDR      ; 0               ; 1          ; 0         ; 1          ; 0               ;
; state.MOSI_DATA ; 1               ; 0          ; 0         ; 1          ; 0               ;
; state.MISO_DATA ; 0               ; 0          ; 0         ; 1          ; 1               ;
+-----------------+-----------------+------------+-----------+------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate                                           ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate                             ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                                                ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; Name                 ; state.S_WRITE_UART_D ; state.S_VAL_TX_UART ; state.S_CLR_RDY ; state.S_WRITE_UART ; state.S_ERROR_STATE ; state.S_TX_DATA ; state.S_IDLE ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; state.S_IDLE         ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 0            ;
; state.S_TX_DATA      ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 1               ; 1            ;
; state.S_ERROR_STATE  ; 0                    ; 0                   ; 0               ; 0                  ; 1                   ; 0               ; 1            ;
; state.S_WRITE_UART   ; 0                    ; 0                   ; 0               ; 1                  ; 0                   ; 0               ; 1            ;
; state.S_CLR_RDY      ; 0                    ; 0                   ; 1               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_VAL_TX_UART  ; 0                    ; 1                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_WRITE_UART_D ; 1                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate                                           ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate                             ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                                                ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; Name                 ; state.S_WRITE_UART_D ; state.S_VAL_TX_UART ; state.S_CLR_RDY ; state.S_WRITE_UART ; state.S_ERROR_STATE ; state.S_TX_DATA ; state.S_IDLE ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+
; state.S_IDLE         ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 0            ;
; state.S_TX_DATA      ; 0                    ; 0                   ; 0               ; 0                  ; 0                   ; 1               ; 1            ;
; state.S_ERROR_STATE  ; 0                    ; 0                   ; 0               ; 0                  ; 1                   ; 0               ; 1            ;
; state.S_WRITE_UART   ; 0                    ; 0                   ; 0               ; 1                  ; 0                   ; 0               ; 1            ;
; state.S_CLR_RDY      ; 0                    ; 0                   ; 1               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_VAL_TX_UART  ; 0                    ; 1                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
; state.S_WRITE_UART_D ; 1                    ; 0                   ; 0               ; 0                  ; 0                   ; 0               ; 1            ;
+----------------------+----------------------+---------------------+-----------------+--------------------+---------------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|state ;
+--------------------+--------------------+-------------------+--------------+
; Name               ; state.S_FIFO_WRITE ; state.S_DATA_WAIT ; state.S_IDLE ;
+--------------------+--------------------+-------------------+--------------+
; state.S_IDLE       ; 0                  ; 0                 ; 0            ;
; state.S_DATA_WAIT  ; 0                  ; 1                 ; 1            ;
; state.S_FIFO_WRITE ; 1                  ; 0                 ; 1            ;
+--------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate                                   ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; Name                 ; fsm_pstate.stopbit ; fsm_pstate.paritybit ; fsm_pstate.databits ; fsm_pstate.startbit ; fsm_pstate.idle ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+
; fsm_pstate.idle      ; 0                  ; 0                    ; 0                   ; 0                   ; 0               ;
; fsm_pstate.startbit  ; 0                  ; 0                    ; 0                   ; 1                   ; 1               ;
; fsm_pstate.databits  ; 0                  ; 0                    ; 1                   ; 0                   ; 1               ;
; fsm_pstate.paritybit ; 0                  ; 1                    ; 0                   ; 0                   ; 1               ;
; fsm_pstate.stopbit   ; 1                  ; 0                    ; 0                   ; 0                   ; 1               ;
+----------------------+--------------------+----------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|i2c_top:i2c_top_inst|next_state                                                                                                                               ;
+-------------------------+---------------------+------------------------+------------------+-----------------------+-------------------------+----------------------+-------------------+
; Name                    ; next_state.S_SET_RD ; next_state.S_DATA_READ ; next_state.S_DLY ; next_state.S_DATA_REQ ; next_state.S_CONFIG_ADC ; next_state.S_SET_REQ ; next_state.S_IDLE ;
+-------------------------+---------------------+------------------------+------------------+-----------------------+-------------------------+----------------------+-------------------+
; next_state.S_IDLE       ; 0                   ; 0                      ; 0                ; 0                     ; 0                       ; 0                    ; 0                 ;
; next_state.S_SET_REQ    ; 0                   ; 0                      ; 0                ; 0                     ; 0                       ; 1                    ; 1                 ;
; next_state.S_CONFIG_ADC ; 0                   ; 0                      ; 0                ; 0                     ; 1                       ; 0                    ; 1                 ;
; next_state.S_DATA_REQ   ; 0                   ; 0                      ; 0                ; 1                     ; 0                       ; 0                    ; 1                 ;
; next_state.S_DLY        ; 0                   ; 0                      ; 1                ; 0                     ; 0                       ; 0                    ; 1                 ;
; next_state.S_DATA_READ  ; 0                   ; 1                      ; 0                ; 0                     ; 0                       ; 0                    ; 1                 ;
; next_state.S_SET_RD     ; 1                   ; 0                      ; 0                ; 0                     ; 0                       ; 0                    ; 1                 ;
+-------------------------+---------------------+------------------------+------------------+-----------------------+-------------------------+----------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|i2c_top:i2c_top_inst|state                                                                                            ;
+--------------------+----------------+-------------------+-------------+------------------+--------------------+-----------------+--------------+
; Name               ; state.S_SET_RD ; state.S_DATA_READ ; state.S_DLY ; state.S_DATA_REQ ; state.S_CONFIG_ADC ; state.S_SET_REQ ; state.S_IDLE ;
+--------------------+----------------+-------------------+-------------+------------------+--------------------+-----------------+--------------+
; state.S_IDLE       ; 0              ; 0                 ; 0           ; 0                ; 0                  ; 0               ; 0            ;
; state.S_SET_REQ    ; 0              ; 0                 ; 0           ; 0                ; 0                  ; 1               ; 1            ;
; state.S_CONFIG_ADC ; 0              ; 0                 ; 0           ; 0                ; 1                  ; 0               ; 1            ;
; state.S_DATA_REQ   ; 0              ; 0                 ; 0           ; 1                ; 0                  ; 0               ; 1            ;
; state.S_DLY        ; 0              ; 0                 ; 1           ; 0                ; 0                  ; 0               ; 1            ;
; state.S_DATA_READ  ; 0              ; 1                 ; 0           ; 0                ; 0                  ; 0               ; 1            ;
; state.S_SET_RD     ; 1              ; 0                 ; 0           ; 0                ; 0                  ; 0               ; 1            ;
+--------------------+----------------+-------------------+-------------+------------------+--------------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RCB_TOP|i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE                                                                          ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; STATE.STOP ; STATE.MSTR_ACK ; STATE.SLV_ACK2 ; STATE.RD ; STATE.WR ; STATE.SLV_ACK1 ; STATE.COMMAND ; STATE.START ; STATE.READY ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; STATE.READY    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; STATE.START    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; STATE.COMMAND  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; STATE.SLV_ACK1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; STATE.WR       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; STATE.RD       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; STATE.SLV_ACK2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; STATE.MSTR_ACK ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; STATE.STOP     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; L_TOOL_EX_LED_DIN$latch                            ; Mux0                ; yes                    ;
; L_LED_DIN$latch                                    ; Mux0                ; yes                    ;
; R_TOOL_EX_LED_DIN$latch                            ; Mux0                ; yes                    ;
; R_LED_DIN$latch                                    ; Mux0                ; yes                    ;
; ROBOT_ESTOP_LED_DIN$latch                          ; Mux0                ; yes                    ;
; S_LED_DIN$latch                                    ; Mux0                ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                            ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                                   ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                            ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                                   ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                            ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i|DIV_MARK                                  ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[27..31]                                                         ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[24..26]                                                         ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[19..23]                                                         ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[18]                                                             ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Version_reg[0..17]                                                          ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[29..31]                                                            ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[28]                                                                ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[26,27]                                                             ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[25]                                                                ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[21..24]                                                            ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[19,20]                                                             ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[11..18]                                                            ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[9,10]                                                              ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[5..8]                                                              ; Stuck at GND due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[3,4]                                                               ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_registers:i_rcb_registers|FPGA_Date_reg[0..2]                                                              ; Stuck at GND due to stuck port data_in                                        ;
; UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated|pll_lock_sync                    ; Stuck at VCC due to stuck port data_in                                        ;
; i2c_top:i2c_top_inst|ena                                                                                       ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|rw                                                                                        ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|delay_cnt[0..16]                                                                          ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|rd_cnt[0..3]                                                                              ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|reg_cnt[0..3]                                                                             ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|wr_cnt[0..3]                                                                              ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[0][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[1][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[2][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[3][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[4][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[5][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[6][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][15]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][14]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][13]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][12]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][11]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][10]                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][9]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][8]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][7]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][6]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][5]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][4]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][3]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][2]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][1]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|ADC_data[7][0]                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|busy_f                                                                                    ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|data_wr_dly[4..7]                                                                         ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|data_wr_dly[3]                                                                            ; Stuck at VCC due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|data_wr_dly[0..2]                                                                         ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|rd_ch[0..2]                                                                               ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|COUNT[0..9]                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STRETCH                                                               ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_CLK_PREV                                                         ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|SCL_CLK                                                               ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_CLK                                                              ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|BUSY                                                                  ; Stuck at VCC due to stuck port preset                                         ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|SCL_ENA                                                               ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|SDA_INT                                                               ; Stuck at VCC due to stuck port preset                                         ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|BIT_CNT[0..2]                                                         ; Stuck at VCC due to stuck port preset                                         ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[0..7]                                                         ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[0..7]                                                         ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[0..7]                                                         ; Stuck at GND due to stuck port clock_enable                                   ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[0..7]                                                         ; Stuck at GND due to stuck port clock_enable                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n                                                 ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0..2]     ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n                                                 ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0..2]     ; Stuck at VCC due to stuck port data_in                                        ;
; i2c_top:i2c_top_inst|data_wr[0..7]                                                                             ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT               ; Stuck at VCC due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT               ; Stuck at VCC due to stuck port data_in                                        ;
; rcb_spi:rcb_spi_inst|miso_shift[0]                                                                             ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[2]                                               ; Merged with UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_FIFO_reg[2] ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[1]                                               ; Merged with UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_FIFO_reg[1] ;
; UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[0]                                               ; Merged with UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|clr_FIFO_reg[0] ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[2]                                               ; Merged with UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_FIFO_reg[2] ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[1]                                               ; Merged with UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_FIFO_reg[1] ;
; UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_err_reg[0]                                               ; Merged with UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|clr_FIFO_reg[0] ;
; rcb_spi:rcb_spi_inst|state~9                                                                                   ; Lost fanout                                                                   ;
; rcb_spi:rcb_spi_inst|state~10                                                                                  ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|state.S_IDLE                                                                              ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|state.S_SET_REQ                                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|state.S_CONFIG_ADC                                                                        ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|state.S_DATA_REQ                                                                          ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|state.S_DLY                                                                               ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|state.S_DATA_READ                                                                         ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|state.S_SET_RD                                                                            ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.READY                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.START                                                           ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.COMMAND                                                         ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.SLV_ACK1                                                        ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.WR                                                              ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.RD                                                              ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.SLV_ACK2                                                        ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.MSTR_ACK                                                        ; Stuck at GND due to stuck port clear                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STATE.STOP                                                            ; Stuck at GND due to stuck port clear                                          ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK          ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0..2]                              ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK          ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0..2]                              ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK                ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0..2]                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0..3] ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0..3] ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0..4]       ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle                                 ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.startbit                             ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                             ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.paritybit                            ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.stopbit                              ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle                                 ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.startbit                             ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                             ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.paritybit                            ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.stopbit                              ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle                                        ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.txsync                                      ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.startbit                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                    ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.paritybit                                   ; Lost fanout                                                                   ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.stopbit                                     ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|next_state.S_IDLE                                                                         ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|next_state.S_SET_REQ                                                                      ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|next_state.S_CONFIG_ADC                                                                   ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|next_state.S_DATA_REQ                                                                     ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|next_state.S_DLY                                                                          ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|next_state.S_DATA_READ                                                                    ; Lost fanout                                                                   ;
; i2c_top:i2c_top_inst|next_state.S_SET_RD                                                                       ; Lost fanout                                                                   ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate.paritybit                             ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_pstate.paritybit                             ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                        ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|fsm_pstate.paritybit                                  ; Stuck at GND due to stuck port data_in                                        ;
; Total Number of Removed Registers = 472                                                                        ;                                                                               ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                       ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------+
; UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated|pll_lock_sync             ; Stuck at VCC                   ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK,       ;
;                                                                                                         ; due to stuck port data_in      ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK,             ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK,             ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK,             ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|DIV_MARK,       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK,             ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK,             ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|DIV_MARK,             ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0], ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1], ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2], ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3], ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0], ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1], ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2], ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3], ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3],       ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4],       ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle,                              ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle,                                     ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle,                                     ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle,                                     ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.idle,                              ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.idle,                                     ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.idle,                                     ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.idle                                      ;
; i2c_top:i2c_top_inst|wr_cnt[3]                                                                          ; Stuck at GND                   ; i2c_top:i2c_top_inst|wr_cnt[2], i2c_top:i2c_top_inst|wr_cnt[1],                                              ;
;                                                                                                         ; due to stuck port clear        ; i2c_top:i2c_top_inst|wr_cnt[0], i2c_top:i2c_top_inst|data_wr_dly[7],                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr_dly[6], i2c_top:i2c_top_inst|data_wr_dly[5],                                    ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr_dly[4], i2c_top:i2c_top_inst|data_wr_dly[3],                                    ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr_dly[2], i2c_top:i2c_top_inst|data_wr_dly[1],                                    ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr_dly[0], i2c_top:i2c_top_inst|data_wr[7],                                        ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr[6], i2c_top:i2c_top_inst|data_wr[5],                                            ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr[4], i2c_top:i2c_top_inst|data_wr[3],                                            ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr[2], i2c_top:i2c_top_inst|data_wr[1],                                            ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|data_wr[0]                                                                              ;
; i2c_top:i2c_top_inst|ena                                                                                ; Stuck at GND                   ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|SDA_INT,                                                            ;
;                                                                                                         ; due to stuck port clear        ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[7],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[6],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[5],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[4],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[3],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[2],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[1],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|ADDR_RW[0],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[7],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[6],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[5],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[4],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[3],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[2],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[1],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_TX[0]                                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|STRETCH                                                        ; Stuck at GND                   ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_CLK,                                                           ;
;                                                                                                         ; due to stuck port clear        ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|BIT_CNT[0],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[7],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[6],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[5],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[4],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[3],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[2],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[1],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RD[0]                                                          ;
; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_CLK_PREV                                                  ; Stuck at GND                   ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|SCL_ENA,                                                            ;
;                                                                                                         ; due to stuck port clock_enable ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[7],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[6],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[5],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[4],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[3],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[2],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[1],                                                         ;
;                                                                                                         ;                                ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|DATA_RX[0]                                                          ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts                   ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts                   ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts                   ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                                ; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts                   ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts                   ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[2]                                ; Lost Fanouts                   ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0],                                    ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[1],                                    ;
;                                                                                                         ;                                ; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_pstate.databits                                  ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                            ; Stuck at VCC                   ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n,                                              ;
;                                                                                                         ; due to stuck port data_in      ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT             ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_meta_n                                            ; Stuck at VCC                   ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|uart_rxd_synced_n,                                              ;
;                                                                                                         ; due to stuck port data_in      ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|DEB_OUT             ;
; i2c_top:i2c_top_inst|rw                                                                                 ; Stuck at GND                   ; i2c_top:i2c_top_inst|i2c_master:i2c_inst|BUSY                                                                ;
;                                                                                                         ; due to stuck port clear        ;                                                                                                              ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0] ; Stuck at VCC                   ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]      ;
;                                                                                                         ; due to stuck port data_in      ;                                                                                                              ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[0] ; Stuck at VCC                   ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i|input_shreg[1]      ;
;                                                                                                         ; due to stuck port data_in      ;                                                                                                              ;
; i2c_top:i2c_top_inst|state.S_IDLE                                                                       ; Stuck at GND                   ; i2c_top:i2c_top_inst|state.S_CONFIG_ADC                                                                      ;
;                                                                                                         ; due to stuck port clear        ;                                                                                                              ;
; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0]                          ; Lost Fanouts                   ; UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                           ;
; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0]                          ; Lost Fanouts                   ; UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|fsm_pstate.databits                           ;
+---------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 969   ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 236   ;
; Number of registers using Asynchronous Clear ; 184   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 548   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------------+
; Node                                                                                                                                                     ; Action   ; Reason              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------------+
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~4                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~5                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~6                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7                 ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN134_BDD135 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN136_BDD137 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN138_BDD139 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~4                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~5                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~6                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7                 ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN146_BDD147 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN148_BDD149 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN150_BDD151 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~4                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~5                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~6                 ; Deleted  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7                 ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN140_BDD141 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN142_BDD143 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN144_BDD145 ; Created  ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|Add0~1                                                                                                       ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|Selector15~0                                                                                                 ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|Add0~1                                                                                                       ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|Selector15~0                                                                                                 ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|Add0~1                                                                                                       ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|Selector15~0                                                                                                 ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|Add0~1                                                            ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt~0                                                     ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|Add0~1                                                            ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt~0                                                     ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|Add0~1                                                            ; Modified ; Timing optimization ;
; UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt~0                                                     ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~4                 ; Deleted  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~5                 ; Deleted  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~6                 ; Deleted  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7                 ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN122_BDD123 ; Created  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN124_BDD125 ; Created  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN126_BDD127 ; Created  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~4                 ; Deleted  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~5                 ; Deleted  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~6                 ; Deleted  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7                 ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN128_BDD129 ; Created  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN130_BDD131 ; Created  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|usedw_will_be_1~7_RESYN132_BDD133 ; Created  ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|Add0~1                                                                                                       ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|Selector15~0                                                                                                 ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|Add0~1                                                                                                       ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|Selector15~0                                                                                                 ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|Add0~1                                                                                                       ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|Selector15~0                                                                                                 ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|Add0~1                                                            ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt~0                                                     ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|Add0~1                                                            ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt~0                                                     ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|Add0~1                                                            ; Modified ; Timing optimization ;
; UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt~0                                                     ; Modified ; Timing optimization ;
; rcb_spi:rcb_spi_inst|Add0~1                                                                                                                              ; Modified ; Timing optimization ;
; rcb_spi:rcb_spi_inst|Selector10~0                                                                                                                        ; Modified ; Timing optimization ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|rs232_0_to_uart_data[7]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|rs232_0_to_uart_data[7]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[1]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i|clk_div_cnt[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i|clk_div_cnt[1]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RCB_TOP|MicCB_SYNC_CNT[18]                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_bit_count[0]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[2]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[0]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[0]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_bit_count[1]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[0]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|rx_bit_count[2]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[0]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_bit_count[1]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|tx_bit_count[2]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|rx_bit_count[0]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|data_pointer[1]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|tx_bit_count[1]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|rx_bit_count[0]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|tx_bit_count[1]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|rx_bit_count[2]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|tx_bit_count[1]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|rx_bit_count[0]                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|data_cnt[4]                                                                            ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|counter[13]                                                     ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|counter[0]                                                      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|counter[9]                                                      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|counter[11]                                                     ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|counter[6]                                                      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|counter[8]                                                      ;
; 10:1               ; 9 bits    ; 54 LEs        ; 45 LEs               ; 9 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[8]                                                 ;
; 10:1               ; 9 bits    ; 54 LEs        ; 45 LEs               ; 9 LEs                  ; Yes        ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|tx_cnt[8]                                                 ;
; 18:1               ; 15 bits   ; 180 LEs       ; 135 LEs              ; 45 LEs                 ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[23]                                                                         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[13]                                                                         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[9]                                                                          ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[7]                                                                          ;
; 18:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |RCB_TOP|rcb_spi:rcb_spi_inst|miso_shift[4]                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|rcb_spi:rcb_spi_inst|next_state                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst|state                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave2|Selector25                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave1|Selector26                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:R_UART_TOP_inst|RX_Slave:RX_Slave0|Selector25                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2|Selector26                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1|Selector26                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0|Selector26                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_top:i2c_top_inst ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; DEV_ID         ; 0010000 ; Unsigned Binary                        ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_top:i2c_top_inst|i2c_master:i2c_inst ;
+----------------+-----------+----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                     ;
+----------------+-----------+----------------------------------------------------------+
; input_clk      ; 100000000 ; Signed Integer                                           ;
; bus_clk        ; 100000    ; Signed Integer                                           ;
+----------------+-----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_PLL:UART_PLL_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=UART_PLL ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 10000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; UART_PLL_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 10000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 10000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 10000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                               ;
; baud_rate      ; 20000000  ; Signed Integer                                               ;
; parity_bit     ; none      ; String                                                       ;
; use_debouncer  ; true      ; Enumerated                                                   ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                                 ;
; div_mark_pos   ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 10000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 10000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART1|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                         ;
; baud_rate      ; 10000000  ; Signed Integer                                         ;
; parity_bit     ; none      ; String                                                 ;
; use_debouncer  ; true      ; Enumerated                                             ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                           ;
; div_mark_pos   ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; clk_div_val    ; 20    ; Signed Integer                                                               ;
; parity_bit     ; none  ; String                                                                       ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:RX_UART2|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 20    ; Signed Integer                                                                                             ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                     ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; scfifo_bn21 ; Untyped                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; clk_freq       ; 200000000 ; Signed Integer                                               ;
; baud_rate      ; 20000000  ; Signed Integer                                               ;
; parity_bit     ; none      ; String                                                       ;
; use_debouncer  ; true      ; Enumerated                                                   ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; div_max_val    ; 1     ; Signed Integer                                                                                 ;
; div_mark_pos   ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_DEBOUNCER:\use_debouncer_g:debouncer_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; latency        ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; clk_div_val    ; 10    ; Signed Integer                                                                     ;
; parity_bit     ; none  ; String                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:R_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; div_max_val    ; 10    ; Signed Integer                                                                                                   ;
; div_mark_pos   ; 1     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rcb_spi:rcb_spi_inst                ;
+-----------------------------+----------------------------------+-----------------+
; Parameter Name              ; Value                            ; Type            ;
+-----------------------------+----------------------------------+-----------------+
; FPGA_MAJOR_VER              ; 00000011                         ; Unsigned Binary ;
; FPGA_REV                    ; 00000001                         ; Unsigned Binary ;
; FPGA_REV_YEAR               ; 00010111                         ; Unsigned Binary ;
; FPGA_REV_MONTH              ; 00000011                         ; Unsigned Binary ;
; FPGA_REV_DAY                ; 00000111                         ; Unsigned Binary ;
; FPGA_REV_HOUR               ; 00001000                         ; Unsigned Binary ;
; SPI_COM_LEN                 ; 8                                ; Signed Integer  ;
; SPI_ADDR_LEN                ; 24                               ; Signed Integer  ;
; SPI_DATA_LEN                ; 56                               ; Signed Integer  ;
; WRITE_COM                   ; 00001010                         ; Unsigned Binary ;
; READ_COM                    ; 00001111                         ; Unsigned Binary ;
; WRITE_MODE                  ; 00                               ; Unsigned Binary ;
; READ_MODE                   ; 01                               ; Unsigned Binary ;
; UNDEF_MODE                  ; 11                               ; Unsigned Binary ;
; ADDR_FPGA_VER               ; 0000000000000000                 ; Unsigned Binary ;
; ADDR_FPGA_REV_DATA          ; 0000000000000001                 ; Unsigned Binary ;
; ADDR_FPGA_POW_DIAG          ; 0000000000000010                 ; Unsigned Binary ;
; ADDR_FPGA_BUTTONS           ; 0000000000000011                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_SW_STATE    ; 0000000000000100                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_EM_STATE    ; 0000000000000101                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_SW_APPROVAL ; 0000000000000110                 ; Unsigned Binary ;
; ADDR_FPGA_DRAPE_SENSOR      ; 0000000000000111                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_OUT  ; 0000000000001000                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_ELO  ; 0000000000001001                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_IN   ; 0000000000001010                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_DRIVER_ABRT ; 0000000000001011                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_SENSOR      ; 0000000000001100                 ; Unsigned Binary ;
; ADDR_FPGA_BUTTONS_LED       ; 0000000000001101                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_STATUS      ; 0000000000001110                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_ACTIVATION  ; 0000000000001111                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_DIAGNOSTIC  ; 0000000000010000                 ; Unsigned Binary ;
; ADDR_FPGA_ESTOP_OPEN        ; 0000000000010001                 ; Unsigned Binary ;
; ADDR_FPGA_DIAGNOSTIC_LEDS   ; 0000000000010010                 ; Unsigned Binary ;
; ADDR_FPGA_SPARE_IO          ; 0000000000010011                 ; Unsigned Binary ;
; ADDR_FPGA_SPARE_4MB         ; 0000000000010100                 ; Unsigned Binary ;
; ADDR_FPGA_WHEEL_ROD         ; 0000000000010101                 ; Unsigned Binary ;
; ADDR_FPGA_FAN1_TACHO        ; 0000000000010110                 ; Unsigned Binary ;
; ADDR_FPGA_FAN1_PWM          ; 0000000000010111                 ; Unsigned Binary ;
; ADDR_FPGA_FAN2_TACHO        ; 0000000000011000                 ; Unsigned Binary ;
; ADDR_FPGA_FAN2_PWM          ; 0000000000011001                 ; Unsigned Binary ;
; NUM_REG                     ; 26                               ; Signed Integer  ;
; ESTOP_DIAG_ACTIV            ; 00000000000000001010101111001101 ; Unsigned Binary ;
; ESTOP_ACTIVATION_PULSE      ; 100000                           ; Signed Integer  ;
; FAN_TACHO_MES_PERIOD        ; 00000000110000110101000000       ; Unsigned Binary ;
; DEB_DEEP                    ; 3                                ; Signed Integer  ;
; IDLE                        ; 0                                ; Signed Integer  ;
; CMD                         ; 1                                ; Signed Integer  ;
; ADDR                        ; 2                                ; Signed Integer  ;
; MOSI_DATA                   ; 3                                ; Signed Integer  ;
; MISO_DATA                   ; 4                                ; Signed Integer  ;
+-----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; UART_PLL:UART_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                        ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                      ;
; Entity Instance            ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
; Entity Instance            ; UART_TOP:R_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                           ;
;     -- lpm_width           ; 8                                                                      ;
;     -- LPM_NUMWORDS        ; 512                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                    ;
;     -- USE_EAB             ; ON                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "rcb_spi:rcb_spi_inst" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; rst_n_syn ; Input ; Info     ; Stuck at VCC      ;
+-----------+-------+----------+-------------------+


+-------------------------------------------+
; Port Connectivity Checks: "FAN:FAN2_inst" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; rst_n ; Input ; Info     ; Stuck at VCC   ;
+-------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FAN:FAN1_inst" ;
+-------+-------+----------+----------------+
; Port  ; Type  ; Severity ; Details        ;
+-------+-------+----------+----------------+
; rst_n ; Input ; Info     ; Stuck at VCC   ;
+-------+-------+----------+----------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_CLK_DIV:os_clk_divider_i" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_rxd     ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_vld     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst2"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst1"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rs232_0_to_uart_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; tx_counter_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; err_counter_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave2"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave1"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_in      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART2"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_txd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; din          ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_vld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_rdy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART1"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_txd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; din          ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_vld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_rdy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TOP:L_UART_TOP_inst|UART:RX_UART0"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_txd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; din          ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_vld      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_rdy      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; parity_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rcb_registers:i_rcb_registers"                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n_syn            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_1m               ; Input  ; Info     ; Stuck at GND                                                                        ;
; fpga24v_dis          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan1_tacho           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan_1_read_number    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan_2_tacho          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fan_2_read_number    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fpga_sync_delay_time ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fpga_sync_time       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cs_error             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "UART_PLL:UART_PLL_inst" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; areset ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_top:i2c_top_inst|i2c_master:i2c_inst"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[6..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ack_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "i2c_top:i2c_top_inst" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; reset_n ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 156                         ;
; cycloneiii_ff         ; 969                         ;
;     CLR               ; 90                          ;
;     ENA               ; 251                         ;
;     ENA CLR           ; 94                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 202                         ;
;     SCLR              ; 66                          ;
;     SCLR SLD          ; 32                          ;
;     SLD               ; 2                           ;
;     plain             ; 231                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 1339                        ;
;     arith             ; 296                         ;
;         2 data inputs ; 228                         ;
;         3 data inputs ; 68                          ;
;     normal            ; 1043                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 236                         ;
;         4 data inputs ; 632                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sun Jun 30 13:18:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12248): Elaborating Platform Designer system entity "reset.qsys"
Info (12250): 2024.06.30.13:18:42 Progress: Loading RCB_Rev_B/reset.qsys
Info (12250): 2024.06.30.13:18:43 Progress: Reading input file
Info (12250): 2024.06.30.13:18:43 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 22.1]
Info (12250): 2024.06.30.13:18:43 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2024.06.30.13:18:43 Progress: Building connections
Info (12250): 2024.06.30.13:18:43 Progress: Parameterizing connections
Info (12250): 2024.06.30.13:18:43 Progress: Validating
Info (12250): 2024.06.30.13:18:44 Progress: Done reading input file
Info (12250): Reset: Generating reset "reset" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "reset" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Reset: Done "reset" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "reset.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd Line: 52
    Info (12023): Found entity 1: i2c_master File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file i2c_top.vhd
    Info (12022): Found design unit 1: i2c_top-behavior File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd Line: 25
    Info (12023): Found entity 1: i2c_top File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ads_master.vhd
    Info (12022): Found design unit 1: ads_master-logic File: G:/My Drive/FPGA/git/RCB_Rev_B/ads_master.vhd Line: 30
    Info (12023): Found entity 1: ads_master File: G:/My Drive/FPGA/git/RCB_Rev_B/ads_master.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uart/uart.vhd
    Info (12022): Found design unit 1: UART-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 45
    Info (12023): Found entity 1: UART File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 31
    Info (12023): Found entity 1: UART_TX File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 32
    Info (12023): Found entity 1: UART_RX File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_parity.vhd
    Info (12022): Found design unit 1: UART_PARITY-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd Line: 24
    Info (12023): Found entity 1: UART_PARITY File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_debouncer.vhd
    Info (12022): Found design unit 1: UART_DEBOUNCER-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd Line: 26
    Info (12023): Found entity 1: UART_DEBOUNCER File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file uart/comp/uart_clk_div.vhd
    Info (12022): Found design unit 1: UART_CLK_DIV-RTL File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 29
    Info (12023): Found entity 1: UART_CLK_DIV File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file uart_top.vhd
    Info (12022): Found design unit 1: UART_TOP-rtl File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 17
    Info (12023): Found entity 1: UART_TOP File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adc_master.vhd
    Info (12022): Found design unit 1: ADC_Master-logic File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 26
    Info (12023): Found entity 1: ADC_Master File: G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rcb_registers.vhd
    Info (12022): Found design unit 1: rcb_registers-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 195
    Info (12023): Found entity 1: rcb_registers File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fan.vhd
    Info (12022): Found design unit 1: FAN-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 16
    Info (12023): Found entity 1: FAN File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rcb_top.vhd
    Info (12022): Found design unit 1: RCB_TOP-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 166
    Info (12023): Found entity 1: RCB_TOP File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file source/estop.v
    Info (12023): Found entity 1: estop File: G:/My Drive/FPGA/git/RCB_Rev_B/source/estop.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file source/rcb_spi.v
    Info (12023): Found entity 1: rcb_spi File: G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: PLL1 File: G:/My Drive/FPGA/git/RCB_Rev_B/PLL1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2 File: G:/My Drive/FPGA/git/RCB_Rev_B/pll2.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file rx_fifo.vhd
    Info (12022): Found design unit 1: rx_fifo-SYN File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 59
    Info (12023): Found entity 1: RX_FIFO File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file uart_pll.v
    Info (12023): Found entity 1: UART_PLL File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/reset/reset.v
    Info (12023): Found entity 1: reset File: G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/reset/reset.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/reset/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/reset/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "RCB_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(30): used implicit default value for signal "FPGA4V_DIS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(32): used implicit default value for signal "FPGA_ESTOP_REQ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(34): used implicit default value for signal "FPGA_INT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(36): used implicit default value for signal "FPGA_L_ROBOT_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(37): used implicit default value for signal "FPGA_L_SP_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(39): used implicit default value for signal "FPGA_R_ROBOT_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(40): used implicit default value for signal "FPGA_R_SP_TX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at RCB_TOP.vhd(459): used explicit default value for signal "clk_1m_internal" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 459
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(482): used implicit default value for signal "R_DIAG_PACK_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 482
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(483): used implicit default value for signal "R_DIAG_ERR_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 483
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(484): used implicit default value for signal "L_DIAG_PACK_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 484
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(485): used implicit default value for signal "L_DIAG_ERR_CNT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 485
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(488): object "FPGA24V_DIS" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 488
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(489): object "FAN_1_READ_NUMBER" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 489
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(490): used implicit default value for signal "FAN_1_PWM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 490
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(492): object "FAN_2_READ_NUMBER" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 492
Warning (10541): VHDL Signal Declaration warning at RCB_TOP.vhd(493): used implicit default value for signal "FAN_2_PWM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 493
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(494): object "FPGA_SYNC_DELAY_TIME" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 494
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(495): object "FPGA_SYNC_TIME" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 495
Warning (10036): Verilog HDL or VHDL warning at RCB_TOP.vhd(496): object "CS_ERROR" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 496
Warning (10492): VHDL Process Statement warning at RCB_TOP.vhd(576): signal "rst_n_syn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 576
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable "L_TOOL_EX_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable "L_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable "R_TOOL_EX_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable "R_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable "S_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Warning (10631): VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable "ROBOT_ESTOP_LED_DIN", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Info (10041): Inferred latch for "ROBOT_ESTOP_LED_DIN" at RCB_TOP.vhd(794) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Info (10041): Inferred latch for "S_LED_DIN" at RCB_TOP.vhd(794) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Info (10041): Inferred latch for "R_LED_DIN" at RCB_TOP.vhd(794) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Info (10041): Inferred latch for "R_TOOL_EX_LED_DIN" at RCB_TOP.vhd(794) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Info (10041): Inferred latch for "L_LED_DIN" at RCB_TOP.vhd(794) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Info (10041): Inferred latch for "L_TOOL_EX_LED_DIN" at RCB_TOP.vhd(794) File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 794
Info (12128): Elaborating entity "i2c_top" for hierarchy "i2c_top:i2c_top_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 541
Warning (10036): Verilog HDL or VHDL warning at i2c_top.vhd(54): object "byte_cnt" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd Line: 54
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_top:i2c_top_inst|i2c_master:i2c_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd Line: 83
Info (12128): Elaborating entity "UART_PLL" for hierarchy "UART_PLL:UART_PLL_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 587
Info (12128): Elaborating entity "altpll" for hierarchy "UART_PLL:UART_PLL_inst|altpll:altpll_component" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "UART_PLL:UART_PLL_inst|altpll:altpll_component" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v Line: 104
Info (12133): Instantiated megafunction "UART_PLL:UART_PLL_inst|altpll:altpll_component" with the following parameter: File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=UART_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v
    Info (12023): Found entity 1: UART_PLL_altpll File: G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v Line: 31
Info (12128): Elaborating entity "UART_PLL_altpll" for hierarchy "UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "rcb_registers" for hierarchy "rcb_registers:i_rcb_registers" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 605
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(143): used implicit default value for signal "SPARE1_DIFF2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 143
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(144): used implicit default value for signal "SPARE1_DIFF3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 144
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(145): used implicit default value for signal "SPARE1_ANALOG_SW_0_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 145
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(146): used implicit default value for signal "SPARE1_ANALOG_SW_1_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 146
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(147): used implicit default value for signal "SPARE1_ANALOG_SW_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 147
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(150): used implicit default value for signal "SPARE1_IO2_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 150
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(151): used implicit default value for signal "SPARE1_IO3_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 151
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(154): used implicit default value for signal "SPARE2_DIFF2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 154
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(155): used implicit default value for signal "SPARE2_DIFF3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 155
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(156): used implicit default value for signal "SPARE2_ANALOG_SW_0_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 156
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(157): used implicit default value for signal "SPARE2_ANALOG_SW_1_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 157
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(158): used implicit default value for signal "SPARE2_ANALOG_SW_SEL_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 158
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(161): used implicit default value for signal "SPARE2_IO2_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 161
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(162): used implicit default value for signal "SPARE2_IO3_FPGA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 162
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(164): used implicit default value for signal "FPGA_WHEEL_STOP_ELO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 164
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(165): used implicit default value for signal "FPGA24V_DIS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 165
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(167): used implicit default value for signal "OPEN_ELO_REQUEST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 167
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(170): used implicit default value for signal "FAN1_TACHO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 170
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(171): used implicit default value for signal "FAN_1_READ_NUMBER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 171
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(175): used implicit default value for signal "FAN_2_TACHO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(176): used implicit default value for signal "FAN_2_READ_NUMBER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 176
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(180): used implicit default value for signal "FPGA_SYNC_DELAY_TIME" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 180
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(182): used implicit default value for signal "FPGA_SYNC_TIME" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 182
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(184): used implicit default value for signal "CS_ERROR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 184
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(188): used implicit default value for signal "FPGA_DIAG_ACT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 188
Warning (10541): VHDL Signal Declaration warning at rcb_registers.vhd(189): used implicit default value for signal "FPGA_FAULT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 189
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(238): used explicit default value for signal "Power_Diagnostic_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 238
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(242): used explicit default value for signal "Diagnostic_packed_counter_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 242
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(243): used explicit default value for signal "Diagnostic_error_counter_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 243
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(244): used explicit default value for signal "Right_Recivers_Error_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 244
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(245): used explicit default value for signal "Left_Recivers_Error_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 245
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(250): used explicit default value for signal "Mic_C_B_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 250
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(251): used explicit default value for signal "FPGA_Spare_out_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 251
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(256): used explicit default value for signal "FPGA_Spare_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 256
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(257): used explicit default value for signal "FLA_PS_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 257
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(258): used explicit default value for signal "FPGA_FAN_1_Tacho_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 258
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(259): used explicit default value for signal "FPGA_FAN_1_PWM_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 259
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(260): used explicit default value for signal "FPGA_FAN_2_Tacho_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 260
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(261): used explicit default value for signal "FPGA_FAN_2_PWM_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 261
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(262): used explicit default value for signal "FPGA_SYNC_DELAY_TIME_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 262
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(263): used explicit default value for signal "FPGA_SYNC_TIME_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 263
Warning (10540): VHDL Signal Declaration warning at rcb_registers.vhd(264): used explicit default value for signal "Fault_Registers_reg" because signal was never assigned a value File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 264
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(340): signal "FPGA_Version_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 340
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(342): signal "FPGA_Date_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 342
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(344): signal "Power_Diagnostic_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 344
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(346): signal "FPGA_buttons_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 346
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(348): signal "L_Wheels_sensors_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 348
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(350): signal "R_Wheels_sensors_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 350
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(352): signal "Diagnostic_packed_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 352
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(354): signal "Diagnostic_error_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 354
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(356): signal "Right_Recivers_Error_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 356
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(358): signal "Left_Recivers_Error_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 358
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(360): signal "SSRs_Left_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 360
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(362): signal "SSRs_Right_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 362
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(364): signal "FPGA_LEDs_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 364
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(366): signal "LEDs_strip_Mux_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 366
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(368): signal "Mic_C_B_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 368
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(370): signal "FPGA_Spare_out_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 370
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(372): signal "ADC_Voltage_0_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 372
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(374): signal "ADC_Voltage_1_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 374
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(376): signal "ADC_Voltage_2_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 376
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(378): signal "ADC_Voltage_3_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 378
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(380): signal "FPGA_Spare_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 380
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(382): signal "FLA_PS_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 382
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(384): signal "FPGA_FAN_1_Tacho_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 384
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(386): signal "FPGA_FAN_1_PWM_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 386
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(388): signal "FPGA_FAN_2_Tacho_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 388
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(390): signal "FPGA_FAN_2_PWM_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 390
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(392): signal "FPGA_SYNC_DELAY_TIME_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 392
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(394): signal "FPGA_SYNC_TIME_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 394
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(396): signal "Fault_Registers_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 396
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(398): signal "Sync_Timer_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 398
Warning (10492): VHDL Process Statement warning at rcb_registers.vhd(400): signal "Diagnostic_Header_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 400
Warning (10631): VHDL Process Statement warning at rcb_registers.vhd(407): inferring latch(es) for signal or variable "FPGA_LEDs_reg", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[8]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[9]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[10]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[11]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[12]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[13]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[14]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[15]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[16]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[17]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[18]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[19]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[20]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[21]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[22]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[23]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[24]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[25]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[26]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[27]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[28]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[29]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[30]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (10041): Inferred latch for "FPGA_LEDs_reg[31]" at rcb_registers.vhd(407) File: G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd Line: 407
Info (12128): Elaborating entity "UART_TOP" for hierarchy "UART_TOP:L_UART_TOP_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 752
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(116): object "avalon_ready0" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(116): object "avalon_ready1" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(116): object "avalon_ready2" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(124): object "data_in0" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(124): object "data_in1" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(124): object "data_in2" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at UART_TOP.vhd(137): object "TEENSY_UART_ERROR" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 137
Info (12128): Elaborating entity "UART" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 147
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 62
Warning (10445): VHDL Subtype or Type Declaration warning at uart_clk_div.vhd(33): subtype or type has null range File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 33
Warning (10296): VHDL warning at uart_clk_div.vhd(42): ignored assignment of value to null range File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 42
Warning (10296): VHDL warning at uart_clk_div.vhd(45): ignored assignment of value to null range File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd Line: 45
Info (12128): Elaborating entity "UART_DEBOUNCER" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_DEBOUNCER:\use_debouncer_g:debouncer_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 92
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 113
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 55
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 135
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 54
Warning (12125): Using design file rx_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RX_Slave-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd Line: 27
    Info (12023): Found entity 1: RX_Slave File: G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd Line: 5
Info (12128): Elaborating entity "RX_Slave" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at rx_slave.vhd(31): object "rx_data" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd Line: 31
Warning (10492): VHDL Process Statement warning at rx_slave.vhd(105): signal "clr_err" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd Line: 105
Warning (12125): Using design file tx_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: TX_Master-Behavioral File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 49
    Info (12023): Found entity 1: TX_Master File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 5
Info (12128): Elaborating entity "TX_Master" for hierarchy "UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 269
Warning (10036): Verilog HDL or VHDL warning at tx_master.vhd(53): object "tx_data" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at tx_master.vhd(54): object "current_fifo" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd Line: 54
Info (12128): Elaborating entity "RX_FIFO" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 312
Info (12128): Elaborating entity "scfifo" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component" File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component" File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 100
Info (12133): Instantiated megafunction "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component" with the following parameter: File: G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd Line: 100
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_bn21.tdf
    Info (12023): Found entity 1: scfifo_bn21 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_bn21" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ue21.tdf
    Info (12023): Found entity 1: a_dpfifo_ue21 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_ue21" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_llg1.tdf
    Info (12023): Found entity 1: altsyncram_llg1 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/altsyncram_llg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_llg1" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|altsyncram_llg1:FIFOram" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf
    Info (12023): Found entity 1: cmpr_c78 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_c78.tdf Line: 23
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:almost_full_comparer" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 54
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cmpr_c78:two_comparison" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_nka.tdf Line: 26
Info (12128): Elaborating entity "cntr_nka" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_nka:rd_ptr_msb" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf
    Info (12023): Found entity 1: cntr_4l6 File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_4l6.tdf Line: 26
Info (12128): Elaborating entity "cntr_4l6" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_4l6:usedw_counter" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf
    Info (12023): Found entity 1: cntr_oka File: G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_oka.tdf Line: 26
Info (12128): Elaborating entity "cntr_oka" for hierarchy "UART_TOP:L_UART_TOP_inst|RX_FIFO:RX_FIFO_inst0|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_ue21:dpfifo|cntr_oka:wr_ptr" File: G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf Line: 58
Info (12128): Elaborating entity "UART" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART" File: G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd Line: 358
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 113
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_RX:uart_rx_i|UART_CLK_DIV:rx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd Line: 55
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd Line: 135
Info (12128): Elaborating entity "UART_CLK_DIV" for hierarchy "UART_TOP:L_UART_TOP_inst|UART:TEENSY_TX_UART|UART_TX:uart_tx_i|UART_CLK_DIV:tx_clk_divider_i" File: G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd Line: 54
Info (12128): Elaborating entity "FAN" for hierarchy "FAN:FAN1_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 773
Warning (10036): Verilog HDL or VHDL warning at Fan.vhd(48): object "fan_pwm_f" assigned a value but never read File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 48
Warning (10631): VHDL Process Statement warning at Fan.vhd(57): inferring latch(es) for signal or variable "clk_1khz", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 57
Warning (10631): VHDL Process Statement warning at Fan.vhd(72): inferring latch(es) for signal or variable "clk_1khz", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 72
Warning (10631): VHDL Process Statement warning at Fan.vhd(88): inferring latch(es) for signal or variable "fan_pwm", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 88
Warning (10492): VHDL Process Statement warning at Fan.vhd(177): signal "fan_tacho_cnt_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 177
Warning (10492): VHDL Process Statement warning at Fan.vhd(178): signal "fpga_fan_tacho_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 178
Warning (10492): VHDL Process Statement warning at Fan.vhd(182): signal "fan_tacho_posedge" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 182
Warning (10492): VHDL Process Statement warning at Fan.vhd(184): signal "fan_tacho_cnt_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 184
Warning (10631): VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable "fpga_fan_tacho", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Warning (10631): VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable "fpga_fan_tacho_num", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Warning (10631): VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable "fan_tacho_cnt_1", which holds its previous value in one or more paths through the process File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[0]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[1]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[2]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[3]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[4]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[5]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[6]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho_num[7]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[0]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[1]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[2]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[3]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[4]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[5]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[6]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fpga_fan_tacho[7]" at Fan.vhd(166) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 166
Info (10041): Inferred latch for "fan_pwm" at Fan.vhd(88) File: G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd Line: 88
Info (12128): Elaborating entity "rcb_spi" for hierarchy "rcb_spi:rcb_spi_inst" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 814
Info (10264): Verilog HDL Case Statement information at rcb_spi.v(145): all case item expressions in this case statement are onehot File: G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v Line: 145
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FAN1_PWM" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 25
    Warning (13410): Pin "FAN2_PWM" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 27
    Warning (13410): Pin "FPGA4V_DIS" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 30
    Warning (13410): Pin "FPGA_DIAG_ACT" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 31
    Warning (13410): Pin "FPGA_ESTOP_REQ" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 32
    Warning (13410): Pin "FPGA_FAULT" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 33
    Warning (13410): Pin "FPGA_INT" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 34
    Warning (13410): Pin "FPGA_L_ROBOT_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 36
    Warning (13410): Pin "FPGA_L_SP_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 37
    Warning (13410): Pin "FPGA_R_ROBOT_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 39
    Warning (13410): Pin "FPGA_R_SP_TX" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 40
    Warning (13410): Pin "FPGA_WHEEL_STOP_ELO" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 41
    Warning (13410): Pin "OPEN_ELO_REQUEST" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 105
    Warning (13410): Pin "SPARE1_ANALOG_SW_0_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 136
    Warning (13410): Pin "SPARE1_ANALOG_SW_1_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 137
    Warning (13410): Pin "SPARE1_ANALOG_SW_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 138
    Warning (13410): Pin "SPARE1_DIFF2" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 141
    Warning (13410): Pin "SPARE1_DIFF3" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 142
    Warning (13410): Pin "SPARE1_IO2_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 145
    Warning (13410): Pin "SPARE1_IO3_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 146
    Warning (13410): Pin "SPARE2_ANALOG_SW_0_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 147
    Warning (13410): Pin "SPARE2_ANALOG_SW_1_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 148
    Warning (13410): Pin "SPARE2_ANALOG_SW_SEL_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 149
    Warning (13410): Pin "SPARE2_DIFF2" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 152
    Warning (13410): Pin "SPARE2_DIFF3" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 153
    Warning (13410): Pin "SPARE2_IO2_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 156
    Warning (13410): Pin "SPARE2_IO3_FPGA" is stuck at GND File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 157
Info (286030): Timing-Driven Synthesis is running
Info (17049): 133 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'RCB_FPGA_3_1.out.sdc'
Warning (332174): Ignored filter at RCB_FPGA_3_1.out.sdc(42): altera_reserved_tck could not be matched with a port File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc Line: 42
Warning (332049): Ignored create_clock at RCB_FPGA_3_1.out.sdc(42): Argument <targets> is an empty collection File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc Line: 42
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}] File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc Line: 42
Warning (332174): Ignored filter at RCB_FPGA_3_1.out.sdc(81): altera_reserved_tck could not be matched with a clock File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc Line: 81
Warning (332049): Ignored set_clock_groups at RCB_FPGA_3_1.out.sdc(81): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc Line: 81
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]  File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc Line: 81
Warning (332060): Node: rcb_registers:i_rcb_registers|MUX_Control[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch L_LED_DIN$latch is being clocked by rcb_registers:i_rcb_registers|MUX_Control[0]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)
    Critical Warning (332169): From UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) to UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000     CLK_100M
    Info (332111):    5.000 UART_PLL:UART_PLL_inst|altpll:altpll_component|UART_PLL_altpll:auto_generated|wire_pll1_clk[0]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Warning (20013): Ignored 19 assignments for entity "altsource_probe_top" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "reset" -- entity does not exist in design
Info (144001): Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 44 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RST_WD" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 7
    Warning (15610): No output dependent on input pin "CONFIG_SEL" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 18
    Warning (15610): No output dependent on input pin "CPU_RESETn" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 19
    Warning (15610): No output dependent on input pin "ESTOP_OPEN_REQUEST" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "ESTOP_STATUS" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 23
    Warning (15610): No output dependent on input pin "ESTOP_STATUS_FAIL" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 24
    Warning (15610): No output dependent on input pin "FAN1_TACHO_BUFF" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 26
    Warning (15610): No output dependent on input pin "FAN2_TACHO_BUFF" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 28
    Warning (15610): No output dependent on input pin "FLA_PWR_DIS" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 29
    Warning (15610): No output dependent on input pin "FPGA_L_ROBOT_RX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 35
    Warning (15610): No output dependent on input pin "FPGA_R_ROBOT_RX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 38
    Warning (15610): No output dependent on input pin "L_4MB_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 56
    Warning (15610): No output dependent on input pin "L_EEF_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 58
    Warning (15610): No output dependent on input pin "L_M5B_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 61
    Warning (15610): No output dependent on input pin "L_ROBOT_DIFF_SP2" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 71
    Warning (15610): No output dependent on input pin "L_SCU_INVALIDn" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 72
    Warning (15610): No output dependent on input pin "L_SER_RX_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 73
    Warning (15610): No output dependent on input pin "MICCB_SP_IN_A_F" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 88
    Warning (15610): No output dependent on input pin "MICCB_SP_IN_B_F" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 89
    Warning (15610): No output dependent on input pin "MicCB_ESTOP_OPEN_REQUEST" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 90
    Warning (15610): No output dependent on input pin "MICCB_GEN_SYNC_FAIL" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 91
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO0" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 93
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 94
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO2" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 95
    Warning (15610): No output dependent on input pin "MICCB_SPARE_IO3" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 96
    Warning (15610): No output dependent on input pin "TEENSY_FPGA_R_TX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 102
    Warning (15610): No output dependent on input pin "TEENSY_FPGA_L_TX" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 104
    Warning (15610): No output dependent on input pin "PS_PG_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 106
    Warning (15610): No output dependent on input pin "R_4MB_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 108
    Warning (15610): No output dependent on input pin "R_EEF_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 110
    Warning (15610): No output dependent on input pin "R_M5B_SER_IN_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 113
    Warning (15610): No output dependent on input pin "R_ROBOT_DIFF_SP1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 123
    Warning (15610): No output dependent on input pin "R_ROBOT_DIFF_SP2" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 124
    Warning (15610): No output dependent on input pin "R_SCU_Invalid_n" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 125
    Warning (15610): No output dependent on input pin "R_SER_RX_ER" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 126
    Warning (15610): No output dependent on input pin "SPARE1_DIFF0" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 139
    Warning (15610): No output dependent on input pin "SPARE1_DIFF1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 140
    Warning (15610): No output dependent on input pin "SPARE1_IO0_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 143
    Warning (15610): No output dependent on input pin "SPARE1_IO1_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 144
    Warning (15610): No output dependent on input pin "SPARE2_DIFF0" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 150
    Warning (15610): No output dependent on input pin "SPARE2_DIFF1" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 151
    Warning (15610): No output dependent on input pin "SPARE2_IO0_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 154
    Warning (15610): No output dependent on input pin "SPARE2_IO1_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 155
    Warning (15610): No output dependent on input pin "SSR_ON_FPGA" File: G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd Line: 158
Info (21057): Implemented 1868 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1663 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings
    Info: Peak virtual memory: 4972 megabytes
    Info: Processing ended: Sun Jun 30 13:18:55 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg.


