<html>
<head>
<meta charset="UTF-8">
<title>Vl-portdecl</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014____VL-PORTDECL">Click for Vl-portdecl in the Full Manual</a></h3>

<p>Representation of Verilog port declarations.</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>name — <a href="COMMON-LISP____STRINGP.html">stringp</a>
</dt> 
<dd>An ordinary string that should agree with some identifier used in 
              the "internal" wiring expressions from some port(s) in the 
              module.</dd> 
 
<dt>dir — <a href="VL2014____VL-DIRECTION-P.html">vl-direction-p</a>
</dt> 
<dd>Says whether this port is an input, output, or bidirectional 
              (inout) port.</dd> 
 
<dt>nettype — <a href="VL2014____VL-MAYBE-NETTYPENAME.html">vl-maybe-nettypename</a>
</dt> 
 
<dt>type — <a href="VL2014____VL-DATATYPE.html">vl-datatype</a>
</dt> 
<dd>The type and size information for this port.  <b>Warning</b>: per 
              Verilog-2005 page 175, port declarations and net/reg declarations 
              must be checked against one another: if either declaration 
              includes the <span class="v">signed</span> keyword, then both are to be considered 
              signed.  The <a href="VL2014____LOADER.html">loader</a> DOES NOT do this cross-referencing 
              automatically; instead the <a href="VL2014____PORTDECL-SIGN.html">portdecl-sign</a> transformation 
              needs to be run.  See also <a href="VL2014____VL-PORTDECL-AND-MODULEITEM-COMPATIBLE-P.html">vl-portdecl-and-moduleitem-compatible-p</a> which is part of our 
              notion of <a href="VL2014____REASONABLE.html">reasonable</a> modules.</dd> 
 
<dt>atts — <a href="VL2014____VL-ATTS.html">vl-atts</a>
</dt> 
<dd>Any attributes associated with this declaration.</dd> 
 
<dt>loc — <a href="VL2014____VL-LOCATION.html">vl-location</a>
</dt> 
<dd>Where the port was declared in the source code.</dd> 
 
</dl><p>See <a href="VL2014____VL-PORT.html">vl-port</a> for related background.  Port declarations, 
described in Section 12.3.3 of the Verilog-2005 standard, ascribe certain 
properties (direction, signedness, size, and so on) to the ports of a module. 
Here is an example:</p> 
 
<pre class="code">module m(a, b) ;
  input [3:0] a ;  // &lt;--- port declaration
  ...
endmodule</pre> 
 
<p>Although Verilog allows multiple ports to be declared simultaneously, i.e., 
<span class="v">input w1, w2;</span>, our parser splits these merged declarations to create 
separate <span class="v">vl-portdecl-p</span> objects for each port.  Because of this, every 
<span class="v">vl-portdecl-p</span> has only a single name.</p> 
 
<p>Most of the time, e.g., for <span class="v">a</span> in module <span class="v">m</span> above, the resulting 
<a href="VL2014____VL-MODULE.html">vl-module</a> will have:</p> 
 
<ul> 
<li>A <a href="VL2014____VL-PORT.html">vl-port</a> for <span class="v">a</span>,</li> 
<li>A corresponding <a href="VL2014____VL-PORTDECL.html">vl-portdecl</a> that has the direction/type information, and</li> 
<li>A corresponding <a href="VL2014____VL-VARDECL.html">vl-vardecl</a> that looks like an ordinary variable.</li> 
</ul> 
 
<p>The exceptions to this are:</p> 
 
<ul> 
<li>Interface ports have no corresponding port/vardecl.</li> 
<li>The ports/portdecls do not necessarily line up when complex ports are used, 
see <a href="VL2014____VL-PORT.html">vl-port</a> for details.</li> 
</ul>
</body>
</html>
