<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> Who can help me with my flash issue ?</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 30 Mar 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p211110">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">banglang.huang</div>
					<div class="post-datetime">
						29 Aug 2013, 09:47					</div>
				</div>
				<div class="post-content content">
					<p>Hi all,<br />&nbsp; &nbsp; &nbsp; &nbsp; There are two flash chips on my board-DB120, but I am not sure if I need to modified the : target/linux/image/Makefile&nbsp; so that the openwrt can work fine on it. My target is to write a same images in both of them so that I can use either openwrt-AA firmware or openwrt-BB firmware as I like.<br />&nbsp; &nbsp; &nbsp; &nbsp; <br />&nbsp; &nbsp; &nbsp; &nbsp; If so, what should I do now,<br />&nbsp; &nbsp; &nbsp; &nbsp; my single image&#039;s original flash layout in openwrt is <br />&nbsp; <strong>mtdparts=spi0.0:256k(u-boot)ro,64k(u-boot-env)ro,6336k(rootfs),1408k(kernel),64k(nvram),64k(art)ro,7744k@0x50000(firmware)</strong></p><p>&nbsp; &nbsp; &nbsp; &nbsp; <strong><span style="color: red">My question is, Do I need to append another flash&#039;s layout ,such as &#039;spi0.1&#039; or &#039;spi1.0&#039;, to this mtdparts string, and how?</span></strong></p>											<p class="post-edited">(Last edited by <strong>banglang.huang</strong> on 30 Aug 2013, 10:06)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p211191">
				<div class="post-metadata">
					<div class="post-num">Post #2</div>
					<div class="post-author">banglang.huang</div>
					<div class="post-datetime">
						30 Aug 2013, 06:57					</div>
				</div>
				<div class="post-content content">
					<p>below is my boot log :</p><p>U-boot DB120<br />DRAM:&nbsp; <br />sri<br />Wasp 1.2<br />wasp_ddr_initial_config(255): (32bit) ddr2 init<br />Setting 0xb8116290 to 0x38702d0f<br />128 MB</p><p>cpu_pll_cfg: 0x21354<br />cpu_pll_dither: 0x3c153f<br />CFG_PLL_FREQ: 0x1f<br />CFG_HZ&nbsp; &nbsp; &nbsp; : 266500000</p><p>CPU Clock: 533MHz&nbsp; &nbsp; DDR Clock: 400MHz</p><p>Top of RAM usable for U-Boot at: 88000000<br />Reserving 230k for U-Boot at: 87fc4000<br />Reserving 192k for malloc() at: 87f94000<br />Reserving 44 Bytes for Board Info at: 87f93fd4<br />Reserving 44 Bytes for Global Data at: 87f93fa8<br />Reserving 128k for boot params() at: 87f73fa8<br />Stack Pointer at: 87f73f88<br />Now running in RAM - U-Boot at: 87fc4000<br />manufacturerId 0xc2, deviceId0 0x20, deviceId1 0x18<br />flash size 16MB, sector count = 256<br />flash-2 size 16MB, sector count = 256<br />Flash: 16 MB<br />pci_init_board: PCIe PLL not set for 40MHz refclk<br />BOARD IS NOT CALIBRATED!!!<br />[eapsw_watchdog::status] warm start <br />[eapsw_watchdog::status] boot normally <br />[eapsw_watchdog::status] autoswitch enabled=On , times=None <br />Current Image was A <br />In:&nbsp; &nbsp; serial<br />Out:&nbsp; &nbsp;serial<br />Err:&nbsp; &nbsp;serial<br />Net:&nbsp; &nbsp;ag934x_enet_initialize...<br />No valid address in Flash. Using fixed address<br /> wasp&nbsp; reset mask:10c03300 <br />WASP&nbsp; ----&gt; F1 PHY *<br />: cfg1 0x80000000 cfg2 0x7114<br />eth0: 00:03:7f:09:0b:ad<br />F1Phy reg init <br />ATHR_AUTONEG_ADVERT:1DE1<br />ATHR_1000BASET_CONTROL:200<br />ATHR_PHY_CONTROL:3100<br />ATHRSF1_PHY: Port 5, Neg Success<br />ATHRSF1_PHY: unit 0 phy addr 5 eth0 up<br />eth0<br />Hit any key to stop autoboot:&nbsp; 0 </p><br /><p>## Transferring control to Linux (at address 80060000) ...<br />## Giving linux memsize in bytes, 134217728</p><p>Starting kernel ...</p><p>[&nbsp; &nbsp; 0.000000] Linux version 3.7.4 (banglang@Ubuntu-Linux) (gcc version 4.6.4 20121210 (prerelease) (Linaro GCC 4.6-2012.12) ) #831 Fri Aug 30 11:07:44 HKT 2013<br />[&nbsp; &nbsp; 0.000000] bootconsole [early0] enabled<br />[&nbsp; &nbsp; 0.000000] CPU revision is: 0001974c (MIPS 74Kc)<br />[&nbsp; &nbsp; 0.000000] SoC: Atheros AR9344 rev 2<br />[&nbsp; &nbsp; 0.000000] Clocks: CPU:532.500MHz, DDR:400.000MHz, AHB:200.000MHz, Ref:40.000MHz<br />[&nbsp; &nbsp; 0.000000] Determined physical RAM map:<br />[&nbsp; &nbsp; 0.000000]&nbsp; memory: 08000000 @ 00000000 (usable)<br />[&nbsp; &nbsp; 0.000000] Initrd not found or empty - disabling initrd<br />[&nbsp; &nbsp; 0.000000] Zone ranges:<br />[&nbsp; &nbsp; 0.000000]&nbsp; &nbsp;Normal&nbsp; &nbsp;[mem 0x00000000-0x07ffffff]<br />[&nbsp; &nbsp; 0.000000] Movable zone start for each node<br />[&nbsp; &nbsp; 0.000000] Early memory node ranges<br />[&nbsp; &nbsp; 0.000000]&nbsp; &nbsp;node&nbsp; &nbsp;0: [mem 0x00000000-0x07ffffff]<br />[&nbsp; &nbsp; 0.000000] Primary instruction cache 64kB, VIPT, 4-way, linesize 32 bytes.<br />[&nbsp; &nbsp; 0.000000] Primary data cache 32kB, 4-way, VIPT, cache aliases, linesize 32 bytes<br />[&nbsp; &nbsp; 0.000000] Built 1 zonelists in Zone order, mobility grouping on.&nbsp; Total pages: 32512<strong><br />[&nbsp; &nbsp; 0.000000] Kernel command line:&nbsp; board=DB120 console=ttyS0,115200 mtdparts=spi0.0:256k(u-boot)ro,64k(u-boot-env)ro,6336k(rootfsA),1408k(kernelA),64k(nvramA),64k(artA)ro;spi0.1:320k(reserved),6336k(rootfs),1408k(kernel),64k(nvram),64k(art)ro,7744k@0x50000(firmware) rootfstype=squashfs,jffs2 noinitrd</strong><br />[&nbsp; &nbsp; 0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)<br />[&nbsp; &nbsp; 0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)<br />[&nbsp; &nbsp; 0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)<br />[&nbsp; &nbsp; 0.000000] __ex_table already sorted, skipping sort<br />[&nbsp; &nbsp; 0.000000] Writing ErrCtl register=00000000<br />[&nbsp; &nbsp; 0.000000] Readback ErrCtl register=00000000<br />[&nbsp; &nbsp; 0.000000] Memory: 121708k/131072k available (2199k kernel code, 9364k reserved, 617k data, 4796k init, 0k highmem)<br />[&nbsp; &nbsp; 0.000000] SLUB: Genslabs=9, HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1<br />[&nbsp; &nbsp; 0.000000] NR_IRQS:51<br />[&nbsp; &nbsp; 0.000000] Calibrating delay loop... 265.42 BogoMIPS (lpj=1327104)<br />[&nbsp; &nbsp; 0.080000] pid_max: default: 32768 minimum: 301<br />[&nbsp; &nbsp; 0.080000] Mount-cache hash table entries: 512<br />[&nbsp; &nbsp; 0.090000] NET: Registered protocol family 16<br />[&nbsp; &nbsp; 0.100000] MIPS: machine is Atheros DB120 reference board<br />[&nbsp; &nbsp; 0.110000] registering PCI controller with io_map_base unset<br />[&nbsp; &nbsp; 0.320000] DB120 :Tymon reg_show show 0x1805002c:0xa000000<br />[&nbsp; &nbsp; 0.320000] DB120 :IMAGE - KERNEL AAAAAAAAAAA<br />[&nbsp; &nbsp; 0.320000] DB120 :mac_init accton mac address init:70-72-cf-88-ff-20<br />[&nbsp; &nbsp; 0.330000] bio: create slab &lt;bio-0&gt; at 0<br />[&nbsp; &nbsp; 0.340000] PCI host bridge to bus 0000:00<br />[&nbsp; &nbsp; 0.340000] pci_bus 0000:00: root bus resource [mem 0x10000000-0x13ffffff]<br />[&nbsp; &nbsp; 0.350000] pci_bus 0000:00: root bus resource [io&nbsp; 0x0000]<br />[&nbsp; &nbsp; 0.350000] pci_bus 0000:00: No busn resource found for root bus, will use [bus 00-ff]<br />[&nbsp; &nbsp; 0.360000] pci 0000:00:00.0: invalid calibration data<br />[&nbsp; &nbsp; 0.360000] pci 0000:00:00.0: BAR 0: assigned [mem 0x10000000-0x1001ffff 64bit]<br />[&nbsp; &nbsp; 0.370000] pci 0000:00:00.0: BAR 6: assigned [mem 0x10020000-0x1002ffff pref]<br />[&nbsp; &nbsp; 0.370000] pci 0000:00:00.0: using irq 40 for pin 1<br />[&nbsp; &nbsp; 0.380000] Switching to clocksource MIPS<br />[&nbsp; &nbsp; 0.380000] NET: Registered protocol family 2<br />[&nbsp; &nbsp; 0.390000] TCP established hash table entries: 4096 (order: 3, 32768 bytes)<br />[&nbsp; &nbsp; 0.390000] TCP bind hash table entries: 4096 (order: 2, 16384 bytes)<br />[&nbsp; &nbsp; 0.400000] TCP: Hash tables configured (established 4096 bind 4096)<br />[&nbsp; &nbsp; 0.400000] TCP: reno registered<br />[&nbsp; &nbsp; 0.410000] UDP hash table entries: 256 (order: 0, 4096 bytes)<br />[&nbsp; &nbsp; 0.410000] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)<br />[&nbsp; &nbsp; 0.420000] NET: Registered protocol family 1<br />[&nbsp; &nbsp; 7.200000] squashfs: version 4.0 (2009/01/31) Phillip Lougher<br />[&nbsp; &nbsp; 7.200000] jffs2: version 2.2 (NAND) (SUMMARY) (LZMA) (RTIME) (CMODE_PRIORITY) (c) 2001-2006 Red Hat, Inc.<br />[&nbsp; &nbsp; 7.210000] msgmni has been set to 237<br />[&nbsp; &nbsp; 7.220000] io scheduler noop registered<br />[&nbsp; &nbsp; 7.220000] io scheduler deadline registered (default)<br />[&nbsp; &nbsp; 7.230000] Serial: 8250/16550 driver, 1 ports, IRQ sharing disabled<br />[&nbsp; &nbsp; 7.250000] serial8250.0: ttyS0 at MMIO 0x18020000 (irq = 11) is a 16550A<br />[&nbsp; &nbsp; 7.260000] console [ttyS0] enabled, bootconsole disabled<br />[&nbsp; &nbsp; 7.260000] console [ttyS0] enabled, bootconsole disabled<strong><br />[&nbsp; &nbsp; 7.270000] ath79-spi ath79-spi: master is unqueued, this is deprecated<br />[&nbsp; &nbsp; 7.280000] m25p80 spi0.0: found mx25l12805d, expected m25p80<br />[&nbsp; &nbsp; 7.290000] m25p80 spi0.0: mx25l12805d (16384 Kbytes)<br />[&nbsp; &nbsp; 7.290000] 6 cmdlinepart partitions found on MTD device spi0.0<br />[&nbsp; &nbsp; 7.300000] Creating 6 MTD partitions on &quot;spi0.0&quot;:<br />[&nbsp; &nbsp; 7.300000] 0x000000000000-0x000000040000 : &quot;u-boot&quot;<br />[&nbsp; &nbsp; 7.310000] 0x000000040000-0x000000050000 : &quot;u-boot-env&quot;<br />[&nbsp; &nbsp; 7.320000] 0x000000050000-0x000000680000 : &quot;rootfsA&quot;<br />[&nbsp; &nbsp; 7.320000] 0x000000680000-0x0000007e0000 : &quot;kernelA&quot;<br />[&nbsp; &nbsp; 7.330000] 0x0000007e0000-0x0000007f0000 : &quot;nvramA&quot;<br />[&nbsp; &nbsp; 7.340000] 0x0000007f0000-0x000000800000 : &quot;artA&quot;<br />[&nbsp; &nbsp; 7.340000] m25p80 spi0.1: found mr25h256, expected m25p80<br />[&nbsp; &nbsp; 7.350000] m25p80 spi0.1: mr25h256 (32 Kbytes)<br />[&nbsp; &nbsp; 7.360000] mtd: spi0.1: partitioning exceeds flash size, truncating<br />[&nbsp; &nbsp; 7.360000] mtd: spi0.1: partitioning exceeds flash size, truncating<br />[&nbsp; &nbsp; 7.370000] mtd: spi0.1: partitioning exceeds flash size, truncating<br />[&nbsp; &nbsp; 7.370000] mtd: spi0.1: partitioning exceeds flash size, truncating<br />[&nbsp; &nbsp; 7.380000] mtd: spi0.1: partitioning exceeds flash size, truncating<br />[&nbsp; &nbsp; 7.390000] mtd: spi0.1: partitioning exceeds flash size, truncating<br />[&nbsp; &nbsp; 7.390000] 6 cmdlinepart partitions found on MTD device spi0.1<br />[&nbsp; &nbsp; 7.400000] Creating 6 MTD partitions on &quot;spi0.1&quot;:<br />[&nbsp; &nbsp; 7.400000] 0x000000000000-0x000000008000 : &quot;reserved&quot;<br />[&nbsp; &nbsp; 7.410000] 0x000000008000-0x000000008000 : &quot;rootfs&quot;<br />[&nbsp; &nbsp; 7.420000] mtd: partition &quot;rootfs&quot; is out of reach -- disabled<br />[&nbsp; &nbsp; 7.420000] mtd: partition &quot;rootfs&quot; set to be root filesystem<br />[&nbsp; &nbsp; 7.430000] split_squashfs: no squashfs found in &quot;spi0.1&quot;<br />[&nbsp; &nbsp; 7.440000] 0x000000008000-0x000000008000 : &quot;kernel&quot;<br />[&nbsp; &nbsp; 7.440000] mtd: partition &quot;kernel&quot; is out of reach -- disabled<br />[&nbsp; &nbsp; 7.450000] 0x000000008000-0x000000008000 : &quot;nvram&quot;<br />[&nbsp; &nbsp; 7.450000] mtd: partition &quot;nvram&quot; is out of reach -- disabled<br />[&nbsp; &nbsp; 7.460000] 0x000000008000-0x000000008000 : &quot;art&quot;<br />[&nbsp; &nbsp; 7.470000] mtd: partition &quot;art&quot; is out of reach -- disabled<br />[&nbsp; &nbsp; 7.470000] 0x000000050000-0x000000008000 : &quot;firmware&quot;<br />[&nbsp; &nbsp; 7.480000] mtd: partition &quot;firmware&quot; is out of reach -- disabled</strong><br />[&nbsp; &nbsp; 7.490000] ATHR_GMAC: Length per segment 1536<br />[&nbsp; &nbsp; 7.490000] ATHR_GMAC: fifo cfg 3 01f00140<br />[&nbsp; &nbsp; 7.500000] ATHR_GMAC: RX TASKLET - Pkts per Intr:100<br />[&nbsp; &nbsp; 7.500000] ATHR_GMAC: Mac address for unit:0 addr:0x8795db00<br />[&nbsp; &nbsp; 7.510000] ATHR_GMAC: 70:72:cf:88:ff:20 <br />[&nbsp; &nbsp; 8.060000] ATHR_GMAC: Max segments per packet :&nbsp; &nbsp;1<br />[&nbsp; &nbsp; 8.070000] ATHR_GMAC: Max tx descriptor count :&nbsp; &nbsp;128<br />[&nbsp; &nbsp; 8.070000] ATHR_GMAC: Max rx descriptor count :&nbsp; &nbsp;192<br />[&nbsp; &nbsp; 8.080000] ATHR_GMAC: Mac capability flags&nbsp; &nbsp; :&nbsp; &nbsp;2380<br />[&nbsp; &nbsp; 8.090000] TCP: cubic registered<br />[&nbsp; &nbsp; 8.090000] NET: Registered protocol family 17<br />[&nbsp; &nbsp; 8.090000] 8021q: 802.1Q VLAN Support v1.8<br />[&nbsp; &nbsp; 8.100000] drivers/rtc/hctosys.c: unable to open rtc device (rtc0)<br />[&nbsp; &nbsp; 8.130000] Freeing unused kernel memory: 4796k freed<br />[&nbsp; &nbsp; 8.840000] athr_gmac_ring_alloc Allocated 2048 at 0x8781b000<br />[&nbsp; &nbsp; 8.840000] athr_gmac_ring_alloc Allocated 3072 at 0x87809000<br />[&nbsp; &nbsp; 9.150000] WASP ----&gt; F1e PHY<br />[&nbsp; &nbsp; 9.150000] Setting Drop CRC Errors, Pause Frames and Length Error frames <br />[&nbsp; &nbsp; 9.160000] Setting PHY...<br />[&nbsp; &nbsp; 9.160000] ATHR_AUTONEG_ADVERT:DE1<br />[&nbsp; &nbsp; 9.160000] ATHR_1000BASET_CONTROL:200<br />[&nbsp; &nbsp; 9.170000] ATHR_PHY_CONTROL:1000<br />[&nbsp; &nbsp; 9.170000] ATHRSF1_PHY: Port 5, Neg Success<br />[&nbsp; &nbsp; 9.180000] ATHRSF1_PHY: unit 0 phy addr 5<br />- preinit -<br />Press the [f] key and hit [enter] to enter failsafe mode<br />- regular preinit -<br />[&nbsp; &nbsp;12.380000] athr_gmac_ring_free Freeing at 0x8781b000<br />[&nbsp; &nbsp;12.380000] athr_gmac_ring_free Freeing at 0x87809000<br />- init -<br />[&nbsp; &nbsp;12.720000] Compat-drivers backport release: compat-drivers-2013-01-08-3<br />[&nbsp; &nbsp;12.720000] Backport based on wireless-testing.git master-2013-01-07<br />[&nbsp; &nbsp;12.730000] compat.git: wireless-testing.git<br />[&nbsp; &nbsp;12.760000] cfg80211: Calling CRDA to update world regulatory domain<br />[&nbsp; &nbsp;12.760000] cfg80211: World regulatory domain updated:<br />[&nbsp; &nbsp;12.770000] cfg80211:&nbsp; &nbsp;(start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp)<br />[&nbsp; &nbsp;12.780000] cfg80211:&nbsp; &nbsp;(2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.780000] cfg80211:&nbsp; &nbsp;(2457000 KHz - 2482000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.790000] cfg80211:&nbsp; &nbsp;(2474000 KHz - 2494000 KHz @ 20000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.800000] cfg80211:&nbsp; &nbsp;(5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.810000] cfg80211:&nbsp; &nbsp;(5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;12.890000] NET: Registered protocol family 10<br />[&nbsp; &nbsp;13.010000] NAND device: Manufacturer ID: 0xad, Chip ID: 0xf1 (Hynix NAND 128MiB 3,3V 8-bit), page size: 2048, OOB size: 64<br />[&nbsp; &nbsp;13.020000] Scanning device for bad blocks<br />[&nbsp; &nbsp;13.080000] Bad eraseblock 527 at 0x0000041e0000<br />[&nbsp; &nbsp;13.110000] Bad eraseblock 756 at 0x000005e80000<br />[&nbsp; &nbsp;13.220000] ieee80211 phy0: Atheros AR9340 Rev:0 mem=0xb8100000, irq=47<br />[&nbsp; &nbsp;13.230000] PCI: Enabling device 0000:00:00.0 (0000 -&gt; 0002)<br />[&nbsp; &nbsp;13.330000] ieee80211 phy1: Atheros AR9300 Rev:4 mem=0xb0000000, irq=40<br />[&nbsp; &nbsp;13.330000] cfg80211: Calling CRDA for country: US<br />[&nbsp; &nbsp;13.340000] cfg80211: Regulatory domain changed to country: US<br />[&nbsp; &nbsp;13.340000] cfg80211:&nbsp; &nbsp;(start_freq - end_freq @ bandwidth), (max_antenna_gain, max_eirp)<br />[&nbsp; &nbsp;13.350000] cfg80211:&nbsp; &nbsp;(2402000 KHz - 2472000 KHz @ 40000 KHz), (300 mBi, 2700 mBm)<br />[&nbsp; &nbsp;13.360000] cfg80211:&nbsp; &nbsp;(5170000 KHz - 5250000 KHz @ 40000 KHz), (300 mBi, 1700 mBm)<br />[&nbsp; &nbsp;13.370000] cfg80211:&nbsp; &nbsp;(5250000 KHz - 5330000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;13.380000] cfg80211:&nbsp; &nbsp;(5490000 KHz - 5600000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;13.380000] cfg80211:&nbsp; &nbsp;(5650000 KHz - 5710000 KHz @ 40000 KHz), (300 mBi, 2000 mBm)<br />[&nbsp; &nbsp;13.390000] cfg80211:&nbsp; &nbsp;(5735000 KHz - 5835000 KHz @ 40000 KHz), (300 mBi, 3000 mBm)<br />[&nbsp; &nbsp;13.450000] PPP generic driver version 2.4.2<br />[&nbsp; &nbsp;13.520000] ip_tables: (C) 2000-2006 Netfilter Core Team<br />[&nbsp; &nbsp;13.620000] NET: Registered protocol family 24<br />[&nbsp; &nbsp;13.640000] nf_conntrack version 0.5.0 (1976 buckets, 7904 max)<br />[&nbsp; &nbsp;13.970000] xt_time: kernel timezone is -0000<br />[&nbsp; &nbsp;14.220000] u32 classifier<br />[&nbsp; &nbsp;14.220000]&nbsp; &nbsp; &nbsp;Performance counters on<br />[&nbsp; &nbsp;14.220000]&nbsp; &nbsp; &nbsp;input device check on<br />[&nbsp; &nbsp;14.230000]&nbsp; &nbsp; &nbsp;Actions configured<br />[&nbsp; &nbsp;14.250000] Mirror/redirect action on</p>											<p class="post-edited">(Last edited by <strong>banglang.huang</strong> on 30 Aug 2013, 10:07)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p211340">
				<div class="post-metadata">
					<div class="post-num">Post #3</div>
					<div class="post-author">banglang.huang</div>
					<div class="post-datetime">
						1 Sep 2013, 09:42					</div>
				</div>
				<div class="post-content content">
					<p>Any one here to help me??</p>									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>