SIM ?= icarus
TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += ../interface/INTERFACE.v
VERILOG_SOURCES += ../interface/INTERFACE_Dt_mux.v
VERILOG_SOURCES += ../interface/INTERFACE_Ad_mux.v
VERILOG_SOURCES += ../interface/INTERFACE_out3.v
VERILOG_SOURCES += ../interface/INTERFACE_A.v
VERILOG_SOURCES += ../interface/INTERFACE_out2.v
VERILOG_SOURCES += ../interface/INTERFACE_D.v
VERILOG_SOURCES += ../interface/parts/INTERFACE_74HC125.v
VERILOG_SOURCES += ../interface/parts/INTERFACE_74HC245.v
VERILOG_SOURCES += ../interface/parts/INTERFACE_half_adder.v
VERILOG_SOURCES += ../interface/parts/INTERFACE_16bit_inc.v
VERILOG_SOURCES += ../flipflop/FLIPFLOP_IMF.v
VERILOG_SOURCES += ../flipflop/FLIPFLOP_IFF.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_6.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_2.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_5.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_1.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_4.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_0.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_7.v
VERILOG_SOURCES += ../flipflop/I/FLIPFLOP_I_encoder_3.v
VERILOG_SOURCES += ../flipflop/T/FLIPFLOP_T.v
VERILOG_SOURCES += ../flipflop/T/FLIPFLOP_TWAIT.v
VERILOG_SOURCES += ../flipflop/T/FLIPFLOP_TRESET.v
VERILOG_SOURCES += ../flipflop/T/FLIPFLOP_TNMI.v
VERILOG_SOURCES += ../flipflop/T/FLIPFLOP_TINT.v
VERILOG_SOURCES += ../flipflop/FLIPFLOP_L.v
VERILOG_SOURCES += ../flipflop/FLIPFLOP.v
VERILOG_SOURCES += ../flipflop/FLIPFLOP_C.v
VERILOG_SOURCES += ../flipflop/parts/FLIPFLOP_halfdelay.v
VERILOG_SOURCES += ../flipflop/parts/FLIPFLOP_dff.v
VERILOG_SOURCES += ../flipflop/parts/FLIPFLOP_dff_LCX.v
VERILOG_SOURCES += ../flipflop/FLIPFLOP_X.v
VERILOG_SOURCES += ../decoder/ophd/DECODER_ophd.v
VERILOG_SOURCES += ../decoder/ophd/DECODER_ophd_nmi.v
VERILOG_SOURCES += ../decoder/ophd/DECODER_ophd_busrq.v
VERILOG_SOURCES += ../decoder/ophd/DECODER_ophd_int.v
VERILOG_SOURCES += ../decoder/DECODER_reset.v
VERILOG_SOURCES += ../decoder/op/XBIT-XIX4_1/DECODER_op_XIX4_1.v
VERILOG_SOURCES += ../decoder/op/XBIT-XIX4_1/XBIT/DECODER_op_XBIT.v
VERILOG_SOURCES += ../decoder/op/XBIT-XIX4_1/XBIT/DECODER_op_XBIT_r.v
VERILOG_SOURCES += ../decoder/op/XBIT-XIX4_1/DECODER_op_bit.v
VERILOG_SOURCES += ../decoder/op/XBIT-XIX4_1/DECODER_op_XBIT-XIX4_1.v
VERILOG_SOURCES += ../decoder/op/XIX/DECODER_op_XIX.v
VERILOG_SOURCES += ../decoder/op/XIX/DECODER_op_XIX_10.v
VERILOG_SOURCES += ../decoder/op/XIX/11/DECODER_op_XIX_11111001.v
VERILOG_SOURCES += ../decoder/op/XIX/11/DECODER_op_XIX_11100001.v
VERILOG_SOURCES += ../decoder/op/XIX/11/DECODER_op_XIX_11100101.v
VERILOG_SOURCES += ../decoder/op/XIX/11/DECODER_op_XIX_11100011.v
VERILOG_SOURCES += ../decoder/op/XIX/11/DECODER_op_XIX_11101001.v
VERILOG_SOURCES += ../decoder/op/XIX/11/DECODER_op_XIX_11.v
VERILOG_SOURCES += ../decoder/op/XIX/11/DECODER_op_XIX_11001011.v
VERILOG_SOURCES += ../decoder/op/XIX/00/DECODER_op_XIX_00xx1001.v
VERILOG_SOURCES += ../decoder/op/XIX/00/DECODER_op_XIX_0010x011.v
VERILOG_SOURCES += ../decoder/op/XIX/00/DECODER_op_XIX_00other.v
VERILOG_SOURCES += ../decoder/op/XIX/00/DECODER_op_XIX_00.v
VERILOG_SOURCES += ../decoder/op/XIX/DECODER_op_XIX_01.v
VERILOG_SOURCES += ../decoder/op/DECODER_source_selecter.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx00/DECODER_op_X1_11xxx000.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx00/1/DECODER_op_X1_11ee1001.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx00/1/DECODER_op_X1_11eee001.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx00/1/DECODER_op_X1_11111001.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx00/1/DECODER_op_X1_11xxx001.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx00/DECODER_op_X1_11xxx00.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx01/DECODER_op_X1_11001011.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx01/DECODER_op_X1_11xxx01.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx01/DECODER_op_X1_11eee01e.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx01/DECODER_op_X1_111ee011.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx01/DECODER_op_X1_11100011.v
VERILOG_SOURCES += ../decoder/op/X1/11/DECODER_op_X1_11.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx11/DECODER_op_X1_11xxx110.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx11/DECODER_op_X1_11xxx11.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx11/DECODER_op_X1_11xxx111.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx10/DECODER_op_X1_11xxx100.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx10/DECODER_op_X1_11xx0101.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx10/DECODER_op_X1_11xxx10.v
VERILOG_SOURCES += ../decoder/op/X1/11/xxx10/DECODER_op_X1_11xx1101.v
VERILOG_SOURCES += ../decoder/op/X1/DECODER_op_X1_01110110.v
VERILOG_SOURCES += ../decoder/op/X1/10/DECODER_op_X1_10xxx110.v
VERILOG_SOURCES += ../decoder/op/X1/10/DECODER_op_X1_10other.v
VERILOG_SOURCES += ../decoder/op/X1/10/DECODER_op_X1_10_alu.v
VERILOG_SOURCES += ../decoder/op/X1/10/DECODER_op_X1_10.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx00/DECODER_op_X1_00xxx00.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx00/0/DECODER_op_X1_00xxx000.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx00/0/DECODER_op_X1_00eex000.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx00/0/DECODER_op_X1_0000x000.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx00/1/DECODER_op_X1_00xx1001.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx00/1/DECODER_op_X1_00xx0001.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx00/1/DECODER_op_X1_00xxx001.v
VERILOG_SOURCES += ../decoder/op/X1/00/DECODER_op_X1_00xxx10.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx01/0/DECODER_op_X1_00xxx010.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx01/0/DECODER_op_X1_000xx010.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx01/0/DECODER_op_X1_001xx010.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx01/DECODER_op_X1_00xxx011.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx01/DECODER_op_X1_00xxx01.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx11/DECODER_op_X1_00xxx110.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx11/DECODER_op_X1_00eee111.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx11/DECODER_op_X1_00100111.v
VERILOG_SOURCES += ../decoder/op/X1/00/xxx11/DECODER_op_X1_00xxx11.v
VERILOG_SOURCES += ../decoder/op/X1/00/DECODER_op_X1_00.v
VERILOG_SOURCES += ../decoder/op/X1/01/DECODER_op_X1_01.v
VERILOG_SOURCES += ../decoder/op/X1/01/DECODER_op_X1_01xxx110.v
VERILOG_SOURCES += ../decoder/op/X1/01/DECODER_op_X1_01110xxx.v
VERILOG_SOURCES += ../decoder/op/X1/01/DECODER_op_X1_01other.v
VERILOG_SOURCES += ../decoder/op/X1/DECODER_op_X1.v
VERILOG_SOURCES += ../decoder/op/XOTR/DECODER_op_XOTR.v
VERILOG_SOURCES += ../decoder/op/XOTR/10/DECODER_op_XOTR_101xx011.v
VERILOG_SOURCES += ../decoder/op/XOTR/10/DECODER_op_XOTR_101xx001.v
VERILOG_SOURCES += ../decoder/op/XOTR/10/DECODER_op_XOTR_101_base.v
VERILOG_SOURCES += ../decoder/op/XOTR/10/DECODER_op_XOTR_101xx010.v
VERILOG_SOURCES += ../decoder/op/XOTR/10/DECODER_op_XOTR_101xx000.v
VERILOG_SOURCES += ../decoder/op/XOTR/10/DECODER_op_XOTR_10.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx01/DECODER_op_XOTR_01xxx010.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx01/DECODER_op_XOTR_01xxx01.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx01/DECODER_op_XOTR_01xxx011.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/DECODER_op_XOTR_01xxx00.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/DECODER_op_XOTR_01.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx11/DECODER_op_XOTR_01xxx110.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx11/1/DECODER_op_XOTR_0100x111.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx11/1/DECODER_op_XOTR_0101x111.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx11/1/DECODER_op_XOTR_0110x111.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx11/1/DECODER_op_XOTR_01xxx111.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx11/DECODER_op_XOTR_01xxx11.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx10/DECODER_op_XOTR_01xxx100.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx10/DECODER_op_XOTR_01xxx10.v
VERILOG_SOURCES += ../decoder/op/XOTR/01/xxx10/DECODER_op_XOTR_01xxx101.v
VERILOG_SOURCES += ../decoder/op/DECODER_op.v
VERILOG_SOURCES += ../decoder/op/DECODER_op_XIX4_0.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_RA.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_MR.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_W.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_O.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_R.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_MA.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_I.v
VERILOG_SOURCES += ../decoder/basic/DECODER_basic_M1.v
VERILOG_SOURCES += ../decoder/I/xxxx0/11/DECODER_I_11110.v
VERILOG_SOURCES += ../decoder/I/xxxx0/10/DECODER_I_10000.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/DECODER_I_00xx0.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/0/DECODER_I_00010.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/0/0/DECODER_I_0000001.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/0/0/DECODER_I_0000011.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/0/0/DECODER_I_00000.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/0/0/DECODER_I_00000001.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/0/0/DECODER_I_0000010.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/0/DECODER_I_000x0.v
VERILOG_SOURCES += ../decoder/I/xxxx0/00/DECODER_I_001x0.v
VERILOG_SOURCES += ../decoder/I/xxxx0/01/DECODER_I_01xx0.v
VERILOG_SOURCES += ../decoder/I/xxxx0/01/1/DECODER_I_01100.v
VERILOG_SOURCES += ../decoder/I/xxxx0/01/1/DECODER_I_01110.v
VERILOG_SOURCES += ../decoder/I/xxxx0/01/1/DECODER_I_011x0.v
VERILOG_SOURCES += ../decoder/I/xxxx0/01/DECODER_I_010x0.v
VERILOG_SOURCES += ../decoder/I/xxxx0/DECODER_I_xxxx0.v
VERILOG_SOURCES += ../decoder/I/xxxx1/DECODER_I_xxxx1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/11/DECODER_I_110x1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/11/11/DECODER_I_11111x0x.v
VERILOG_SOURCES += ../decoder/I/xxxx1/11/11/DECODER_I_11111x1x.v
VERILOG_SOURCES += ../decoder/I/xxxx1/11/11/DECODER_I_11111.v
VERILOG_SOURCES += ../decoder/I/xxxx1/11/DECODER_I_11xx1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/10/DECODER_I_100x1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/DECODER_I_000x1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/0/DECODER_I_00001x11.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/0/DECODER_I_00001xx1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/0/DECODER_I_00001001.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/0/DECODER_I_00001101.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/DECODER_I_000x1xx1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/1/DECODER_I_00011x11.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/1/DECODER_I_00011xx1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/xx1/1/DECODER_I_00011101.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/0x/DECODER_I_000x1xx0.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/11/DECODER_I_00111.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/10/DECODER_I_00101.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/10/DECODER_I_0010100.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/10/DECODER_I_00101x1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/00/DECODER_I_00xx1.v
VERILOG_SOURCES += ../decoder/I/xxxx1/01/DECODER_I_010x1.v
VERILOG_SOURCES += ../decoder/I/DECODER_I.v
VERILOG_SOURCES += ../decoder/DECODER_X.v
VERILOG_SOURCES += ../decoder/parts/DECODER_2bit_decoder.v
VERILOG_SOURCES += ../decoder/parts/DECODER_dff.v
VERILOG_SOURCES += ../decoder/parts/DECODER_mux.v
VERILOG_SOURCES += ../decoder/parts/DECODER_1bit_decoder.v
VERILOG_SOURCES += ../decoder/DECODER.v
VERILOG_SOURCES += ../decoder/C/DECODER_CINT0.v
VERILOG_SOURCES += ../decoder/C/DECODER_CINT0_RST.v
VERILOG_SOURCES += ../decoder/C/DECODER_CMR.v
VERILOG_SOURCES += ../decoder/C/DECODER_CBUSRQ.v
VERILOG_SOURCES += ../decoder/C/DECODER_CM1.v
VERILOG_SOURCES += ../decoder/C/DECODER_CINT2.v
VERILOG_SOURCES += ../decoder/C/DECODER_CNMI.v
VERILOG_SOURCES += ../decoder/C/DECODER_CMA.v
VERILOG_SOURCES += ../decoder/C/DECODER_cint.v
VERILOG_SOURCES += ../decoder/C/DECODER_CINT1.v
VERILOG_SOURCES += ../decoder/C/DECODER_CINT0_CALL.v
VERILOG_SOURCES += ../decoder/C/DECODER_CRESET.v
VERILOG_SOURCES += ../decoder/C/DECODER_C.v
VERILOG_SOURCES += ../register/REGISTER_shadow.v
VERILOG_SOURCES += ../register/REGISTER.v
VERILOG_SOURCES += ../register/REGISTER_A.v
VERILOG_SOURCES += ../register/REGISTER_XPT.v
VERILOG_SOURCES += ../register/F/REGISTER_F.v
VERILOG_SOURCES += ../register/F/REGISTER_F_C.v
VERILOG_SOURCES += ../register/F/REGISTER_F_X.v
VERILOG_SOURCES += ../register/F/REGISTER_F_PV.v
VERILOG_SOURCES += ../register/F/REGISTER_F_N.v
VERILOG_SOURCES += ../register/F/REGISTER_F_S.v
VERILOG_SOURCES += ../register/F/REGISTER_F_Z.v
VERILOG_SOURCES += ../register/F/REGISTER_F_H.v
VERILOG_SOURCES += ../register/REGISTER_D.v
VERILOG_SOURCES += ../register/REGISTER_invert.v
VERILOG_SOURCES += ../register/parts/REGISTER_16bit_inc.v
VERILOG_SOURCES += ../register/parts/REGISTER_5bit_inc.v
VERILOG_SOURCES += ../register/parts/REGISTER_half_adder_inc.v
VERILOG_SOURCES += ../register/parts/REGISTER_16bit_dec.v
VERILOG_SOURCES += ../register/parts/REGISTER_half_adder_dec.v
VERILOG_SOURCES += ../register/parts/REGISTER_dff.v
VERILOG_SOURCES += ../register/parts/REGISTER_mux.v
VERILOG_SOURCES += ../register/parts/REGISTER_7bit_inc.v
VERILOG_SOURCES += ../register/REGISTER_R.v
VERILOG_SOURCES += ../register/REGISTER_IX.v
VERILOG_SOURCES += ../register/REGISTER_I.v
VERILOG_SOURCES += ../register/REGISTER_PC.v
VERILOG_SOURCES += ../register/REGISTER_SP.v
VERILOG_SOURCES += ../NORZ.v
VERILOG_SOURCES += ../alu/ALU_operation.v
VERILOG_SOURCES += ../alu/flag/ALU_flag_is8bitZero.v
VERILOG_SOURCES += ../alu/flag/ALU_flag_is8bitEvenParity.v
VERILOG_SOURCES += ../alu/flag/ALU_flag.v
VERILOG_SOURCES += ../alu/flag/ALU_flag_is8bitEqual.v
VERILOG_SOURCES += ../alu/flag/ALU_flag_isOverflow.v
VERILOG_SOURCES += ../alu/flag/ALU_flag_DAACY.v
VERILOG_SOURCES += ../alu/ALU.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_AF.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_Dt.v
VERILOG_SOURCES += ../alu/input/ALU_input_8bit_or.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_BC.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_IR.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_PC.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_OP.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_direct.v
VERILOG_SOURCES += ../alu/input/ALU_input_mux_Dtcs.v
VERILOG_SOURCES += ../alu/output/ALU_output_mux.v
VERILOG_SOURCES += ../alu/output/ALU_output_8bit_nor.v
VERILOG_SOURCES += ../alu/output/ALU_output_8bit_or.v
VERILOG_SOURCES += ../alu/calc/ALU_calc_c.v
VERILOG_SOURCES += ../alu/calc/ALU_calc.v
VERILOG_SOURCES += ../alu/calc/full_adder/ALU_hex_full_adder.v
VERILOG_SOURCES += ../alu/calc/full_adder/ALU_full_adder.v
VERILOG_SOURCES += ../alu/calc/full_adder/ALU_bit_full_adder.v
VERILOG_SOURCES += ../alu/calc/ALU_calc_r.v

TOPLEVEL = NORZ

MODULE = instruction_test

WAVES = 1

include $(shell cocotb-config --makefiles)/Makefile.sim