{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707871449237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707871449242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 18:44:09 2024 " "Processing started: Tue Feb 13 18:44:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707871449242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871449242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871449242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707871449836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707871449836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/Lab2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871458957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871458957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/binary2seven.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871458971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871458971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarycounter16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarycounter16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter16Bit " "Found entity 1: binaryCounter16Bit" {  } { { "binaryCounter16Bit.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/binaryCounter16Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871458987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871458987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividexn.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividexn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "divideXN.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/divideXN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871458988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871458988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/FSM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871458995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871458995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockLadder " "Found entity 1: clockLadder" {  } { { "clockLadder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/clockLadder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871459000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871459000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/four2one.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871459002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871459002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speeds.sv 1 1 " "Found 1 design units, including 1 entities, in source file speeds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speeds " "Found entity 1: speeds" {  } { { "speeds.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/speeds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871459018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871459018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/onofftoggle.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/onofftoggle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "output_files/OnOffToggle.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/output_files/OnOffToggle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871459029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871459029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX Hex MUX.sv(7) " "Verilog HDL Declaration information at MUX.sv(7): object \"HEX\" differs only in case from object \"Hex\" in the same scope" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/MUX.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707871459035 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1707871459035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707871459035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871459035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707871459135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:toggle " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:toggle\"" {  } { { "Lab2.sv" "toggle" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/Lab2.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockLadder clockLadder:Ladder " "Elaborating entity \"clockLadder\" for hierarchy \"clockLadder:Ladder\"" {  } { { "Lab2.sv" "Ladder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/Lab2.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:clock190 " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:clock190\"" {  } { { "clockLadder.sv" "clock190" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/clockLadder.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:clock25 " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:clock25\"" {  } { { "clockLadder.sv" "clock25" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/clockLadder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:clock3 " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:clock3\"" {  } { { "clockLadder.sv" "clock3" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/clockLadder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:clock1 " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:clock1\"" {  } { { "clockLadder.sv" "clock1" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/clockLadder.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:slowest " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:slowest\"" {  } { { "clockLadder.sv" "slowest" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/clockLadder.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speeds speeds:diffFreq " "Elaborating entity \"speeds\" for hierarchy \"speeds:diffFreq\"" {  } { { "Lab2.sv" "diffFreq" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/Lab2.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459280 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "speeds.sv(14) " "Verilog HDL Case Statement information at speeds.sv(14): all case item expressions in this case statement are onehot" {  } { { "speeds.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/speeds.sv" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1707871459280 "|Lab2|speeds:diffFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCounter16Bit binaryCounter16Bit:Count " "Elaborating entity \"binaryCounter16Bit\" for hierarchy \"binaryCounter16Bit:Count\"" {  } { { "Lab2.sv" "Count" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/Lab2.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:Mux_decoder " "Elaborating entity \"MUX\" for hierarchy \"MUX:Mux_decoder\"" {  } { { "Lab2.sv" "Mux_decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/Lab2.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one MUX:Mux_decoder\|four2one:decoder " "Elaborating entity \"four2one\" for hierarchy \"MUX:Mux_decoder\|four2one:decoder\"" {  } { { "MUX.sv" "decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/MUX.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM MUX:Mux_decoder\|FSM:digit " "Elaborating entity \"FSM\" for hierarchy \"MUX:Mux_decoder\|FSM:digit\"" {  } { { "MUX.sv" "digit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/MUX.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven MUX:Mux_decoder\|binary2seven:Hex " "Elaborating entity \"binary2seven\" for hierarchy \"MUX:Mux_decoder\|binary2seven:Hex\"" {  } { { "MUX.sv" "Hex" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/MUX.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871459382 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "speeds:diffFreq\|Mux0 " "Found clock multiplexer speeds:diffFreq\|Mux0" {  } { { "speeds.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/speeds.sv" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1707871459629 "|Lab2|speeds:diffFreq|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1707871459629 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707871460029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707871460199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/output_files/Lab2.map.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/Lab2/output_files/Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871460643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707871460797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707871460797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707871460874 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707871460874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "426 " "Implemented 426 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707871460874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707871460874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707871460898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 18:44:20 2024 " "Processing ended: Tue Feb 13 18:44:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707871460898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707871460898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707871460898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707871460898 ""}
