// Seed: 3209364648
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    input supply1 id_3
);
  wire id_5, id_6, id_7;
  wire id_8;
  wand id_9 = 1;
  supply1 id_10 = 1'b0, id_11, id_12;
  wire id_13;
  assign id_9 = id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    output tri id_7,
    output supply1 id_8,
    input tri0 id_9
);
  wire id_11, id_12;
  wire id_13;
  wire id_14, id_15;
  xor primCall (
      id_5, id_11, id_3, id_1, id_0, id_4, id_14, id_13, id_12, id_16, id_9, id_2, id_6, id_15
  );
  id_16(
      1'b0
  );
  module_0 modCall_1 (
      id_6,
      id_9,
      id_5,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
