\hypertarget{union__hw__enet__rdar}{}\section{\+\_\+hw\+\_\+enet\+\_\+rdar Union Reference}
\label{union__hw__enet__rdar}\index{\+\_\+hw\+\_\+enet\+\_\+rdar@{\+\_\+hw\+\_\+enet\+\_\+rdar}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+R\+D\+AR -\/ Receive Descriptor Active Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields}{\+\_\+hw\+\_\+enet\+\_\+rdar\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__rdar_afd03c335562cac50a4e978d1cd9fc2a5}{}\label{union__hw__enet__rdar_afd03c335562cac50a4e978d1cd9fc2a5}

\item 
struct \hyperlink{struct__hw__enet__rdar_1_1__hw__enet__rdar__bitfields}{\+\_\+hw\+\_\+enet\+\_\+rdar\+::\+\_\+hw\+\_\+enet\+\_\+rdar\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__rdar_a25ab74d84881ef9eb83fca609cc81485}{}\label{union__hw__enet__rdar_a25ab74d84881ef9eb83fca609cc81485}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+R\+D\+AR -\/ Receive Descriptor Active Register (RW) 

Reset value\+: 0x00000000U

R\+D\+AR is a command register, written by the user, to indicate that the receive descriptor ring has been updated, that is, that the driver produced empty receive buffers with the empty bit set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
