`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/09/26 09:44:36
// Design Name: 
// Module Name: Idex_ctrl
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module index_buff_ctrl #(
    parameter Ram_Row = 16,
    parameter Write_Addr_Width = 11,
    parameter Write_Data_Width = 64,
    parameter Read_Addr_Width= 11,
    parameter Ifm_Width = 9
)(
    input clk, 
    input rst,
    input start,
    input valid,
    input [Read_Addr_Width+4:0]Addr_end,
    input [Write_Data_Width-1: 0] datain,
    output reg [Write_Data_Width-1: 0] dataout,//ä¸ºäº†è®©è¾“å‡ºç«¯å£å¯ä»¥å’Œè¾“å‡ºç«¯å£è¿æ¥
    output reg [Write_Addr_Width*Ram_Row-1:0]addrout_row,
    output reg [Ram_Row-1:0]weain_row,
    output reg finished,
    output reg ready
);
    localparam row0=6'd0, row1=6'd1, row2=6'd2, row3=6'd3, row4=6'd4, row5=6'd5, row6=6'd6, row7=6'd7,row8=6'd8,row9=6'd9,row10=6'd10,row11=6'd11,row12=6'd12,
    row13=6'd13,row14=6'd14,row15=6'd15;
               
    localparam idle= 6'd34;

    reg [5:0]state;
    reg [Write_Addr_Width-1:0] addr_end;
    reg [Write_Addr_Width-1:0]cnt_col;
    reg [Write_Addr_Width-1:0] addrout_curr;
    reg cmp_ifm_H,cmp_addr_end;
    wire weain = (state == idle)?1'b0:1'b1;//


    always@(posedge clk)
        begin
            if(rst)
                state<=idle;
            else case(state)
                    6'd34:state<=start?row0:idle;//1. Start data transmission;
                    6'd0,6'd1,6'd2,6'd3,6'd4,6'd5,6'd6,6'd7,6'd8,6'd9,6'd10,6'd11,6'd12,6'd13,6'd14,6'd15
://The functions of this part include: 1. Start data transmission; 2. When kernel=3, the state switches from 15 to 2; 3. Switch between different input channels
                        begin
                            if(finished==1'b1) state <= idle;
                            else state<=(cmp_addr_end==1'b1)?state+1'b1:state;//2. When kernel=3, the state switches from 15 to 2; When kernel=7, the state switches from 15 to 5; 
                        end
                    default:state<=idle;  
            endcase
        end

    always@(*)//cmp_addr_end------the key signal which state jumps to next state (such as, state 3 jumps to next state 4 )
        begin
            case(state)
                default:cmp_addr_end=(cnt_col==addr_end-1'b1)&&valid;
            endcase
        end
    wire [Read_Addr_Width-1:0]Addr_end_5=Addr_end>>4;
    always@(*)//addr_end-----the start address of overlap part,or the addr_end-1 is the end address of bram1-16.there are two ways to depict addr_end 
        begin
            case(state)
                default:addr_end=Addr_end_5/*Addr_end*/;//å› ä¸ºå…ˆï¿½?ï¿½é“å†Lï¼Œæ‰€ä»¥è¿™é‡Œæ˜¯åº”è¯¥æ˜¯addr_start+ifm_L*channels/4'd8?
            endcase
        end
    always@(*)//
        begin
            case(state)//æ€ï¿½?ï¿½ä¸€ä¸‹è¿™é‡Œï¿½?ï¿½è¾‘å˜æ¢ï¼Œç„¶åæ”¹ï¿???ï¿???
                default:cmp_ifm_H=(state==row15);
            endcase
        end

    always@(posedge clk)//cnt_col----we use cnt_col to write address in bram
        begin
            case(state)//æ€ï¿½?ï¿½ä¸€ä¸‹è¿™é‡Œï¿½?ï¿½è¾‘å˜æ¢ï¼Œç„¶åæ”¹ï¿???ï¿???
                6'd34:cnt_col<={Ifm_Width{1'b0}};//è¿˜æ²¡æœ‰æ”¹ä¸‹é¢çš„ä¸¤è¡Œï¼Ÿ
                default:cnt_col<=(cmp_addr_end==1'b1)?{Ifm_Width{1'b0}}:(valid?cnt_col+1'b1:cnt_col);
            endcase
        end

    always@(*)//addrout_curr---
        begin
            case(state)
                // default:addrout_curr=cnt_col+pad_cnt;//æ ¹æ®paddingï¼ˆpad_cnt=1 3 5 ....ï¼‰æ¥è°ƒæ§çœŸå®çš„å†™å…¥åœ°ï¿???
                default:addrout_curr=cnt_col;
            endcase
        end

    always@(*)//addrout_row------------This part shows the address written to the bram
        begin
            case(state)               
                6'd15:addrout_row={addrout_curr,{(Write_Addr_Width*15){1'b0}}};

                6'd14:addrout_row={{(Write_Addr_Width*1){1'b0}},addrout_curr,{(Write_Addr_Width*14){1'b0}}};
                6'd13:addrout_row={{(Write_Addr_Width*2){1'b0}},addrout_curr,{(Write_Addr_Width*13){1'b0}}};
                6'd12:addrout_row={{(Write_Addr_Width*3){1'b0}},addrout_curr,{(Write_Addr_Width*12){1'b0}}};
                6'd11:addrout_row={{(Write_Addr_Width*4){1'b0}},addrout_curr,{(Write_Addr_Width*11){1'b0}}};
                6'd10:addrout_row={{(Write_Addr_Width*5){1'b0}},addrout_curr,{(Write_Addr_Width*10){1'b0}}};
                6'd9:addrout_row={{(Write_Addr_Width*6){1'b0}},addrout_curr,{(Write_Addr_Width*9){1'b0}}};
                6'd8:addrout_row={{(Write_Addr_Width*7){1'b0}},addrout_curr,{(Write_Addr_Width*8){1'b0}}};
                6'd7:addrout_row={{(Write_Addr_Width*8){1'b0}},addrout_curr,{(Write_Addr_Width*7){1'b0}}};
                6'd6:addrout_row={{(Write_Addr_Width*9){1'b0}},addrout_curr,{(Write_Addr_Width*6){1'b0}}};
                6'd5:addrout_row={{(Write_Addr_Width*10){1'b0}},addrout_curr,{(Write_Addr_Width*5){1'b0}}};
                6'd4:addrout_row={{(Write_Addr_Width*11){1'b0}},addrout_curr,{(Write_Addr_Width*4){1'b0}}};
                6'd3:addrout_row={{(Write_Addr_Width*12){1'b0}},addrout_curr,{(Write_Addr_Width*3){1'b0}}};
                6'd2:addrout_row={{(Write_Addr_Width*13){1'b0}},addrout_curr,{(Write_Addr_Width*2){1'b0}}};
                6'd1:addrout_row={{(Write_Addr_Width*14){1'b0}},addrout_curr,{(Write_Addr_Width*1){1'b0}}};
                6'd0:addrout_row={{(Write_Addr_Width*15){1'b0}},addrout_curr};
                default:addrout_row={(Write_Addr_Width*Ram_Row){1'b0}};
            endcase
        end

    always@(*)//dataout
        begin
            case(state)
                6'd34:dataout={Write_Data_Width{1'b0}};
                default:dataout=datain;
            endcase
        end

    always@(*)//ready---Controlling the FIFO for data transmission
        begin
            case(state)
                6'd0,6'd1,6'd2,6'd3,6'd4,6'd5,6'd6,6'd7,6'd8,6'd9,6'd10,6'd11,6'd12,6'd13,6'd14,6'd15:ready=1'b1;
                default:ready=1'b0;
            endcase
        end

    always@(*)//finished-------Monitors the completion of writing a tiling block input feature map
        begin
            case(state)
                default:finished=(cmp_ifm_H&cmp_addr_end);
            endcase
        end

    always@(*)//weain_row (the real command of state-jump)
        begin
            case(state)//
                6'd15:weain_row={weain,15'd0};
                6'd14:weain_row={1'd0,weain,14'd0};
                6'd13:weain_row={2'd0,weain,13'd0};
                6'd12:weain_row={3'd0,weain,12'd0};
                6'd11:weain_row={4'd0,weain,11'd0};
                6'd10:weain_row={5'd0,weain,10'd0};
                6'd9:weain_row={6'd0,weain,9'd0};
                6'd8:weain_row={7'd0,weain,8'd0};
                6'd7:weain_row={8'd0,weain,7'd0};
                6'd6:weain_row={9'd0,weain,6'd0};
                6'd5:weain_row={10'd0,weain,5'd0};
                6'd4:weain_row={11'd0,weain,4'd0};
                6'd3:weain_row={12'd0,weain,3'd0};
                6'd2:weain_row={13'd0,weain,2'd0};
                6'd1:weain_row={14'd0,weain,1'd0};
                6'd0:weain_row={15'd0,weain};
                default:weain_row={Ram_Row{1'b0}};
            endcase
        end

endmodule