

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_66_21'
================================================================
* Date:           Fri Dec 12 15:02:41 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.431 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer2_quantized = alloca i32 1"   --->   Operation 6 'alloca' 'layer2_quantized' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_quantized_1 = alloca i32 1"   --->   Operation 7 'alloca' 'layer2_quantized_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %layer2_quantized_1"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %layer2_quantized"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln66 = store i7 0, i7 %i" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 10 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i14"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [bnn.cpp:67->bnn.cpp:161]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%icmp_ln66 = icmp_eq  i7 %i_1, i7 64" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 13 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln66 = add i7 %i_1, i7 1" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 15 'add' 'add_ln66' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.body5.i14.split_ifconv, void %_Z17sign_and_quantizePiPji.exit23.exitStub" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 16 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %i_1" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 17 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_output_addr = getelementptr i9 %layer2_output, i64 0, i64 %zext_ln66" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 18 'getelementptr' 'layer2_output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%layer2_output_load = load i6 %layer2_output_addr" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 19 'load' 'layer2_output_load' <Predicate = (!icmp_ln66)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln66 = store i7 %add_ln66, i7 %i" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 20 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer2_quantized_load = load i32 %layer2_quantized"   --->   Operation 41 'load' 'layer2_quantized_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_quantized_1_load = load i32 %layer2_quantized_1"   --->   Operation 42 'load' 'layer2_quantized_1_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quantized_1_out, i32 %layer2_quantized_1_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer2_quantized_out, i32 %layer2_quantized_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_quantized_load_1 = load i32 %layer2_quantized"   --->   Operation 21 'load' 'layer2_quantized_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_quantized_1_load_1 = load i32 %layer2_quantized_1"   --->   Operation 22 'load' 'layer2_quantized_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 23 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 24 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%trunc_ln67 = trunc i7 %i_1" [bnn.cpp:67->bnn.cpp:161]   --->   Operation 25 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 5" [bnn.cpp:67->bnn.cpp:161]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%bit_pos = xor i5 %trunc_ln67, i5 31" [bnn.cpp:68->bnn.cpp:161]   --->   Operation 27 'xor' 'bit_pos' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%zext_ln68 = zext i5 %bit_pos" [bnn.cpp:68->bnn.cpp:161]   --->   Operation 28 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_output_load = load i6 %layer2_output_addr" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 29 'load' 'layer2_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 64> <RAM>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_slt  i9 %layer2_output_load, i9 1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 30 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln71 = shl i32 1, i32 %zext_ln68" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 31 'shl' 'shl_ln71' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%select_ln71_2 = select i1 %tmp, i32 %layer2_quantized_1_load_1, i32 %layer2_quantized_load_1" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 32 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln71 = or i32 %select_ln71_2, i32 %shl_ln71" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 33 'or' 'or_ln71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_i184)   --->   "%select_ln71 = select i1 %tmp, i32 %or_ln71, i32 %layer2_quantized_1_load_1" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 34 'select' 'select_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_i181)   --->   "%select_ln71_1 = select i1 %tmp, i32 %layer2_quantized_load_1, i32 %or_ln71" [bnn.cpp:71->bnn.cpp:161]   --->   Operation 35 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.69ns) (out node of the LUT)   --->   "%or_i184 = select i1 %icmp_ln70, i32 %select_ln71, i32 %layer2_quantized_1_load_1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 36 'select' 'or_i184' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.69ns) (out node of the LUT)   --->   "%or_i181 = select i1 %icmp_ln70, i32 %select_ln71_1, i32 %layer2_quantized_load_1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 37 'select' 'or_i181' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %or_i184, i32 %layer2_quantized_1" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 38 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %or_i181, i32 %layer2_quantized" [bnn.cpp:70->bnn.cpp:161]   --->   Operation 39 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body5.i14" [bnn.cpp:66->bnn.cpp:161]   --->   Operation 40 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln66', bnn.cpp:66->bnn.cpp:161) of constant 0 on local variable 'i', bnn.cpp:66->bnn.cpp:161 [9]  (1.588 ns)
	'load' operation 7 bit ('i', bnn.cpp:67->bnn.cpp:161) on local variable 'i', bnn.cpp:66->bnn.cpp:161 [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln66', bnn.cpp:66->bnn.cpp:161) [13]  (1.870 ns)
	'store' operation 0 bit ('store_ln66', bnn.cpp:66->bnn.cpp:161) of variable 'add_ln66', bnn.cpp:66->bnn.cpp:161 on local variable 'i', bnn.cpp:66->bnn.cpp:161 [39]  (1.588 ns)

 <State 2>: 6.431ns
The critical path consists of the following:
	'load' operation 9 bit ('layer2_output_load', bnn.cpp:70->bnn.cpp:161) on array 'layer2_output' [28]  (2.322 ns)
	'icmp' operation 1 bit ('icmp_ln70', bnn.cpp:70->bnn.cpp:161) [29]  (1.823 ns)
	'select' operation 32 bit ('or_i184', bnn.cpp:70->bnn.cpp:161) [35]  (0.698 ns)
	'store' operation 0 bit ('store_ln70', bnn.cpp:70->bnn.cpp:161) of variable 'or_i184', bnn.cpp:70->bnn.cpp:161 on local variable 'layer2_quantized_1' [37]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
