#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 20 11:03:43 2022
# Process ID: 28056
# Current directory: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22408 C:\Users\deshr\OneDrive\Desktop\Mini Project Final\Final\Final.xpr
# Log file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/vivado.log
# Journal file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 770.820 ; gain = 169.625
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Image_Processing_Final
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1174.781 ; gain = 176.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Image_Processing_Final' [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/.Xil/Vivado-28056-DESKTOP-7OC18AB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/.Xil/Vivado-28056-DESKTOP-7OC18AB/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element tblue_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:105]
WARNING: [Synth 8-6014] Unused sequential element tgreen_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:106]
WARNING: [Synth 8-6014] Unused sequential element tred_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:107]
WARNING: [Synth 8-6014] Unused sequential element red_o_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:116]
WARNING: [Synth 8-6014] Unused sequential element blue_o_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:117]
WARNING: [Synth 8-6014] Unused sequential element green_o_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:118]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:157]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:158]
INFO: [Synth 8-6155] done synthesizing module 'Image_Processing_Final' (2#1) [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.230 ; gain = 219.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.230 ; gain = 219.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.230 ; gain = 219.766
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.dcp' for cell 'inst1'
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/constrs_1/new/cnstr1.xdc]
Finished Parsing XDC File [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.srcs/constrs_1/new/cnstr1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1359.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.840 ; gain = 364.375
12 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1362.840 ; gain = 561.785
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Mar 20 11:06:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/synth_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {green[3]} {green[2]} {green[1]} {green[0]}]]
save_constraints
launch_runs impl_1 -jobs 4
[Sun Mar 20 11:07:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 20 11:10:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.441 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA62FBA
open_hw_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2485.449 ; gain = 1068.008
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2574.605 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA62FBA
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA62FBA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA62FBA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA62FBA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA62FBA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA62FBA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA602DA
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA602DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA602DA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Final/Final.runs/impl_1/Image_Processing_Final.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA602DA
save_constraints
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 20 16:49:10 2022...
