/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun May 14 17:11:45 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_d_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_d_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_d_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_d_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_d_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_d_cache_dirtyArray_9;
  MOD_Reg<tUInt32> INST_d_cache_hitCount;
  MOD_CReg<tUInt64> INST_d_cache_hitQ_rv;
  MOD_Fifo<tUInt8> INST_d_cache_loadOffsetQ;
  MOD_Wire<tUInt8> INST_d_cache_lockL1_port_0;
  MOD_Wire<tUInt8> INST_d_cache_lockL1_port_1;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d_cache_lockL1_register;
  MOD_Fifo<tUWide> INST_d_cache_memReqQ;
  MOD_Fifo<tUWide> INST_d_cache_memRespQ;
  MOD_Reg<tUInt32> INST_d_cache_missCount;
  MOD_Reg<tUWide> INST_d_cache_missReq;
  MOD_Wire<tUInt8> INST_d_cache_mshr_port_0;
  MOD_Wire<tUInt8> INST_d_cache_mshr_port_1;
  MOD_Reg<tUInt8> INST_d_cache_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d_cache_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d_cache_mshr_register;
  MOD_Fifo<tUWide> INST_d_cache_storeQ;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_d_cache_tagArray_9;
  MOD_Reg<tUInt8> INST_d_cache_validArray_0;
  MOD_Reg<tUInt8> INST_d_cache_validArray_1;
  MOD_Reg<tUInt8> INST_d_cache_validArray_10;
  MOD_Reg<tUInt8> INST_d_cache_validArray_11;
  MOD_Reg<tUInt8> INST_d_cache_validArray_12;
  MOD_Reg<tUInt8> INST_d_cache_validArray_13;
  MOD_Reg<tUInt8> INST_d_cache_validArray_14;
  MOD_Reg<tUInt8> INST_d_cache_validArray_15;
  MOD_Reg<tUInt8> INST_d_cache_validArray_2;
  MOD_Reg<tUInt8> INST_d_cache_validArray_3;
  MOD_Reg<tUInt8> INST_d_cache_validArray_4;
  MOD_Reg<tUInt8> INST_d_cache_validArray_5;
  MOD_Reg<tUInt8> INST_d_cache_validArray_6;
  MOD_Reg<tUInt8> INST_d_cache_validArray_7;
  MOD_Reg<tUInt8> INST_d_cache_validArray_8;
  MOD_Reg<tUInt8> INST_d_cache_validArray_9;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_dram_bram_memory;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUWide> INST_dram_bram_serverAdapterA_outData_enqw;
  MOD_Fifo<tUWide> INST_dram_bram_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUWide> INST_dram_bram_serverAdapterB_outData_enqw;
  MOD_Fifo<tUWide> INST_dram_bram_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_dram_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_dram_bram_serverAdapterB_writeWithResp;
  MOD_CReg<tUWide> INST_dram_dl1_d_0_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_1_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_2_rv;
  MOD_CReg<tUWide> INST_dram_dl1_d_3_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_0_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_1_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_2_rv;
  MOD_CReg<tUWide> INST_dram_dl2_d_3_rv;
  MOD_Reg<tUWide> INST_dreq;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_i_cache_cache_data_memory;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_i_cache_cache_data_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_i_cache_cache_data_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_i_cache_cache_data_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_i_cache_cache_data_serverAdapter_writeWithResp;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_0;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_1;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_10;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_11;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_12;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_13;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_14;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_15;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_2;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_3;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_4;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_5;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_6;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_7;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_8;
  MOD_Reg<tUInt8> INST_i_cache_dirtyArray_9;
  MOD_Reg<tUInt32> INST_i_cache_hitCount;
  MOD_CReg<tUWide> INST_i_cache_hitQ_rv;
  MOD_Fifo<tUInt8> INST_i_cache_loadOffsetQ;
  MOD_Fifo<tUWide> INST_i_cache_memReqQ;
  MOD_Fifo<tUWide> INST_i_cache_memRespQ;
  MOD_Reg<tUInt32> INST_i_cache_missCount;
  MOD_Reg<tUWide> INST_i_cache_missReq;
  MOD_Wire<tUInt8> INST_i_cache_mshr_port_0;
  MOD_Wire<tUInt8> INST_i_cache_mshr_port_1;
  MOD_Reg<tUInt8> INST_i_cache_mshr_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_i_cache_mshr_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_i_cache_mshr_register;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_0;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_1;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_10;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_11;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_12;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_13;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_14;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_15;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_2;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_3;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_4;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_5;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_6;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_7;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_8;
  MOD_Reg<tUInt32> INST_i_cache_tagArray_9;
  MOD_Reg<tUInt8> INST_i_cache_validArray_0;
  MOD_Reg<tUInt8> INST_i_cache_validArray_1;
  MOD_Reg<tUInt8> INST_i_cache_validArray_10;
  MOD_Reg<tUInt8> INST_i_cache_validArray_11;
  MOD_Reg<tUInt8> INST_i_cache_validArray_12;
  MOD_Reg<tUInt8> INST_i_cache_validArray_13;
  MOD_Reg<tUInt8> INST_i_cache_validArray_14;
  MOD_Reg<tUInt8> INST_i_cache_validArray_15;
  MOD_Reg<tUInt8> INST_i_cache_validArray_2;
  MOD_Reg<tUInt8> INST_i_cache_validArray_3;
  MOD_Reg<tUInt8> INST_i_cache_validArray_4;
  MOD_Reg<tUInt8> INST_i_cache_validArray_5;
  MOD_Reg<tUInt8> INST_i_cache_validArray_6;
  MOD_Reg<tUInt8> INST_i_cache_validArray_7;
  MOD_Reg<tUInt8> INST_i_cache_validArray_8;
  MOD_Reg<tUInt8> INST_i_cache_validArray_9;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_d_cache_missReq_04_BIT_64___d668;
  tUWide DEF_dram_dl2_d_3_rv_port0__read____d860;
  tUWide DEF_dram_dl2_d_0_rv_port1__read____d160;
  tUWide DEF_dram_dl1_d_3_rv_port0__read____d846;
  tUWide DEF_dram_dl1_d_0_rv_port1__read____d151;
  tUWide DEF_i_cache_missReq___d329;
  tUWide DEF_i_cache_hitQ_rv_port1__read____d892;
  tUWide DEF_i_cache_hitQ_rv_port0__read____d225;
  tUWide DEF_d_cache_missReq___d604;
  tUInt64 DEF_d_cache_hitQ_rv_port1__read____d968;
  tUInt8 DEF_d_cache_mshr_register__h41273;
  tUInt8 DEF_b__h35056;
  tUInt8 DEF_i_cache_mshr_register__h17733;
  tUInt8 DEF_b__h11516;
  tUInt8 DEF_b__h2247;
  tUInt8 DEF_b__h902;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_s1___d473;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_s1___d199;
  tUInt8 DEF_dram_bram_serverAdapterB_s1___d84;
  tUInt8 DEF_dram_bram_serverAdapterA_s1___d35;
  tUInt8 DEF_d_cache_dirtyArray_15__h46202;
  tUInt8 DEF_d_cache_dirtyArray_14__h46200;
  tUInt8 DEF_d_cache_dirtyArray_13__h46198;
  tUInt8 DEF_d_cache_dirtyArray_12__h46196;
  tUInt8 DEF_d_cache_dirtyArray_11__h46194;
  tUInt8 DEF_d_cache_dirtyArray_10__h46192;
  tUInt8 DEF_d_cache_dirtyArray_9__h46190;
  tUInt8 DEF_d_cache_dirtyArray_8__h46188;
  tUInt8 DEF_d_cache_dirtyArray_7__h46186;
  tUInt8 DEF_d_cache_dirtyArray_6__h46184;
  tUInt8 DEF_d_cache_dirtyArray_5__h46182;
  tUInt8 DEF_d_cache_dirtyArray_4__h46180;
  tUInt8 DEF_d_cache_dirtyArray_3__h46178;
  tUInt8 DEF_d_cache_dirtyArray_2__h46176;
  tUInt8 DEF_d_cache_dirtyArray_1__h46174;
  tUInt8 DEF_d_cache_dirtyArray_0__h46172;
  tUInt8 DEF_d_cache_validArray_15__h46740;
  tUInt8 DEF_d_cache_validArray_14__h46738;
  tUInt8 DEF_d_cache_validArray_13__h46736;
  tUInt8 DEF_d_cache_validArray_12__h46734;
  tUInt8 DEF_d_cache_validArray_11__h46732;
  tUInt8 DEF_d_cache_validArray_10__h46730;
  tUInt8 DEF_d_cache_validArray_9__h46728;
  tUInt8 DEF_d_cache_validArray_8__h46726;
  tUInt8 DEF_d_cache_validArray_7__h46724;
  tUInt8 DEF_d_cache_validArray_6__h46722;
  tUInt8 DEF_d_cache_validArray_5__h46720;
  tUInt8 DEF_d_cache_validArray_4__h46718;
  tUInt8 DEF_d_cache_validArray_3__h46716;
  tUInt8 DEF_d_cache_validArray_2__h46714;
  tUInt8 DEF_d_cache_validArray_1__h46712;
  tUInt8 DEF_d_cache_validArray_0__h46710;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_3_whas____d452;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_2_whas____d450;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_cnt_1_whas____d449;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_outData_ff_i__ETC___d444;
  tUInt8 DEF_i_cache_dirtyArray_15__h22013;
  tUInt8 DEF_i_cache_dirtyArray_14__h22011;
  tUInt8 DEF_i_cache_dirtyArray_13__h22009;
  tUInt8 DEF_i_cache_dirtyArray_12__h22007;
  tUInt8 DEF_i_cache_dirtyArray_11__h22005;
  tUInt8 DEF_i_cache_dirtyArray_10__h22003;
  tUInt8 DEF_i_cache_dirtyArray_9__h22001;
  tUInt8 DEF_i_cache_dirtyArray_8__h21999;
  tUInt8 DEF_i_cache_dirtyArray_7__h21997;
  tUInt8 DEF_i_cache_dirtyArray_6__h21995;
  tUInt8 DEF_i_cache_dirtyArray_5__h21993;
  tUInt8 DEF_i_cache_dirtyArray_4__h21991;
  tUInt8 DEF_i_cache_dirtyArray_3__h21989;
  tUInt8 DEF_i_cache_dirtyArray_2__h21987;
  tUInt8 DEF_i_cache_dirtyArray_1__h21985;
  tUInt8 DEF_i_cache_dirtyArray_0__h21983;
  tUInt8 DEF_i_cache_validArray_15__h22551;
  tUInt8 DEF_i_cache_validArray_14__h22549;
  tUInt8 DEF_i_cache_validArray_13__h22547;
  tUInt8 DEF_i_cache_validArray_12__h22545;
  tUInt8 DEF_i_cache_validArray_11__h22543;
  tUInt8 DEF_i_cache_validArray_10__h22541;
  tUInt8 DEF_i_cache_validArray_9__h22539;
  tUInt8 DEF_i_cache_validArray_8__h22537;
  tUInt8 DEF_i_cache_validArray_7__h22535;
  tUInt8 DEF_i_cache_validArray_6__h22533;
  tUInt8 DEF_i_cache_validArray_5__h22531;
  tUInt8 DEF_i_cache_validArray_4__h22529;
  tUInt8 DEF_i_cache_validArray_3__h22527;
  tUInt8 DEF_i_cache_validArray_2__h22525;
  tUInt8 DEF_i_cache_validArray_1__h22523;
  tUInt8 DEF_i_cache_validArray_0__h22521;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_3_whas____d178;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_2_whas____d176;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_cnt_1_whas____d175;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_outData_ff_i__ETC___d170;
  tUInt8 DEF_dram_bram_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_dram_bram_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_dram_bram_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_dram_bram_serverAdapterB_outData_ff_i_notEmpty____d54;
  tUInt8 DEF_dram_bram_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_dram_bram_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_dram_bram_serverAdapterA_cnt_1_whas____d10;
  tUInt8 DEF_dram_bram_serverAdapterA_outData_ff_i_notEmpty____d4;
  tUInt8 DEF_x2__h22607;
  tUInt8 DEF_x2__h46796;
  tUInt8 DEF_d_cache_cache_data_serverAdapter_s1_73_BIT_0___d474;
  tUInt8 DEF_i_cache_cache_data_serverAdapter_s1_99_BIT_0___d200;
  tUInt8 DEF_dram_bram_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_dram_bram_serverAdapterA_s1_5_BIT_0___d36;
  tUInt8 DEF_SEL_ARR_d_cache_validArray_0_08_d_cache_validA_ETC___d625;
  tUInt8 DEF_SEL_ARR_d_cache_dirtyArray_0_87_d_cache_dirtyA_ETC___d606;
  tUInt8 DEF_SEL_ARR_i_cache_validArray_0_33_i_cache_validA_ETC___d350;
  tUInt8 DEF_SEL_ARR_i_cache_dirtyArray_0_12_i_cache_dirtyA_ETC___d331;
  tUInt8 DEF_IF_d_cache_mshr_port_0_whas__91_THEN_d_cache_m_ETC___d494;
  tUInt8 DEF_IF_i_cache_mshr_port_0_whas__17_THEN_i_cache_m_ETC___d220;
 
 /* Local definitions */
 private:
  tUWide DEF_rv_core_getIReq___d873;
  tUWide DEF_rv_core_getMMIOReq___d980;
  tUWide DEF_rv_core_getDReq___d910;
  tUWide DEF_d_cache_memReqQ_first____d855;
  tUWide DEF_i_cache_memReqQ_first____d841;
  tUWide DEF_dram_dl2_d_3_rv_port1__read____d127;
  tUWide DEF_dram_dl2_d_2_rv_port1__read____d135;
  tUWide DEF_dram_dl2_d_2_rv_port0__read____d125;
  tUWide DEF_dram_dl2_d_1_rv_port1__read____d143;
  tUWide DEF_dram_dl2_d_1_rv_port0__read____d133;
  tUWide DEF_dram_dl2_d_0_rv_port0__read____d141;
  tUWide DEF_dram_dl1_d_3_rv_port1__read____d102;
  tUWide DEF_dram_dl1_d_2_rv_port1__read____d111;
  tUWide DEF_dram_dl1_d_2_rv_port0__read____d100;
  tUWide DEF_dram_dl1_d_1_rv_port1__read____d119;
  tUWide DEF_dram_dl1_d_1_rv_port0__read____d109;
  tUWide DEF_dram_dl1_d_0_rv_port0__read____d117;
  tUWide DEF_d_cache_memRespQ_first____d694;
  tUWide DEF_d_cache_cache_data_serverAdapter_outData_enqw__ETC___d447;
  tUWide DEF_d_cache_cache_data_serverAdapter_outData_ff_fi_ETC___d517;
  tUWide DEF_d_cache_cache_data_memory_read____d480;
  tUWide DEF_i_cache_memRespQ_first____d414;
  tUWide DEF_i_cache_cache_data_serverAdapter_outData_enqw__ETC___d173;
  tUWide DEF_i_cache_cache_data_serverAdapter_outData_ff_fi_ETC___d236;
  tUWide DEF_i_cache_cache_data_memory_read____d206;
  tUWide DEF_x_wget__h1756;
  tUWide DEF_x_first__h1641;
  tUWide DEF_x_wget__h408;
  tUWide DEF_x_first__h293;
  tUWide DEF_v__h2817;
  tUWide DEF_v__h1477;
  tUWide DEF_ireq___d897;
  tUWide DEF_mmioreq_first____d997;
  tUWide DEF_dreq___d973;
  tUWide DEF_d_cache_storeQ_first____d792;
  tUInt32 DEF__read__h38610;
  tUInt32 DEF__read__h38579;
  tUInt32 DEF__read__h38548;
  tUInt32 DEF__read__h38517;
  tUInt32 DEF__read__h38486;
  tUInt32 DEF__read__h38455;
  tUInt32 DEF__read__h38424;
  tUInt32 DEF__read__h38393;
  tUInt32 DEF__read__h38362;
  tUInt32 DEF__read__h38331;
  tUInt32 DEF__read__h38300;
  tUInt32 DEF__read__h38269;
  tUInt32 DEF__read__h38238;
  tUInt32 DEF__read__h38207;
  tUInt32 DEF__read__h38176;
  tUInt32 DEF__read__h38145;
  tUInt32 DEF__read__h15070;
  tUInt32 DEF__read__h15039;
  tUInt32 DEF__read__h15008;
  tUInt32 DEF__read__h14977;
  tUInt32 DEF__read__h14946;
  tUInt32 DEF__read__h14915;
  tUInt32 DEF__read__h14884;
  tUInt32 DEF__read__h14853;
  tUInt32 DEF__read__h14822;
  tUInt32 DEF__read__h14791;
  tUInt32 DEF__read__h14760;
  tUInt32 DEF__read__h14729;
  tUInt32 DEF__read__h14698;
  tUInt32 DEF__read__h14667;
  tUInt32 DEF__read__h14636;
  tUInt32 DEF__read__h14605;
  tUInt8 DEF_d_cache_mshr_readBeforeLaterWrites_0_read____d511;
  tUInt8 DEF_i_cache_mshr_readBeforeLaterWrites_0_read____d230;
  tUWide DEF_x3__h58429;
  tUWide DEF_x3__h58694;
  tUWide DEF_x__h58869;
  tUWide DEF_x__h58608;
  tUWide DEF_x__h6553;
  tUWide DEF_x__h6295;
  tUWide DEF_x__h6037;
  tUWide DEF_x__h4712;
  tUWide DEF_x__h4454;
  tUWide DEF_x__h4196;
  tUWide DEF_rv_core_getIReq_73_BITS_97_TO_0___d891;
  tUWide DEF_i_cache_missReq_29_BITS_96_TO_0___d389;
  tUWide DEF_rv_core_getDReq_10_BITS_64_TO_0___d931;
  tUWide DEF_x__h61867;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d521;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d525;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d529;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d533;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d537;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d541;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d545;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d549;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d553;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d557;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d561;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d565;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d569;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d573;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d577;
  tUInt32 DEF_IF_d_cache_cache_data_serverAdapter_outData_ff_ETC___d581;
  tUWide DEF_v__h58736;
  tUWide DEF_v__h58475;
  tUWide DEF_IF_d_cache_missReq_04_BIT_64_68_THEN_IF_d_cach_ETC___d750;
  tUWide DEF_IF_d_cache_missReq_04_BITS_37_TO_34_91_EQ_15_9_ETC___d749;
  tUWide DEF_old_data__h49166;
  tUWide DEF_IF_d_cache_cache_data_serverAdapter_outData_en_ETC___d659;
  tUWide DEF_old_data__h24977;
  tUWide DEF_IF_i_cache_cache_data_serverAdapter_outData_en_ETC___d384;
  tUWide DEF_IF_dram_bram_serverAdapterB_outData_ff_i_notEm_ETC___d165;
  tUWide DEF_x__h1854;
  tUWide DEF_IF_dram_bram_serverAdapterA_outData_ff_i_notEm_ETC___d156;
  tUWide DEF_x__h506;
  tUInt8 DEF_IF_d_cache_mshr_readBeforeLaterWrites_0_read___ETC___d634;
  tUInt8 DEF_IF_d_cache_mshr_readBeforeLaterWrites_0_read___ETC___d586;
  tUInt8 DEF_IF_i_cache_mshr_readBeforeLaterWrites_0_read___ETC___d359;
  tUInt8 DEF_IF_i_cache_mshr_readBeforeLaterWrites_0_read___ETC___d311;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUWide DEF__1_CONCAT_SEL_ARR_i_cache_tagArray_0_65_i_cache_ETC___d386;
  tUWide DEF__1_CONCAT_SEL_ARR_d_cache_tagArray_0_40_d_cache_ETC___d661;
  tUWide DEF__0_CONCAT_i_cache_missReq_29_BITS_96_TO_0_89_CO_ETC___d390;
  tUWide DEF__0_CONCAT_d_cache_missReq_04_BITS_63_TO_0_64_CO_ETC___d665;
  tUWide DEF__1_CONCAT_IF_dram_bram_serverAdapterB_outData_f_ETC___d166;
  tUWide DEF__1_CONCAT_IF_dram_bram_serverAdapterA_outData_f_ETC___d157;
  tUWide DEF__1_CONCAT_dram_dl2_d_0_rv_port0__read__41_BITS__ETC___d148;
  tUWide DEF__1_CONCAT_dram_dl2_d_1_rv_port0__read__33_BITS__ETC___d140;
  tUWide DEF__1_CONCAT_dram_dl2_d_2_rv_port0__read__25_BITS__ETC___d132;
  tUWide DEF__1_CONCAT_dram_dl1_d_0_rv_port0__read__17_BITS__ETC___d124;
  tUWide DEF__1_CONCAT_dram_dl1_d_2_rv_port0__read__00_BITS__ETC___d108;
  tUWide DEF__1_CONCAT_dram_dl1_d_1_rv_port0__read__09_BITS__ETC___d116;
  tUWide DEF__0_CONCAT_DONTCARE___d106;
  tUWide DEF_IF_d_cache_missReq_04_BITS_37_TO_34_91_EQ_15_9_ETC___d742;
  tUWide DEF_IF_d_cache_storeQ_first__92_BITS_37_TO_34_94_E_ETC___d835;
  tUWide DEF_IF_d_cache_storeQ_first__92_BITS_37_TO_34_94_E_ETC___d830;
  tUWide DEF_IF_d_cache_missReq_04_BITS_37_TO_34_91_EQ_15_9_ETC___d735;
  tUWide DEF_IF_d_cache_storeQ_first__92_BITS_37_TO_34_94_E_ETC___d825;
  tUWide DEF_IF_d_cache_missReq_04_BITS_37_TO_34_91_EQ_15_9_ETC___d728;
  tUWide DEF_IF_d_cache_storeQ_first__92_BITS_37_TO_34_94_E_ETC___d820;
  tUWide DEF_IF_d_cache_missReq_04_BITS_37_TO_34_91_EQ_15_9_ETC___d721;
  tUWide DEF_IF_d_cache_storeQ_first__92_BITS_37_TO_34_94_E_ETC___d815;
  tUWide DEF_IF_d_cache_missReq_04_BITS_37_TO_34_91_EQ_15_9_ETC___d714;
  tUWide DEF_IF_d_cache_storeQ_first__92_BITS_37_TO_34_94_E_ETC___d810;
  tUWide DEF_IF_d_cache_missReq_04_BITS_37_TO_34_91_EQ_15_9_ETC___d707;
  tUWide DEF_IF_d_cache_storeQ_first__92_BITS_37_TO_34_94_E_ETC___d805;
  tUWide DEF_ireq_97_BITS_100_TO_65_98_CONCAT_i_cache_hitQ__ETC___d900;
  tUWide DEF_dreq_73_BITS_67_TO_32_74_CONCAT_d_cache_hitQ_r_ETC___d976;
  tUWide DEF__1_CONCAT_SEL_ARR_IF_i_cache_cache_data_serverA_ETC___d310;
  tUWide DEF__1_CONCAT_SEL_ARR_i_cache_memRespQ_first__14_BI_ETC___d440;
  tUWide DEF__0_CONCAT_DONTCARE___d896;
 
 /* Rules */
 public:
  void RL_dram_bram_serverAdapterA_outData_enqueue();
  void RL_dram_bram_serverAdapterA_outData_dequeue();
  void RL_dram_bram_serverAdapterA_cnt_finalAdd();
  void RL_dram_bram_serverAdapterA_s1__dreg_update();
  void RL_dram_bram_serverAdapterA_stageReadResponseAlways();
  void RL_dram_bram_serverAdapterA_moveToOutFIFO();
  void RL_dram_bram_serverAdapterA_overRun();
  void RL_dram_bram_serverAdapterB_outData_enqueue();
  void RL_dram_bram_serverAdapterB_outData_dequeue();
  void RL_dram_bram_serverAdapterB_cnt_finalAdd();
  void RL_dram_bram_serverAdapterB_s1__dreg_update();
  void RL_dram_bram_serverAdapterB_stageReadResponseAlways();
  void RL_dram_bram_serverAdapterB_moveToOutFIFO();
  void RL_dram_bram_serverAdapterB_overRun();
  void RL_dram_dl1_try_move();
  void RL_dram_dl1_try_move_1();
  void RL_dram_dl1_try_move_2();
  void RL_dram_dl2_try_move();
  void RL_dram_dl2_try_move_1();
  void RL_dram_dl2_try_move_2();
  void RL_dram_deq1();
  void RL_dram_deq2();
  void RL_i_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_i_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_i_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_i_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_i_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_i_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_i_cache_cache_data_serverAdapter_overRun();
  void RL_i_cache_mshr_canonicalize();
  void RL_i_cache_bram_to_hitQ();
  void RL_i_cache_startMiss_BRAMReq();
  void RL_i_cache_startMiss_BRAMResp();
  void RL_i_cache_sendFillReq();
  void RL_i_cache_waitFillResp();
  void RL_d_cache_cache_data_serverAdapter_outData_enqueue();
  void RL_d_cache_cache_data_serverAdapter_outData_dequeue();
  void RL_d_cache_cache_data_serverAdapter_cnt_finalAdd();
  void RL_d_cache_cache_data_serverAdapter_s1__dreg_update();
  void RL_d_cache_cache_data_serverAdapter_stageReadResponseAlways();
  void RL_d_cache_cache_data_serverAdapter_moveToOutFIFO();
  void RL_d_cache_cache_data_serverAdapter_overRun();
  void RL_d_cache_mshr_canonicalize();
  void RL_d_cache_lockL1_canonicalize();
  void RL_d_cache_bram_to_hitQ();
  void RL_d_cache_startMiss_BRAMReq();
  void RL_d_cache_startMiss_BRAMResp();
  void RL_d_cache_sendFillReq();
  void RL_d_cache_waitFillResp();
  void RL_d_cache_waitStore();
  void RL_tic();
  void RL_connectICacheDram();
  void RL_connectDramICache();
  void RL_connectDCacheDram();
  void RL_connectDramDCache();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
