|swankmania_HDL
iClk27 => ~NO_FANOUT~
iClk50 => iClk50~0.IN1
iSwitch[0] => ~NO_FANOUT~
iSwitch[1] => ~NO_FANOUT~
iSwitch[2] => ~NO_FANOUT~
iSwitch[3] => ~NO_FANOUT~
iSwitch[4] => ~NO_FANOUT~
iSwitch[5] => ~NO_FANOUT~
iSwitch[6] => ~NO_FANOUT~
iSwitch[7] => ~NO_FANOUT~
iSwitch[8] => ~NO_FANOUT~
iSwitch[9] => ~NO_FANOUT~
iSwitch[10] => ~NO_FANOUT~
iSwitch[11] => ~NO_FANOUT~
iSwitch[12] => ~NO_FANOUT~
iSwitch[13] => ~NO_FANOUT~
iSwitch[14] => ~NO_FANOUT~
iSwitch[15] => ~NO_FANOUT~
iSwitch[16] => ~NO_FANOUT~
iSwitch[17] => ~NO_FANOUT~
iButton_[2] => ~NO_FANOUT~
iButton_[3] => ~NO_FANOUT~
oLEDR[0] <= ComCtrl:ComCtrl0.oDbgFull
oLEDR[1] <= ComCtrl:ComCtrl0.oDbgFullPersistent
oLEDR[2] <= <GND>
oLEDR[3] <= <GND>
oLEDR[4] <= <GND>
oLEDR[5] <= <GND>
oLEDR[6] <= <GND>
oLEDR[7] <= <GND>
oLEDR[8] <= <GND>
oLEDR[9] <= <GND>
oLEDR[10] <= <GND>
oLEDR[11] <= <GND>
oLEDR[12] <= <GND>
oLEDR[13] <= <GND>
oLEDR[14] <= <GND>
oLEDR[15] <= <GND>
oLEDR[16] <= <GND>
oLEDR[17] <= <GND>
oLEDG[0] <= <GND>
oLEDG[1] <= <GND>
oLEDG[2] <= <GND>
oLEDG[3] <= <GND>
oLEDG[4] <= <GND>
oLEDG[5] <= <GND>
oLEDG[6] <= <GND>
oLEDG[7] <= <GND>
oLEDG[8] <= <GND>
oHex7[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex6[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex5[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex4[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex3[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex2[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex1[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex0[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
ioGPIO0[0] <= <GND>
ioGPIO0[2] <= <GND>
ioGPIO0[4] <= <GND>
ioGPIO0[6] <= <GND>
ioGPIO0[8] <= <GND>
ioGPIO0[10] <= <GND>
ioGPIO0[12] <= <GND>
ioGPIO0[14] <= <GND>
ioGPIO0[16] <= <GND>
ioGPIO0[18] <= <GND>
ioGPIO0[20] <= <GND>
ioGPIO0[22] <= <GND>
ioGPIO0[23] <= ioGPIO0~24
ioGPIO1[0] <= <GND>
ioGPIO1[1] <= ioGPIO1~26
ioGPIO1[2] <= <GND>
ioGPIO1[3] <= ioGPIO1~27
ioGPIO1[4] <= <GND>
ioGPIO1[5] <= ioGPIO1~28
ioGPIO1[6] <= <GND>
ioGPIO1[7] <= ioGPIO1~29
ioGPIO1[8] <= <GND>
ioGPIO1[9] <= ioGPIO1~30
ioGPIO1[10] <= <GND>
ioGPIO1[11] <= ioGPIO1~31
ioGPIO1[12] <= <GND>
ioGPIO1[13] <= ioGPIO1~32
ioGPIO1[14] <= <GND>
ioGPIO1[15] <= ioGPIO1~33
ioGPIO1[16] <= <GND>
ioGPIO1[17] <= ioGPIO1~34
ioGPIO1[18] <= <GND>
ioGPIO1[19] <= ioGPIO1~35
ioGPIO1[20] <= <GND>
ioGPIO1[21] <= ioGPIO1~36
ioGPIO1[22] <= <GND>
ioGPIO1[23] <= ioGPIO1~37
ioGPIO1[24] <= <GND>
ioGPIO1[25] <= ioGPIO1~38
oSRAM_A[0] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[1] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[2] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[3] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[4] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[5] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[6] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[7] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[8] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[9] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[10] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[11] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[12] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[13] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[14] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[15] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[16] <= FrameCtrl:FrameCtrl0.oSRAM_A
oSRAM_A[17] <= FrameCtrl:FrameCtrl0.oSRAM_A
ioSRAM_IO[0] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[1] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[2] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[3] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[4] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[5] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[6] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[7] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[8] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[9] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[10] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[11] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[12] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[13] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[14] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
ioSRAM_IO[15] <= FrameCtrl:FrameCtrl0.ioSRAM_IO
oSRAM_CE_ <= FrameCtrl:FrameCtrl0.oSRAM_CE_
oSRAM_WE_ <= FrameCtrl:FrameCtrl0.oSRAM_WE_
oSRAM_LB_ <= FrameCtrl:FrameCtrl0.oSRAM_LB_
oSRAM_UB_ <= FrameCtrl:FrameCtrl0.oSRAM_UB_
oSRAM_OE_ <= FrameCtrl:FrameCtrl0.oSRAM_OE_


|swankmania_HDL|PLL_Sys:PLL_Sys0
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|swankmania_HDL|PLL_Sys:PLL_Sys0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|swankmania_HDL|ComCtrl:ComCtrl0
iClk => iClk~0.IN3
iD[0] => iD[0]~8.IN1
iD[1] => iD[1]~7.IN1
iD[2] => iD[2]~6.IN1
iD[3] => iD[3]~5.IN1
iD[4] => iD[4]~4.IN1
iD[5] => iD[5]~3.IN1
iD[6] => iD[6]~2.IN1
iD[7] => iD[7]~1.IN1
iD[8] => iD[8]~0.IN1
iGo => iGo~0.IN2
iCmd => iCmd~0.IN1
oGo <= _Go.DB_MAX_OUTPUT_PORT_TYPE
iDone => always1~1.IN1
oColor[0] <= oColor~8.DB_MAX_OUTPUT_PORT_TYPE
oColor[1] <= oColor~7.DB_MAX_OUTPUT_PORT_TYPE
oColor[2] <= oColor~6.DB_MAX_OUTPUT_PORT_TYPE
oColor[3] <= oColor~5.DB_MAX_OUTPUT_PORT_TYPE
oColor[4] <= oColor~4.DB_MAX_OUTPUT_PORT_TYPE
oColor[5] <= oColor~3.DB_MAX_OUTPUT_PORT_TYPE
oColor[6] <= oColor~2.DB_MAX_OUTPUT_PORT_TYPE
oColor[7] <= oColor~1.DB_MAX_OUTPUT_PORT_TYPE
oColor[8] <= oColor~0.DB_MAX_OUTPUT_PORT_TYPE
oX0[0] <= _VertexBuf[0][0].DB_MAX_OUTPUT_PORT_TYPE
oX0[1] <= _VertexBuf[0][1].DB_MAX_OUTPUT_PORT_TYPE
oX0[2] <= _VertexBuf[0][2].DB_MAX_OUTPUT_PORT_TYPE
oX0[3] <= _VertexBuf[0][3].DB_MAX_OUTPUT_PORT_TYPE
oX0[4] <= _VertexBuf[0][4].DB_MAX_OUTPUT_PORT_TYPE
oX0[5] <= _VertexBuf[0][5].DB_MAX_OUTPUT_PORT_TYPE
oX0[6] <= _VertexBuf[0][6].DB_MAX_OUTPUT_PORT_TYPE
oX0[7] <= _VertexBuf[0][7].DB_MAX_OUTPUT_PORT_TYPE
oY0[0] <= _VertexBuf[1][0].DB_MAX_OUTPUT_PORT_TYPE
oY0[1] <= _VertexBuf[1][1].DB_MAX_OUTPUT_PORT_TYPE
oY0[2] <= _VertexBuf[1][2].DB_MAX_OUTPUT_PORT_TYPE
oY0[3] <= _VertexBuf[1][3].DB_MAX_OUTPUT_PORT_TYPE
oY0[4] <= _VertexBuf[1][4].DB_MAX_OUTPUT_PORT_TYPE
oY0[5] <= _VertexBuf[1][5].DB_MAX_OUTPUT_PORT_TYPE
oY0[6] <= _VertexBuf[1][6].DB_MAX_OUTPUT_PORT_TYPE
oY0[7] <= _VertexBuf[1][7].DB_MAX_OUTPUT_PORT_TYPE
oX1[0] <= _VertexBuf[2][0].DB_MAX_OUTPUT_PORT_TYPE
oX1[1] <= _VertexBuf[2][1].DB_MAX_OUTPUT_PORT_TYPE
oX1[2] <= _VertexBuf[2][2].DB_MAX_OUTPUT_PORT_TYPE
oX1[3] <= _VertexBuf[2][3].DB_MAX_OUTPUT_PORT_TYPE
oX1[4] <= _VertexBuf[2][4].DB_MAX_OUTPUT_PORT_TYPE
oX1[5] <= _VertexBuf[2][5].DB_MAX_OUTPUT_PORT_TYPE
oX1[6] <= _VertexBuf[2][6].DB_MAX_OUTPUT_PORT_TYPE
oX1[7] <= _VertexBuf[2][7].DB_MAX_OUTPUT_PORT_TYPE
oY1[0] <= _VertexBuf[3][0].DB_MAX_OUTPUT_PORT_TYPE
oY1[1] <= _VertexBuf[3][1].DB_MAX_OUTPUT_PORT_TYPE
oY1[2] <= _VertexBuf[3][2].DB_MAX_OUTPUT_PORT_TYPE
oY1[3] <= _VertexBuf[3][3].DB_MAX_OUTPUT_PORT_TYPE
oY1[4] <= _VertexBuf[3][4].DB_MAX_OUTPUT_PORT_TYPE
oY1[5] <= _VertexBuf[3][5].DB_MAX_OUTPUT_PORT_TYPE
oY1[6] <= _VertexBuf[3][6].DB_MAX_OUTPUT_PORT_TYPE
oY1[7] <= _VertexBuf[3][7].DB_MAX_OUTPUT_PORT_TYPE
oX2[0] <= <GND>
oX2[1] <= <GND>
oX2[2] <= <GND>
oX2[3] <= <GND>
oX2[4] <= <GND>
oX2[5] <= <GND>
oX2[6] <= <GND>
oX2[7] <= <GND>
oY2[0] <= <GND>
oY2[1] <= <GND>
oY2[2] <= <GND>
oY2[3] <= <GND>
oY2[4] <= <GND>
oY2[5] <= <GND>
oY2[6] <= <GND>
oY2[7] <= <GND>
oFlip <= _Flip.DB_MAX_OUTPUT_PORT_TYPE
oPolyline <= oPolyline~0.DB_MAX_OUTPUT_PORT_TYPE
oTriangle <= <GND>
oDbgFull <= ComFIFO:ComFIFO0.wrfull
oDbgFullPersistent <= _FullPersistent.DB_MAX_OUTPUT_PORT_TYPE
oDbgUsed[0] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[1] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[2] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[3] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[4] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[5] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[6] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[7] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[8] <= ComFIFO:ComFIFO0.wrusedw
oDbgUsed[9] <= ComFIFO:ComFIFO0.wrusedw
oDbgFIFO[0] <= FIFO_Q[0].DB_MAX_OUTPUT_PORT_TYPE
oDbgFIFO[1] <= FIFO_Q[1].DB_MAX_OUTPUT_PORT_TYPE
oDbgFIFO[2] <= FIFO_Q[2].DB_MAX_OUTPUT_PORT_TYPE
oDbgFIFO[3] <= FIFO_Q[3].DB_MAX_OUTPUT_PORT_TYPE
oDbgFIFO[4] <= ComFIFO:ComFIFO0.q
oDbgFIFO[5] <= ComFIFO:ComFIFO0.q
oDbgFIFO[6] <= ComFIFO:ComFIFO0.q
oDbgFIFO[7] <= ComFIFO:ComFIFO0.q
oDbgFIFO[8] <= ComFIFO:ComFIFO0.q
oDbgFIFO[9] <= ComFIFO:ComFIFO0.q
iDbgGo => iDbgGo~0.IN1
iDbgOK => ~NO_FANOUT~


|swankmania_HDL|ComCtrl:ComCtrl0|Debounce:Debounce0
iClk => _Bounce.CLK
iClk => _Q.CLK
iD => _Bounce.DATAIN
iD => _Q~0.IN1
oQ <= _Q.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|Debounce:Debounce1
iClk => _Bounce.CLK
iClk => _Q.CLK
iD => _Bounce.DATAIN
iD => _Q~0.IN1
oQ <= _Q.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0
data[0] => data[0]~9.IN1
data[1] => data[1]~8.IN1
data[2] => data[2]~7.IN1
data[3] => data[3]~6.IN1
data[4] => data[4]~5.IN1
data[5] => data[5]~4.IN1
data[6] => data[6]~3.IN1
data[7] => data[7]~2.IN1
data[8] => data[8]~1.IN1
data[9] => data[9]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component
data[0] => dcfifo_k1j1:auto_generated.data[0]
data[1] => dcfifo_k1j1:auto_generated.data[1]
data[2] => dcfifo_k1j1:auto_generated.data[2]
data[3] => dcfifo_k1j1:auto_generated.data[3]
data[4] => dcfifo_k1j1:auto_generated.data[4]
data[5] => dcfifo_k1j1:auto_generated.data[5]
data[6] => dcfifo_k1j1:auto_generated.data[6]
data[7] => dcfifo_k1j1:auto_generated.data[7]
data[8] => dcfifo_k1j1:auto_generated.data[8]
data[9] => dcfifo_k1j1:auto_generated.data[9]
q[0] <= dcfifo_k1j1:auto_generated.q[0]
q[1] <= dcfifo_k1j1:auto_generated.q[1]
q[2] <= dcfifo_k1j1:auto_generated.q[2]
q[3] <= dcfifo_k1j1:auto_generated.q[3]
q[4] <= dcfifo_k1j1:auto_generated.q[4]
q[5] <= dcfifo_k1j1:auto_generated.q[5]
q[6] <= dcfifo_k1j1:auto_generated.q[6]
q[7] <= dcfifo_k1j1:auto_generated.q[7]
q[8] <= dcfifo_k1j1:auto_generated.q[8]
q[9] <= dcfifo_k1j1:auto_generated.q[9]
rdclk => dcfifo_k1j1:auto_generated.rdclk
rdreq => dcfifo_k1j1:auto_generated.rdreq
wrclk => dcfifo_k1j1:auto_generated.wrclk
wrreq => dcfifo_k1j1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_k1j1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_k1j1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_k1j1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_k1j1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_k1j1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_k1j1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_k1j1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_k1j1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_k1j1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_k1j1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_k1j1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_k1j1:auto_generated.wrusedw[9]


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated
data[0] => altsyncram_amu:fifo_ram.data_a[0]
data[1] => altsyncram_amu:fifo_ram.data_a[1]
data[2] => altsyncram_amu:fifo_ram.data_a[2]
data[3] => altsyncram_amu:fifo_ram.data_a[3]
data[4] => altsyncram_amu:fifo_ram.data_a[4]
data[5] => altsyncram_amu:fifo_ram.data_a[5]
data[6] => altsyncram_amu:fifo_ram.data_a[6]
data[7] => altsyncram_amu:fifo_ram.data_a[7]
data[8] => altsyncram_amu:fifo_ram.data_a[8]
data[9] => altsyncram_amu:fifo_ram.data_a[9]
q[0] <= altsyncram_amu:fifo_ram.q_b[0]
q[1] <= altsyncram_amu:fifo_ram.q_b[1]
q[2] <= altsyncram_amu:fifo_ram.q_b[2]
q[3] <= altsyncram_amu:fifo_ram.q_b[3]
q[4] <= altsyncram_amu:fifo_ram.q_b[4]
q[5] <= altsyncram_amu:fifo_ram.q_b[5]
q[6] <= altsyncram_amu:fifo_ram.q_b[6]
q[7] <= altsyncram_amu:fifo_ram.q_b[7]
q[8] <= altsyncram_amu:fifo_ram.q_b[8]
q[9] <= altsyncram_amu:fifo_ram.q_b[9]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_amu:fifo_ram.clock1
rdclk => alt_synch_pipe_1r7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_e2c:wrptr_g1p.clock
wrclk => a_graycounter_d2c:wrptr_gp.clock
wrclk => altsyncram_amu:fifo_ram.clock0
wrclk => dffpipe_a09:ws_brp.clock
wrclk => dffpipe_a09:ws_bwp.clock
wrclk => alt_synch_pipe_gv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => counter_ffa10.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa10.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram
address_a[0] => altsyncram_6p81:altsyncram3.address_b[0]
address_a[1] => altsyncram_6p81:altsyncram3.address_b[1]
address_a[2] => altsyncram_6p81:altsyncram3.address_b[2]
address_a[3] => altsyncram_6p81:altsyncram3.address_b[3]
address_a[4] => altsyncram_6p81:altsyncram3.address_b[4]
address_a[5] => altsyncram_6p81:altsyncram3.address_b[5]
address_a[6] => altsyncram_6p81:altsyncram3.address_b[6]
address_a[7] => altsyncram_6p81:altsyncram3.address_b[7]
address_a[8] => altsyncram_6p81:altsyncram3.address_b[8]
address_a[9] => altsyncram_6p81:altsyncram3.address_b[9]
address_b[0] => altsyncram_6p81:altsyncram3.address_a[0]
address_b[1] => altsyncram_6p81:altsyncram3.address_a[1]
address_b[2] => altsyncram_6p81:altsyncram3.address_a[2]
address_b[3] => altsyncram_6p81:altsyncram3.address_a[3]
address_b[4] => altsyncram_6p81:altsyncram3.address_a[4]
address_b[5] => altsyncram_6p81:altsyncram3.address_a[5]
address_b[6] => altsyncram_6p81:altsyncram3.address_a[6]
address_b[7] => altsyncram_6p81:altsyncram3.address_a[7]
address_b[8] => altsyncram_6p81:altsyncram3.address_a[8]
address_b[9] => altsyncram_6p81:altsyncram3.address_a[9]
addressstall_b => altsyncram_6p81:altsyncram3.addressstall_a
clock0 => altsyncram_6p81:altsyncram3.clock1
clock1 => altsyncram_6p81:altsyncram3.clock0
data_a[0] => altsyncram_6p81:altsyncram3.data_b[0]
data_a[1] => altsyncram_6p81:altsyncram3.data_b[1]
data_a[2] => altsyncram_6p81:altsyncram3.data_b[2]
data_a[3] => altsyncram_6p81:altsyncram3.data_b[3]
data_a[4] => altsyncram_6p81:altsyncram3.data_b[4]
data_a[5] => altsyncram_6p81:altsyncram3.data_b[5]
data_a[6] => altsyncram_6p81:altsyncram3.data_b[6]
data_a[7] => altsyncram_6p81:altsyncram3.data_b[7]
data_a[8] => altsyncram_6p81:altsyncram3.data_b[8]
data_a[9] => altsyncram_6p81:altsyncram3.data_b[9]
q_b[0] <= altsyncram_6p81:altsyncram3.q_a[0]
q_b[1] <= altsyncram_6p81:altsyncram3.q_a[1]
q_b[2] <= altsyncram_6p81:altsyncram3.q_a[2]
q_b[3] <= altsyncram_6p81:altsyncram3.q_a[3]
q_b[4] <= altsyncram_6p81:altsyncram3.q_a[4]
q_b[5] <= altsyncram_6p81:altsyncram3.q_a[5]
q_b[6] <= altsyncram_6p81:altsyncram3.q_a[6]
q_b[7] <= altsyncram_6p81:altsyncram3.q_a[7]
q_b[8] <= altsyncram_6p81:altsyncram3.q_a[8]
q_b[9] <= altsyncram_6p81:altsyncram3.q_a[9]
wren_a => altsyncram_6p81:altsyncram3.wren_b


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[9] => ram_block4a0.PORTAADDR9
address_a[9] => ram_block4a1.PORTAADDR9
address_a[9] => ram_block4a2.PORTAADDR9
address_a[9] => ram_block4a3.PORTAADDR9
address_a[9] => ram_block4a4.PORTAADDR9
address_a[9] => ram_block4a5.PORTAADDR9
address_a[9] => ram_block4a6.PORTAADDR9
address_a[9] => ram_block4a7.PORTAADDR9
address_a[9] => ram_block4a8.PORTAADDR9
address_a[9] => ram_block4a9.PORTAADDR9
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[9] => ram_block4a0.PORTBADDR9
address_b[9] => ram_block4a1.PORTBADDR9
address_b[9] => ram_block4a2.PORTBADDR9
address_b[9] => ram_block4a3.PORTBADDR9
address_b[9] => ram_block4a4.PORTBADDR9
address_b[9] => ram_block4a5.PORTBADDR9
address_b[9] => ram_block4a6.PORTBADDR9
address_b[9] => ram_block4a7.PORTBADDR9
address_b[9] => ram_block4a8.PORTBADDR9
address_b[9] => ram_block4a9.PORTBADDR9
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_7ub:rdaclr
clock => dffe5a[0].CLK
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_1r7:rs_dgwp
clock => dffpipe_c09:dffpipe3.clock
d[0] => dffpipe_c09:dffpipe3.d[0]
d[1] => dffpipe_c09:dffpipe3.d[1]
d[2] => dffpipe_c09:dffpipe3.d[2]
d[3] => dffpipe_c09:dffpipe3.d[3]
d[4] => dffpipe_c09:dffpipe3.d[4]
d[5] => dffpipe_c09:dffpipe3.d[5]
d[6] => dffpipe_c09:dffpipe3.d[6]
d[7] => dffpipe_c09:dffpipe3.d[7]
d[8] => dffpipe_c09:dffpipe3.d[8]
d[9] => dffpipe_c09:dffpipe3.d[9]
d[10] => dffpipe_c09:dffpipe3.d[10]
q[0] <= dffpipe_c09:dffpipe3.q[0]
q[1] <= dffpipe_c09:dffpipe3.q[1]
q[2] <= dffpipe_c09:dffpipe3.q[2]
q[3] <= dffpipe_c09:dffpipe3.q[3]
q[4] <= dffpipe_c09:dffpipe3.q[4]
q[5] <= dffpipe_c09:dffpipe3.q[5]
q[6] <= dffpipe_c09:dffpipe3.q[6]
q[7] <= dffpipe_c09:dffpipe3.q[7]
q[8] <= dffpipe_c09:dffpipe3.q[8]
q[9] <= dffpipe_c09:dffpipe3.q[9]
q[10] <= dffpipe_c09:dffpipe3.q[10]


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_1r7:rs_dgwp|dffpipe_c09:dffpipe3
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_gv7:ws_dgrp
clock => dffpipe_d09:dffpipe5.clock
d[0] => dffpipe_d09:dffpipe5.d[0]
d[1] => dffpipe_d09:dffpipe5.d[1]
d[2] => dffpipe_d09:dffpipe5.d[2]
d[3] => dffpipe_d09:dffpipe5.d[3]
d[4] => dffpipe_d09:dffpipe5.d[4]
d[5] => dffpipe_d09:dffpipe5.d[5]
d[6] => dffpipe_d09:dffpipe5.d[6]
d[7] => dffpipe_d09:dffpipe5.d[7]
d[8] => dffpipe_d09:dffpipe5.d[8]
d[9] => dffpipe_d09:dffpipe5.d[9]
d[10] => dffpipe_d09:dffpipe5.d[10]
q[0] <= dffpipe_d09:dffpipe5.q[0]
q[1] <= dffpipe_d09:dffpipe5.q[1]
q[2] <= dffpipe_d09:dffpipe5.q[2]
q[3] <= dffpipe_d09:dffpipe5.q[3]
q[4] <= dffpipe_d09:dffpipe5.q[4]
q[5] <= dffpipe_d09:dffpipe5.q[5]
q[6] <= dffpipe_d09:dffpipe5.q[6]
q[7] <= dffpipe_d09:dffpipe5.q[7]
q[8] <= dffpipe_d09:dffpipe5.q[8]
q[9] <= dffpipe_d09:dffpipe5.q[9]
q[10] <= dffpipe_d09:dffpipe5.q[10]


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_gv7:ws_dgrp|dffpipe_d09:dffpipe5
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ComCtrl:ComCtrl0|CmdDecoder:CmdDecoder0
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
eq00 <= lpm_decode:lpm_decode_component.eq
eq01 <= lpm_decode:lpm_decode_component.eq
eq02 <= lpm_decode:lpm_decode_component.eq
eq03 <= lpm_decode:lpm_decode_component.eq
eq04 <= lpm_decode:lpm_decode_component.eq
eq05 <= lpm_decode:lpm_decode_component.eq
eq06 <= lpm_decode:lpm_decode_component.eq
eq07 <= lpm_decode:lpm_decode_component.eq
eq08 <= lpm_decode:lpm_decode_component.eq
eq09 <= lpm_decode:lpm_decode_component.eq
eq0a <= lpm_decode:lpm_decode_component.eq
eq0b <= lpm_decode:lpm_decode_component.eq
eq0c <= lpm_decode:lpm_decode_component.eq
eq0d <= lpm_decode:lpm_decode_component.eq
eq0e <= lpm_decode:lpm_decode_component.eq
eq0f <= lpm_decode:lpm_decode_component.eq


|swankmania_HDL|ComCtrl:ComCtrl0|CmdDecoder:CmdDecoder0|lpm_decode:lpm_decode_component
data[0] => decode_c8f:auto_generated.data[0]
data[1] => decode_c8f:auto_generated.data[1]
data[2] => decode_c8f:auto_generated.data[2]
data[3] => decode_c8f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_c8f:auto_generated.eq[0]
eq[1] <= decode_c8f:auto_generated.eq[1]
eq[2] <= decode_c8f:auto_generated.eq[2]
eq[3] <= decode_c8f:auto_generated.eq[3]
eq[4] <= decode_c8f:auto_generated.eq[4]
eq[5] <= decode_c8f:auto_generated.eq[5]
eq[6] <= decode_c8f:auto_generated.eq[6]
eq[7] <= decode_c8f:auto_generated.eq[7]
eq[8] <= decode_c8f:auto_generated.eq[8]
eq[9] <= decode_c8f:auto_generated.eq[9]
eq[10] <= decode_c8f:auto_generated.eq[10]
eq[11] <= decode_c8f:auto_generated.eq[11]
eq[12] <= decode_c8f:auto_generated.eq[12]
eq[13] <= decode_c8f:auto_generated.eq[13]
eq[14] <= decode_c8f:auto_generated.eq[14]
eq[15] <= decode_c8f:auto_generated.eq[15]


|swankmania_HDL|ComCtrl:ComCtrl0|CmdDecoder:CmdDecoder0|lpm_decode:lpm_decode_component|decode_c8f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode122w[1].IN1
data[0] => w_anode142w[1].IN1
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode41w[1].IN1
data[0] => w_anode61w[1].IN1
data[0] => w_anode81w[1].IN1
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ACX705AKM_Ctrl:ACX705AKM_Ctrl0
iClk100 => iClk100~0.IN1
iClk16 => _MCK8.CLK
oVsync <= _Vsync.DB_MAX_OUTPUT_PORT_TYPE
oHsync <= _Hsync.DB_MAX_OUTPUT_PORT_TYPE
oSD <= <VCC>
oMCK <= _MCK.DB_MAX_OUTPUT_PORT_TYPE
oAdr[0] <= _DotCnt100[0].DB_MAX_OUTPUT_PORT_TYPE
oAdr[1] <= _DotCnt100[1].DB_MAX_OUTPUT_PORT_TYPE
oAdr[2] <= _DotCnt100[2].DB_MAX_OUTPUT_PORT_TYPE
oAdr[3] <= _DotCnt100[3].DB_MAX_OUTPUT_PORT_TYPE
oAdr[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
oAdr[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0
iClk => _Bounce.CLK
iClk => _Q.CLK
iD => _Bounce.DATAIN
iD => _Q~0.IN1
oQ <= _Q.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|FrameCtrl:FrameCtrl0
iClk => _Face0.CLK
iFlipGo => always0~0.IN0
iFlip => always0~0.IN1
iClk0 => ~NO_FANOUT~
iAdr0[0] => oSRAM_A~15.DATAA
iAdr0[0] => FrameA_Adr~15.DATAB
iAdr0[1] => oSRAM_A~14.DATAA
iAdr0[1] => FrameA_Adr~14.DATAB
iAdr0[2] => oSRAM_A~13.DATAA
iAdr0[2] => FrameA_Adr~13.DATAB
iAdr0[3] => oSRAM_A~12.DATAA
iAdr0[3] => FrameA_Adr~12.DATAB
iAdr0[4] => oSRAM_A~11.DATAA
iAdr0[4] => FrameA_Adr~11.DATAB
iAdr0[5] => oSRAM_A~10.DATAA
iAdr0[5] => FrameA_Adr~10.DATAB
iAdr0[6] => oSRAM_A~9.DATAA
iAdr0[6] => FrameA_Adr~9.DATAB
iAdr0[7] => oSRAM_A~8.DATAA
iAdr0[7] => FrameA_Adr~8.DATAB
iAdr0[8] => oSRAM_A~7.DATAA
iAdr0[8] => FrameA_Adr~7.DATAB
iAdr0[9] => oSRAM_A~6.DATAA
iAdr0[9] => FrameA_Adr~6.DATAB
iAdr0[10] => oSRAM_A~5.DATAA
iAdr0[10] => FrameA_Adr~5.DATAB
iAdr0[11] => oSRAM_A~4.DATAA
iAdr0[11] => FrameA_Adr~4.DATAB
iAdr0[12] => oSRAM_A~3.DATAA
iAdr0[12] => FrameA_Adr~3.DATAB
iAdr0[13] => oSRAM_A~2.DATAA
iAdr0[13] => FrameA_Adr~2.DATAB
iAdr0[14] => oSRAM_A~1.DATAA
iAdr0[14] => FrameA_Adr~1.DATAB
iAdr0[15] => oSRAM_A~0.DATAA
iAdr0[15] => FrameA_Adr~0.DATAB
iD0[0] => ioSRAM_IO~40.DATAA
iD0[0] => FrameA_D~8.DATAB
iD0[1] => ioSRAM_IO~39.DATAA
iD0[1] => FrameA_D~7.DATAB
iD0[2] => ioSRAM_IO~38.DATAA
iD0[2] => FrameA_D~6.DATAB
iD0[3] => ioSRAM_IO~37.DATAA
iD0[3] => FrameA_D~5.DATAB
iD0[4] => ioSRAM_IO~36.DATAA
iD0[4] => FrameA_D~4.DATAB
iD0[5] => ioSRAM_IO~35.DATAA
iD0[5] => FrameA_D~3.DATAB
iD0[6] => ioSRAM_IO~34.DATAA
iD0[6] => FrameA_D~2.DATAB
iD0[7] => ioSRAM_IO~33.DATAA
iD0[7] => FrameA_D~1.DATAB
iD0[8] => ioSRAM_IO~32.DATAA
iD0[8] => FrameA_D~0.DATAB
oQ0[0] <= oQ0~8.DB_MAX_OUTPUT_PORT_TYPE
oQ0[1] <= oQ0~7.DB_MAX_OUTPUT_PORT_TYPE
oQ0[2] <= oQ0~6.DB_MAX_OUTPUT_PORT_TYPE
oQ0[3] <= oQ0~5.DB_MAX_OUTPUT_PORT_TYPE
oQ0[4] <= oQ0~4.DB_MAX_OUTPUT_PORT_TYPE
oQ0[5] <= oQ0~3.DB_MAX_OUTPUT_PORT_TYPE
oQ0[6] <= oQ0~2.DB_MAX_OUTPUT_PORT_TYPE
oQ0[7] <= oQ0~1.DB_MAX_OUTPUT_PORT_TYPE
oQ0[8] <= oQ0~0.DB_MAX_OUTPUT_PORT_TYPE
iWrEn0 => FrameA_WrEn~0.DATAB
iWrEn0 => oSRAM_WE_~0.DATAA
iClk1 => iClk1~0.IN2
iAdr1[0] => oSRAM_A~15.DATAB
iAdr1[0] => FrameA_Adr~15.DATAA
iAdr1[1] => oSRAM_A~14.DATAB
iAdr1[1] => FrameA_Adr~14.DATAA
iAdr1[2] => oSRAM_A~13.DATAB
iAdr1[2] => FrameA_Adr~13.DATAA
iAdr1[3] => oSRAM_A~12.DATAB
iAdr1[3] => FrameA_Adr~12.DATAA
iAdr1[4] => oSRAM_A~11.DATAB
iAdr1[4] => FrameA_Adr~11.DATAA
iAdr1[5] => oSRAM_A~10.DATAB
iAdr1[5] => FrameA_Adr~10.DATAA
iAdr1[6] => oSRAM_A~9.DATAB
iAdr1[6] => FrameA_Adr~9.DATAA
iAdr1[7] => oSRAM_A~8.DATAB
iAdr1[7] => FrameA_Adr~8.DATAA
iAdr1[8] => oSRAM_A~7.DATAB
iAdr1[8] => FrameA_Adr~7.DATAA
iAdr1[9] => oSRAM_A~6.DATAB
iAdr1[9] => FrameA_Adr~6.DATAA
iAdr1[10] => oSRAM_A~5.DATAB
iAdr1[10] => FrameA_Adr~5.DATAA
iAdr1[11] => oSRAM_A~4.DATAB
iAdr1[11] => FrameA_Adr~4.DATAA
iAdr1[12] => oSRAM_A~3.DATAB
iAdr1[12] => FrameA_Adr~3.DATAA
iAdr1[13] => oSRAM_A~2.DATAB
iAdr1[13] => FrameA_Adr~2.DATAA
iAdr1[14] => oSRAM_A~1.DATAB
iAdr1[14] => FrameA_Adr~1.DATAA
iAdr1[15] => oSRAM_A~0.DATAB
iAdr1[15] => FrameA_Adr~0.DATAA
iD1[0] => ioSRAM_IO~40.DATAB
iD1[0] => FrameA_D~8.DATAA
iD1[1] => ioSRAM_IO~39.DATAB
iD1[1] => FrameA_D~7.DATAA
iD1[2] => ioSRAM_IO~38.DATAB
iD1[2] => FrameA_D~6.DATAA
iD1[3] => ioSRAM_IO~37.DATAB
iD1[3] => FrameA_D~5.DATAA
iD1[4] => ioSRAM_IO~36.DATAB
iD1[4] => FrameA_D~4.DATAA
iD1[5] => ioSRAM_IO~35.DATAB
iD1[5] => FrameA_D~3.DATAA
iD1[6] => ioSRAM_IO~34.DATAB
iD1[6] => FrameA_D~2.DATAA
iD1[7] => ioSRAM_IO~33.DATAB
iD1[7] => FrameA_D~1.DATAA
iD1[8] => ioSRAM_IO~32.DATAB
iD1[8] => FrameA_D~0.DATAA
oQ1[0] <= oQ1~8.DB_MAX_OUTPUT_PORT_TYPE
oQ1[1] <= oQ1~7.DB_MAX_OUTPUT_PORT_TYPE
oQ1[2] <= oQ1~6.DB_MAX_OUTPUT_PORT_TYPE
oQ1[3] <= oQ1~5.DB_MAX_OUTPUT_PORT_TYPE
oQ1[4] <= oQ1~4.DB_MAX_OUTPUT_PORT_TYPE
oQ1[5] <= oQ1~3.DB_MAX_OUTPUT_PORT_TYPE
oQ1[6] <= oQ1~2.DB_MAX_OUTPUT_PORT_TYPE
oQ1[7] <= oQ1~1.DB_MAX_OUTPUT_PORT_TYPE
oQ1[8] <= oQ1~0.DB_MAX_OUTPUT_PORT_TYPE
iWrEn1 => FrameA_WrEn~0.DATAA
iWrEn1 => oSRAM_WE_~0.DATAB
oSRAM_A[0] <= oSRAM_A~15.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[1] <= oSRAM_A~14.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[2] <= oSRAM_A~13.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[3] <= oSRAM_A~12.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[4] <= oSRAM_A~11.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[5] <= oSRAM_A~10.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[6] <= oSRAM_A~9.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[7] <= oSRAM_A~8.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[8] <= oSRAM_A~7.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[9] <= oSRAM_A~6.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[10] <= oSRAM_A~5.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[11] <= oSRAM_A~4.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[12] <= oSRAM_A~3.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[13] <= oSRAM_A~2.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[14] <= oSRAM_A~1.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[15] <= oSRAM_A~0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[16] <= <GND>
oSRAM_A[17] <= <GND>
ioSRAM_IO[0] <= ioSRAM_IO[0]~3
ioSRAM_IO[1] <= ioSRAM_IO[1]~2
ioSRAM_IO[2] <= ioSRAM_IO[2]~1
ioSRAM_IO[3] <= ioSRAM_IO[3]~0
ioSRAM_IO[4] <= ioSRAM_IO[4]~4
ioSRAM_IO[5] <= ioSRAM_IO[5]~5
ioSRAM_IO[6] <= ioSRAM_IO[6]~6
ioSRAM_IO[7] <= ioSRAM_IO[7]~7
ioSRAM_IO[8] <= ioSRAM_IO[8]~8
ioSRAM_IO[9] <= ioSRAM_IO[9]~9
ioSRAM_IO[10] <= ioSRAM_IO[10]~10
ioSRAM_IO[11] <= ioSRAM_IO[11]~11
ioSRAM_IO[12] <= ioSRAM_IO[12]~12
ioSRAM_IO[13] <= ioSRAM_IO[13]~13
ioSRAM_IO[14] <= ioSRAM_IO[14]~14
ioSRAM_IO[15] <= ioSRAM_IO[15]~15
oSRAM_CE_ <= <GND>
oSRAM_WE_ <= oSRAM_WE_~0.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_LB_ <= <GND>
oSRAM_UB_ <= <GND>
oSRAM_OE_ <= <GND>


|swankmania_HDL|FrameCtrl:FrameCtrl0|FrameA:FrameA0
address[0] => address[0]~15.IN1
address[1] => address[1]~14.IN1
address[2] => address[2]~13.IN1
address[3] => address[3]~12.IN1
address[4] => address[4]~11.IN1
address[5] => address[5]~10.IN1
address[6] => address[6]~9.IN1
address[7] => address[7]~8.IN1
address[8] => address[8]~7.IN1
address[9] => address[9]~6.IN1
address[10] => address[10]~5.IN1
address[11] => address[11]~4.IN1
address[12] => address[12]~3.IN1
address[13] => address[13]~2.IN1
address[14] => address[14]~1.IN1
address[15] => address[15]~0.IN1
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
inclock => inclock~0.IN1
outclock => outclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|swankmania_HDL|FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component
wren_a => altsyncram_00b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_00b1:auto_generated.data_a[0]
data_a[1] => altsyncram_00b1:auto_generated.data_a[1]
data_a[2] => altsyncram_00b1:auto_generated.data_a[2]
data_a[3] => altsyncram_00b1:auto_generated.data_a[3]
data_a[4] => altsyncram_00b1:auto_generated.data_a[4]
data_a[5] => altsyncram_00b1:auto_generated.data_a[5]
data_a[6] => altsyncram_00b1:auto_generated.data_a[6]
data_a[7] => altsyncram_00b1:auto_generated.data_a[7]
data_a[8] => altsyncram_00b1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00b1:auto_generated.address_a[0]
address_a[1] => altsyncram_00b1:auto_generated.address_a[1]
address_a[2] => altsyncram_00b1:auto_generated.address_a[2]
address_a[3] => altsyncram_00b1:auto_generated.address_a[3]
address_a[4] => altsyncram_00b1:auto_generated.address_a[4]
address_a[5] => altsyncram_00b1:auto_generated.address_a[5]
address_a[6] => altsyncram_00b1:auto_generated.address_a[6]
address_a[7] => altsyncram_00b1:auto_generated.address_a[7]
address_a[8] => altsyncram_00b1:auto_generated.address_a[8]
address_a[9] => altsyncram_00b1:auto_generated.address_a[9]
address_a[10] => altsyncram_00b1:auto_generated.address_a[10]
address_a[11] => altsyncram_00b1:auto_generated.address_a[11]
address_a[12] => altsyncram_00b1:auto_generated.address_a[12]
address_a[13] => altsyncram_00b1:auto_generated.address_a[13]
address_a[14] => altsyncram_00b1:auto_generated.address_a[14]
address_a[15] => altsyncram_00b1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00b1:auto_generated.clock0
clock1 => altsyncram_00b1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_00b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_00b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_00b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_00b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_00b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_00b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_00b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_00b1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|swankmania_HDL|FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_jpa:decode3.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_jpa:decode3.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_jpa:decode3.data[2]
address_a[15] => address_reg_a[3].DATAIN
address_a[15] => decode_jpa:decode3.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => out_address_reg_a[3].CLK
clock1 => out_address_reg_a[2].CLK
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a45.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[0] => ram_block1a63.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a46.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[1] => ram_block1a64.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a47.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[2] => ram_block1a65.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a30.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a48.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[3] => ram_block1a66.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a31.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a49.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[4] => ram_block1a67.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a32.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a50.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
data_a[5] => ram_block1a68.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[6] => ram_block1a33.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a51.PORTADATAIN
data_a[6] => ram_block1a60.PORTADATAIN
data_a[6] => ram_block1a69.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[7] => ram_block1a34.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a52.PORTADATAIN
data_a[7] => ram_block1a61.PORTADATAIN
data_a[7] => ram_block1a70.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
data_a[8] => ram_block1a35.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a53.PORTADATAIN
data_a[8] => ram_block1a62.PORTADATAIN
data_a[8] => ram_block1a71.PORTADATAIN
data_a[8] => ram_block1a80.PORTADATAIN
data_a[8] => ram_block1a89.PORTADATAIN
q_a[0] <= mux_4kb:mux2.result[0]
q_a[1] <= mux_4kb:mux2.result[1]
q_a[2] <= mux_4kb:mux2.result[2]
q_a[3] <= mux_4kb:mux2.result[3]
q_a[4] <= mux_4kb:mux2.result[4]
q_a[5] <= mux_4kb:mux2.result[5]
q_a[6] <= mux_4kb:mux2.result[6]
q_a[7] <= mux_4kb:mux2.result[7]
q_a[8] <= mux_4kb:mux2.result[8]
wren_a => decode_jpa:decode3.enable


|swankmania_HDL|FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1217w[1].IN1
data[0] => w_anode1237w[1].IN1
data[0] => w_anode1267w[1].IN1
data[0] => w_anode1287w[1].IN1
data[0] => w_anode1307w[1].IN1
data[0] => w_anode1327w[1].IN1
data[1] => w_anode1187w[2].IN1
data[1] => w_anode1197w[2].IN1
data[1] => w_anode1227w[2].IN1
data[1] => w_anode1237w[2].IN1
data[1] => w_anode1277w[2].IN1
data[1] => w_anode1287w[2].IN1
data[1] => w_anode1317w[2].IN1
data[1] => w_anode1327w[2].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode1227w[3].IN1
data[2] => w_anode1237w[3].IN1
data[2] => w_anode1297w[3].IN1
data[2] => w_anode1307w[3].IN1
data[2] => w_anode1317w[3].IN1
data[2] => w_anode1327w[3].IN1
data[3] => w_anode1249w[1].IN1
enable => w_anode1151w[1].IN0
enable => w_anode1249w[1].IN0
eq[0] <= w_anode1160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1256w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1267w[3].DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|mux_4kb:mux2
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|Line:Line0
iClk => _WrEn.CLK
iClk => _Done.CLK
iClk => _dx[8].CLK
iClk => _dx[7].CLK
iClk => _dx[6].CLK
iClk => _dx[5].CLK
iClk => _dx[4].CLK
iClk => _dx[3].CLK
iClk => _dx[2].CLK
iClk => _dx[1].CLK
iClk => _dx[0].CLK
iClk => _dy[8].CLK
iClk => _dy[7].CLK
iClk => _dy[6].CLK
iClk => _dy[5].CLK
iClk => _dy[4].CLK
iClk => _dy[3].CLK
iClk => _dy[2].CLK
iClk => _dy[1].CLK
iClk => _dy[0].CLK
iClk => _Err[8].CLK
iClk => _Err[7].CLK
iClk => _Err[6].CLK
iClk => _Err[5].CLK
iClk => _Err[4].CLK
iClk => _Err[3].CLK
iClk => _Err[2].CLK
iClk => _Err[1].CLK
iClk => _Err[0].CLK
iClk => _Y[8].CLK
iClk => _Y[7].CLK
iClk => _Y[6].CLK
iClk => _Y[5].CLK
iClk => _Y[4].CLK
iClk => _Y[3].CLK
iClk => _Y[2].CLK
iClk => _Y[1].CLK
iClk => _Y[0].CLK
iClk => _X[8].CLK
iClk => _X[7].CLK
iClk => _X[6].CLK
iClk => _X[5].CLK
iClk => _X[4].CLK
iClk => _X[3].CLK
iClk => _X[2].CLK
iClk => _X[1].CLK
iClk => _X[0].CLK
iClk => _LastStep[8].CLK
iClk => _LastStep[7].CLK
iClk => _LastStep[6].CLK
iClk => _LastStep[5].CLK
iClk => _LastStep[4].CLK
iClk => _LastStep[3].CLK
iClk => _LastStep[2].CLK
iClk => _LastStep[1].CLK
iClk => _LastStep[0].CLK
iClk => _AddrX[7].CLK
iClk => _AddrX[6].CLK
iClk => _AddrX[5].CLK
iClk => _AddrX[4].CLK
iClk => _AddrX[3].CLK
iClk => _AddrX[2].CLK
iClk => _AddrX[1].CLK
iClk => _AddrX[0].CLK
iClk => _AddrY[7].CLK
iClk => _AddrY[6].CLK
iClk => _AddrY[5].CLK
iClk => _AddrY[4].CLK
iClk => _AddrY[3].CLK
iClk => _AddrY[2].CLK
iClk => _AddrY[1].CLK
iClk => _AddrY[0].CLK
iClk => _NegativeYStep.CLK
iGo => _WrEn~0.OUTPUTSELECT
iGo => _AddrY~47.OUTPUTSELECT
iGo => _AddrY~46.OUTPUTSELECT
iGo => _AddrY~45.OUTPUTSELECT
iGo => _AddrY~44.OUTPUTSELECT
iGo => _AddrY~43.OUTPUTSELECT
iGo => _AddrY~42.OUTPUTSELECT
iGo => _AddrY~41.OUTPUTSELECT
iGo => _AddrY~40.OUTPUTSELECT
iGo => _AddrX~47.OUTPUTSELECT
iGo => _AddrX~46.OUTPUTSELECT
iGo => _AddrX~45.OUTPUTSELECT
iGo => _AddrX~44.OUTPUTSELECT
iGo => _AddrX~43.OUTPUTSELECT
iGo => _AddrX~42.OUTPUTSELECT
iGo => _AddrX~41.OUTPUTSELECT
iGo => _AddrX~40.OUTPUTSELECT
iGo => _X~17.OUTPUTSELECT
iGo => _X~16.OUTPUTSELECT
iGo => _X~15.OUTPUTSELECT
iGo => _X~14.OUTPUTSELECT
iGo => _X~13.OUTPUTSELECT
iGo => _X~12.OUTPUTSELECT
iGo => _X~11.OUTPUTSELECT
iGo => _X~10.OUTPUTSELECT
iGo => _X~9.OUTPUTSELECT
iGo => _Y~35.OUTPUTSELECT
iGo => _Y~34.OUTPUTSELECT
iGo => _Y~33.OUTPUTSELECT
iGo => _Y~32.OUTPUTSELECT
iGo => _Y~31.OUTPUTSELECT
iGo => _Y~30.OUTPUTSELECT
iGo => _Y~29.OUTPUTSELECT
iGo => _Y~28.OUTPUTSELECT
iGo => _Y~27.OUTPUTSELECT
iGo => _Err~53.OUTPUTSELECT
iGo => _Err~52.OUTPUTSELECT
iGo => _Err~51.OUTPUTSELECT
iGo => _Err~50.OUTPUTSELECT
iGo => _Err~49.OUTPUTSELECT
iGo => _Err~48.OUTPUTSELECT
iGo => _Err~47.OUTPUTSELECT
iGo => _Err~46.OUTPUTSELECT
iGo => _Err~45.OUTPUTSELECT
iGo => _Done~2.OUTPUTSELECT
iGo => _NegativeYStep.ENA
iGo => _LastStep[0].ENA
iGo => _LastStep[1].ENA
iGo => _LastStep[2].ENA
iGo => _LastStep[3].ENA
iGo => _LastStep[4].ENA
iGo => _LastStep[5].ENA
iGo => _LastStep[6].ENA
iGo => _LastStep[7].ENA
iGo => _LastStep[8].ENA
iGo => _dy[0].ENA
iGo => _dy[1].ENA
iGo => _dy[2].ENA
iGo => _dy[3].ENA
iGo => _dy[4].ENA
iGo => _dy[5].ENA
iGo => _dy[6].ENA
iGo => _dy[7].ENA
iGo => _dy[8].ENA
iGo => _dx[0].ENA
iGo => _dx[1].ENA
iGo => _dx[2].ENA
iGo => _dx[3].ENA
iGo => _dx[4].ENA
iGo => _dx[5].ENA
iGo => _dx[6].ENA
iGo => _dx[7].ENA
iGo => _dx[8].ENA
oDone <= _Done.DB_MAX_OUTPUT_PORT_TYPE
iX0[0] => _AddrY~15.DATAB
iX0[0] => _AddrX~7.DATAA
iX0[0] => _LastStep~7.DATAB
iX0[0] => Add16.IN64
iX0[0] => LessThan7.IN10
iX0[0] => LessThan6.IN10
iX0[0] => LessThan5.IN10
iX0[0] => Add1.IN18
iX0[0] => LessThan0.IN10
iX0[0] => Add7.IN56
iX0[0] => Add0.IN10
iX0[1] => _AddrY~14.DATAB
iX0[1] => _AddrX~6.DATAA
iX0[1] => _LastStep~6.DATAB
iX0[1] => Add16.IN63
iX0[1] => LessThan7.IN9
iX0[1] => LessThan6.IN9
iX0[1] => LessThan5.IN9
iX0[1] => Add1.IN17
iX0[1] => LessThan0.IN9
iX0[1] => Add7.IN55
iX0[1] => Add0.IN9
iX0[2] => _AddrY~13.DATAB
iX0[2] => _AddrX~5.DATAA
iX0[2] => _LastStep~5.DATAB
iX0[2] => Add16.IN62
iX0[2] => LessThan7.IN8
iX0[2] => LessThan6.IN8
iX0[2] => LessThan5.IN8
iX0[2] => Add1.IN16
iX0[2] => LessThan0.IN8
iX0[2] => Add7.IN54
iX0[2] => Add0.IN8
iX0[3] => _AddrY~12.DATAB
iX0[3] => _AddrX~4.DATAA
iX0[3] => _LastStep~4.DATAB
iX0[3] => Add16.IN61
iX0[3] => LessThan7.IN7
iX0[3] => LessThan6.IN7
iX0[3] => LessThan5.IN7
iX0[3] => Add1.IN15
iX0[3] => LessThan0.IN7
iX0[3] => Add7.IN53
iX0[3] => Add0.IN7
iX0[4] => _AddrY~11.DATAB
iX0[4] => _AddrX~3.DATAA
iX0[4] => _LastStep~3.DATAB
iX0[4] => Add16.IN60
iX0[4] => LessThan7.IN6
iX0[4] => LessThan6.IN6
iX0[4] => LessThan5.IN6
iX0[4] => Add1.IN14
iX0[4] => LessThan0.IN6
iX0[4] => Add7.IN52
iX0[4] => Add0.IN6
iX0[5] => _AddrY~10.DATAB
iX0[5] => _AddrX~2.DATAA
iX0[5] => _LastStep~2.DATAB
iX0[5] => Add16.IN59
iX0[5] => LessThan7.IN5
iX0[5] => LessThan6.IN5
iX0[5] => LessThan5.IN5
iX0[5] => Add1.IN13
iX0[5] => LessThan0.IN5
iX0[5] => Add7.IN51
iX0[5] => Add0.IN5
iX0[6] => _AddrY~9.DATAB
iX0[6] => _AddrX~1.DATAA
iX0[6] => _LastStep~1.DATAB
iX0[6] => Add16.IN58
iX0[6] => LessThan7.IN4
iX0[6] => LessThan6.IN4
iX0[6] => LessThan5.IN4
iX0[6] => Add1.IN12
iX0[6] => LessThan0.IN4
iX0[6] => Add7.IN50
iX0[6] => Add0.IN4
iX0[7] => _AddrY~8.DATAB
iX0[7] => _AddrX~0.DATAA
iX0[7] => _LastStep~0.DATAB
iX0[7] => Add16.IN57
iX0[7] => LessThan7.IN3
iX0[7] => LessThan6.IN3
iX0[7] => LessThan5.IN3
iX0[7] => Add1.IN11
iX0[7] => LessThan0.IN3
iX0[7] => Add7.IN49
iX0[7] => Add0.IN3
iY0[0] => _LastStep~23.DATAB
iY0[0] => _AddrX~15.DATAB
iY0[0] => _AddrY~7.DATAA
iY0[0] => LessThan8.IN10
iY0[0] => Add10.IN64
iY0[0] => LessThan4.IN10
iY0[0] => LessThan3.IN10
iY0[0] => Add3.IN18
iY0[0] => LessThan1.IN10
iY0[0] => Add13.IN56
iY0[0] => Add2.IN10
iY0[1] => _LastStep~22.DATAB
iY0[1] => _AddrX~14.DATAB
iY0[1] => _AddrY~6.DATAA
iY0[1] => LessThan8.IN9
iY0[1] => Add10.IN63
iY0[1] => LessThan4.IN9
iY0[1] => LessThan3.IN9
iY0[1] => Add3.IN17
iY0[1] => LessThan1.IN9
iY0[1] => Add13.IN55
iY0[1] => Add2.IN9
iY0[2] => _LastStep~21.DATAB
iY0[2] => _AddrX~13.DATAB
iY0[2] => _AddrY~5.DATAA
iY0[2] => LessThan8.IN8
iY0[2] => Add10.IN62
iY0[2] => LessThan4.IN8
iY0[2] => LessThan3.IN8
iY0[2] => Add3.IN16
iY0[2] => LessThan1.IN8
iY0[2] => Add13.IN54
iY0[2] => Add2.IN8
iY0[3] => _LastStep~20.DATAB
iY0[3] => _AddrX~12.DATAB
iY0[3] => _AddrY~4.DATAA
iY0[3] => LessThan8.IN7
iY0[3] => Add10.IN61
iY0[3] => LessThan4.IN7
iY0[3] => LessThan3.IN7
iY0[3] => Add3.IN15
iY0[3] => LessThan1.IN7
iY0[3] => Add13.IN53
iY0[3] => Add2.IN7
iY0[4] => _LastStep~19.DATAB
iY0[4] => _AddrX~11.DATAB
iY0[4] => _AddrY~3.DATAA
iY0[4] => LessThan8.IN6
iY0[4] => Add10.IN60
iY0[4] => LessThan4.IN6
iY0[4] => LessThan3.IN6
iY0[4] => Add3.IN14
iY0[4] => LessThan1.IN6
iY0[4] => Add13.IN52
iY0[4] => Add2.IN6
iY0[5] => _LastStep~18.DATAB
iY0[5] => _AddrX~10.DATAB
iY0[5] => _AddrY~2.DATAA
iY0[5] => LessThan8.IN5
iY0[5] => Add10.IN59
iY0[5] => LessThan4.IN5
iY0[5] => LessThan3.IN5
iY0[5] => Add3.IN13
iY0[5] => LessThan1.IN5
iY0[5] => Add13.IN51
iY0[5] => Add2.IN5
iY0[6] => _LastStep~17.DATAB
iY0[6] => _AddrX~9.DATAB
iY0[6] => _AddrY~1.DATAA
iY0[6] => LessThan8.IN4
iY0[6] => Add10.IN58
iY0[6] => LessThan4.IN4
iY0[6] => LessThan3.IN4
iY0[6] => Add3.IN12
iY0[6] => LessThan1.IN4
iY0[6] => Add13.IN50
iY0[6] => Add2.IN4
iY0[7] => _LastStep~16.DATAB
iY0[7] => _AddrX~8.DATAB
iY0[7] => _AddrY~0.DATAA
iY0[7] => LessThan8.IN3
iY0[7] => Add10.IN57
iY0[7] => LessThan4.IN3
iY0[7] => LessThan3.IN3
iY0[7] => Add3.IN11
iY0[7] => LessThan1.IN3
iY0[7] => Add13.IN49
iY0[7] => Add2.IN3
iX1[0] => _AddrY~23.DATAB
iX1[0] => _AddrX~7.DATAB
iX1[0] => _LastStep~7.DATAA
iX1[0] => LessThan7.IN18
iX1[0] => LessThan6.IN18
iX1[0] => LessThan5.IN18
iX1[0] => Add7.IN64
iX1[0] => Add0.IN18
iX1[0] => LessThan0.IN18
iX1[0] => Add16.IN56
iX1[0] => Add1.IN10
iX1[1] => _AddrY~22.DATAB
iX1[1] => _AddrX~6.DATAB
iX1[1] => _LastStep~6.DATAA
iX1[1] => LessThan7.IN17
iX1[1] => LessThan6.IN17
iX1[1] => LessThan5.IN17
iX1[1] => Add7.IN63
iX1[1] => Add0.IN17
iX1[1] => LessThan0.IN17
iX1[1] => Add16.IN55
iX1[1] => Add1.IN9
iX1[2] => _AddrY~21.DATAB
iX1[2] => _AddrX~5.DATAB
iX1[2] => _LastStep~5.DATAA
iX1[2] => LessThan7.IN16
iX1[2] => LessThan6.IN16
iX1[2] => LessThan5.IN16
iX1[2] => Add7.IN62
iX1[2] => Add0.IN16
iX1[2] => LessThan0.IN16
iX1[2] => Add16.IN54
iX1[2] => Add1.IN8
iX1[3] => _AddrY~20.DATAB
iX1[3] => _AddrX~4.DATAB
iX1[3] => _LastStep~4.DATAA
iX1[3] => LessThan7.IN15
iX1[3] => LessThan6.IN15
iX1[3] => LessThan5.IN15
iX1[3] => Add7.IN61
iX1[3] => Add0.IN15
iX1[3] => LessThan0.IN15
iX1[3] => Add16.IN53
iX1[3] => Add1.IN7
iX1[4] => _AddrY~19.DATAB
iX1[4] => _AddrX~3.DATAB
iX1[4] => _LastStep~3.DATAA
iX1[4] => LessThan7.IN14
iX1[4] => LessThan6.IN14
iX1[4] => LessThan5.IN14
iX1[4] => Add7.IN60
iX1[4] => Add0.IN14
iX1[4] => LessThan0.IN14
iX1[4] => Add16.IN52
iX1[4] => Add1.IN6
iX1[5] => _AddrY~18.DATAB
iX1[5] => _AddrX~2.DATAB
iX1[5] => _LastStep~2.DATAA
iX1[5] => LessThan7.IN13
iX1[5] => LessThan6.IN13
iX1[5] => LessThan5.IN13
iX1[5] => Add7.IN59
iX1[5] => Add0.IN13
iX1[5] => LessThan0.IN13
iX1[5] => Add16.IN51
iX1[5] => Add1.IN5
iX1[6] => _AddrY~17.DATAB
iX1[6] => _AddrX~1.DATAB
iX1[6] => _LastStep~1.DATAA
iX1[6] => LessThan7.IN12
iX1[6] => LessThan6.IN12
iX1[6] => LessThan5.IN12
iX1[6] => Add7.IN58
iX1[6] => Add0.IN12
iX1[6] => LessThan0.IN12
iX1[6] => Add16.IN50
iX1[6] => Add1.IN4
iX1[7] => _AddrY~16.DATAB
iX1[7] => _AddrX~0.DATAB
iX1[7] => _LastStep~0.DATAA
iX1[7] => LessThan7.IN11
iX1[7] => LessThan6.IN11
iX1[7] => LessThan5.IN11
iX1[7] => Add7.IN57
iX1[7] => Add0.IN11
iX1[7] => LessThan0.IN11
iX1[7] => Add16.IN49
iX1[7] => Add1.IN3
iY1[0] => _AddrX~23.DATAB
iY1[0] => _LastStep~15.DATAB
iY1[0] => _AddrY~7.DATAB
iY1[0] => LessThan8.IN18
iY1[0] => Add13.IN64
iY1[0] => LessThan4.IN18
iY1[0] => LessThan3.IN18
iY1[0] => Add2.IN18
iY1[0] => LessThan1.IN18
iY1[0] => Add10.IN56
iY1[0] => Add3.IN10
iY1[1] => _AddrX~22.DATAB
iY1[1] => _LastStep~14.DATAB
iY1[1] => _AddrY~6.DATAB
iY1[1] => LessThan8.IN17
iY1[1] => Add13.IN63
iY1[1] => LessThan4.IN17
iY1[1] => LessThan3.IN17
iY1[1] => Add2.IN17
iY1[1] => LessThan1.IN17
iY1[1] => Add10.IN55
iY1[1] => Add3.IN9
iY1[2] => _AddrX~21.DATAB
iY1[2] => _LastStep~13.DATAB
iY1[2] => _AddrY~5.DATAB
iY1[2] => LessThan8.IN16
iY1[2] => Add13.IN62
iY1[2] => LessThan4.IN16
iY1[2] => LessThan3.IN16
iY1[2] => Add2.IN16
iY1[2] => LessThan1.IN16
iY1[2] => Add10.IN54
iY1[2] => Add3.IN8
iY1[3] => _AddrX~20.DATAB
iY1[3] => _LastStep~12.DATAB
iY1[3] => _AddrY~4.DATAB
iY1[3] => LessThan8.IN15
iY1[3] => Add13.IN61
iY1[3] => LessThan4.IN15
iY1[3] => LessThan3.IN15
iY1[3] => Add2.IN15
iY1[3] => LessThan1.IN15
iY1[3] => Add10.IN53
iY1[3] => Add3.IN7
iY1[4] => _AddrX~19.DATAB
iY1[4] => _LastStep~11.DATAB
iY1[4] => _AddrY~3.DATAB
iY1[4] => LessThan8.IN14
iY1[4] => Add13.IN60
iY1[4] => LessThan4.IN14
iY1[4] => LessThan3.IN14
iY1[4] => Add2.IN14
iY1[4] => LessThan1.IN14
iY1[4] => Add10.IN52
iY1[4] => Add3.IN6
iY1[5] => _AddrX~18.DATAB
iY1[5] => _LastStep~10.DATAB
iY1[5] => _AddrY~2.DATAB
iY1[5] => LessThan8.IN13
iY1[5] => Add13.IN59
iY1[5] => LessThan4.IN13
iY1[5] => LessThan3.IN13
iY1[5] => Add2.IN13
iY1[5] => LessThan1.IN13
iY1[5] => Add10.IN51
iY1[5] => Add3.IN5
iY1[6] => _AddrX~17.DATAB
iY1[6] => _LastStep~9.DATAB
iY1[6] => _AddrY~1.DATAB
iY1[6] => LessThan8.IN12
iY1[6] => Add13.IN58
iY1[6] => LessThan4.IN12
iY1[6] => LessThan3.IN12
iY1[6] => Add2.IN12
iY1[6] => LessThan1.IN12
iY1[6] => Add10.IN50
iY1[6] => Add3.IN4
iY1[7] => _AddrX~16.DATAB
iY1[7] => _LastStep~8.DATAB
iY1[7] => _AddrY~0.DATAB
iY1[7] => LessThan8.IN11
iY1[7] => Add13.IN57
iY1[7] => LessThan4.IN11
iY1[7] => LessThan3.IN11
iY1[7] => Add2.IN11
iY1[7] => LessThan1.IN11
iY1[7] => Add10.IN49
iY1[7] => Add3.IN3
oAdr[0] <= _AddrX[0].DB_MAX_OUTPUT_PORT_TYPE
oAdr[1] <= _AddrX[1].DB_MAX_OUTPUT_PORT_TYPE
oAdr[2] <= _AddrX[2].DB_MAX_OUTPUT_PORT_TYPE
oAdr[3] <= _AddrX[3].DB_MAX_OUTPUT_PORT_TYPE
oAdr[4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oAdr[15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
oWrEn <= _WrEn.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|Flip:Flip0
iClk => _Done.CLK
iClk => _WrEn.CLK
iClk => _Adr[15].CLK
iClk => _Adr[14].CLK
iClk => _Adr[13].CLK
iClk => _Adr[12].CLK
iClk => _Adr[11].CLK
iClk => _Adr[10].CLK
iClk => _Adr[9].CLK
iClk => _Adr[8].CLK
iClk => _Adr[7].CLK
iClk => _Adr[6].CLK
iClk => _Adr[5].CLK
iClk => _Adr[4].CLK
iClk => _Adr[3].CLK
iClk => _Adr[2].CLK
iClk => _Adr[1].CLK
iClk => _Adr[0].CLK
iGo => _Done~0.OUTPUTSELECT
iGo => _WrEn~0.OUTPUTSELECT
iGo => _Adr~31.OUTPUTSELECT
iGo => _Adr~30.OUTPUTSELECT
iGo => _Adr~29.OUTPUTSELECT
iGo => _Adr~28.OUTPUTSELECT
iGo => _Adr~27.OUTPUTSELECT
iGo => _Adr~26.OUTPUTSELECT
iGo => _Adr~25.OUTPUTSELECT
iGo => _Adr~24.OUTPUTSELECT
iGo => _Adr~23.OUTPUTSELECT
iGo => _Adr~22.OUTPUTSELECT
iGo => _Adr~21.OUTPUTSELECT
iGo => _Adr~20.OUTPUTSELECT
iGo => _Adr~19.OUTPUTSELECT
iGo => _Adr~18.OUTPUTSELECT
iGo => _Adr~17.OUTPUTSELECT
iGo => _Adr~16.OUTPUTSELECT
oDone <= _Done.DB_MAX_OUTPUT_PORT_TYPE
oAdr[0] <= _Adr[0].DB_MAX_OUTPUT_PORT_TYPE
oAdr[1] <= _Adr[1].DB_MAX_OUTPUT_PORT_TYPE
oAdr[2] <= _Adr[2].DB_MAX_OUTPUT_PORT_TYPE
oAdr[3] <= _Adr[3].DB_MAX_OUTPUT_PORT_TYPE
oAdr[4] <= _Adr[4].DB_MAX_OUTPUT_PORT_TYPE
oAdr[5] <= _Adr[5].DB_MAX_OUTPUT_PORT_TYPE
oAdr[6] <= _Adr[6].DB_MAX_OUTPUT_PORT_TYPE
oAdr[7] <= _Adr[7].DB_MAX_OUTPUT_PORT_TYPE
oAdr[8] <= _Adr[8].DB_MAX_OUTPUT_PORT_TYPE
oAdr[9] <= _Adr[9].DB_MAX_OUTPUT_PORT_TYPE
oAdr[10] <= _Adr[10].DB_MAX_OUTPUT_PORT_TYPE
oAdr[11] <= _Adr[11].DB_MAX_OUTPUT_PORT_TYPE
oAdr[12] <= _Adr[12].DB_MAX_OUTPUT_PORT_TYPE
oAdr[13] <= _Adr[13].DB_MAX_OUTPUT_PORT_TYPE
oAdr[14] <= _Adr[14].DB_MAX_OUTPUT_PORT_TYPE
oAdr[15] <= _Adr[15].DB_MAX_OUTPUT_PORT_TYPE
oWrEn <= _WrEn.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|swankmania_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


