{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752272876463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752272876463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 19:27:56 2025 " "Processing started: Fri Jul 11 19:27:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752272876463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272876463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272876463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752272876535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752272876535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_frequency " "Found entity 1: game_frequency" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../modelsim/testbench.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch_frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch_frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_frequency " "Found entity 1: stopwatch_frequency" {  } { { "../modelsim/stopwatch_frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch_frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/io_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/io_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modelsim/io_display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/io_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/io_button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/io_button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modelsim/io_button_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/io_button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_state_machine " "Found entity 1: game_state_machine" {  } { { "../modelsim/game_state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/game_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modelsim/game_score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_result.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/game_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 result " "Found entity 1: result" {  } { { "../modelsim/game_result.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_result.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/game_position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modelsim/game_position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/game_difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modelsim/game_difficulty_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/game_board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modelsim/game_board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/board_map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modelsim/board_map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/board_define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modelsim/board_define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272880142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272880142 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "states game_state_machine.v(52) " "Verilog HDL Implicit Net warning at game_state_machine.v(52): created implicit net for \"states\"" {  } { { "../modelsim/game_state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880142 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_clk game_state_machine.v(62) " "Verilog HDL Implicit Net warning at game_state_machine.v(62): created implicit net for \"game_clk\"" {  } { { "../modelsim/game_state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752272880162 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "states top.v(16) " "Output port \"states\" at top.v(16) has no driver" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752272880163 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:bh\"" {  } { { "../modelsim/top.v" "bh" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d " "Elaborating entity \"display\" for hierarchy \"display:d\"" {  } { { "../modelsim/top.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch_frequency stopwatch_frequency:stopwatch_frequency " "Elaborating entity \"stopwatch_frequency\" for hierarchy \"stopwatch_frequency:stopwatch_frequency\"" {  } { { "../modelsim/top.v" "stopwatch_frequency" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:stopwatch " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:stopwatch\"" {  } { { "../modelsim/top.v" "stopwatch" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(10) " "Verilog HDL assignment warning at stopwatch.v(10): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880172 "|top|stopwatch:stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(11) " "Verilog HDL assignment warning at stopwatch.v(11): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880172 "|top|stopwatch:stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stopwatch.v(18) " "Verilog HDL assignment warning at stopwatch.v(18): truncated value with size 5 to match size of target (4)" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880172 "|top|stopwatch:stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stopwatch.v(23) " "Verilog HDL assignment warning at stopwatch.v(23): truncated value with size 5 to match size of target (4)" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880172 "|top|stopwatch:stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stopwatch.v(37) " "Verilog HDL assignment warning at stopwatch.v(37): truncated value with size 5 to match size of target (4)" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880172 "|top|stopwatch:stopwatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"map_selector:ms\"" {  } { { "../modelsim/top.v" "ms" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_map_selector.v(22) " "Verilog HDL assignment warning at board_map_selector.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/board_map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_map_selector.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880395 "|top|map_selector:ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"map_selector:ms\|define_maps:dm\"" {  } { { "../modelsim/board_map_selector.v" "dm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_map_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"map_selector:ms\|random:r\"" {  } { { "../modelsim/board_map_selector.v" "r" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_map_selector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_frequency game_frequency:game_frequency " "Elaborating entity \"game_frequency\" for hierarchy \"game_frequency:game_frequency\"" {  } { { "../modelsim/top.v" "game_frequency" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_machine game_state_machine:game_state_machine " "Elaborating entity \"game_state_machine\" for hierarchy \"game_state_machine:game_state_machine\"" {  } { { "../modelsim/top.v" "game_state_machine" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "states game_state_machine.v(52) " "Verilog HDL or VHDL warning at game_state_machine.v(52): object \"states\" assigned a value but never read" {  } { { "../modelsim/game_state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752272880400 "|top|game_state_machine:game_state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_state_machine.v(39) " "Verilog HDL assignment warning at game_state_machine.v(39): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/game_state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880400 "|top|game_state_machine:game_state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 game_state_machine.v(52) " "Verilog HDL assignment warning at game_state_machine.v(52): truncated value with size 7 to match size of target (1)" {  } { { "../modelsim/game_state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880401 "|top|game_state_machine:game_state_machine"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "game_state_machine.v(137) " "Verilog HDL Case Statement warning at game_state_machine.v(137): incomplete case statement has no default case item" {  } { { "../modelsim/game_state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 137 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752272880401 "|top|game_state_machine:game_state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score game_state_machine:game_state_machine\|score:game_score " "Elaborating entity \"score\" for hierarchy \"game_state_machine:game_state_machine\|score:game_score\"" {  } { { "../modelsim/game_state_machine.v" "game_score" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_score.v(16) " "Verilog HDL assignment warning at game_score.v(16): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/game_score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_score.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880410 "|top|game_state_machine:game_state_machine|score:game_score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater game_state_machine:game_state_machine\|board_updater:board_updater " "Elaborating entity \"board_updater\" for hierarchy \"game_state_machine:game_state_machine\|board_updater:board_updater\"" {  } { { "../modelsim/game_state_machine.v" "board_updater" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_board_updater.v(86) " "Verilog HDL assignment warning at game_board_updater.v(86): truncated value with size 32 to match size of target (2)" {  } { { "../modelsim/game_board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_board_updater.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752272880412 "|top|game_state_machine:game_state_machine|board_updater:board_updater"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "game_board_updater.v(56) " "Verilog HDL Case Statement warning at game_board_updater.v(56): incomplete case statement has no default case item" {  } { { "../modelsim/game_board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_board_updater.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752272880412 "|top|game_state_machine:game_state_machine|board_updater:board_updater"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_board_updater.v(56) " "Verilog HDL Case Statement information at game_board_updater.v(56): all case item expressions in this case statement are onehot" {  } { { "../modelsim/game_board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_board_updater.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752272880412 "|top|game_state_machine:game_state_machine|board_updater:board_updater"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater game_state_machine:game_state_machine\|position_updater:position_updater " "Elaborating entity \"position_updater\" for hierarchy \"game_state_machine:game_state_machine\|position_updater:position_updater\"" {  } { { "../modelsim/game_state_machine.v" "position_updater" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880412 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "game_position_updater.v(33) " "Verilog HDL Case Statement warning at game_position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modelsim/game_position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752272880413 "|top|game_state_machine:game_state_machine|position_updater:position_updater"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector game_state_machine:game_state_machine\|difficulty_selector:difficulty_selector " "Elaborating entity \"difficulty_selector\" for hierarchy \"game_state_machine:game_state_machine\|difficulty_selector:difficulty_selector\"" {  } { { "../modelsim/game_state_machine.v" "difficulty_selector" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result game_state_machine:game_state_machine\|result:result " "Elaborating entity \"result\" for hierarchy \"game_state_machine:game_state_machine\|result:result\"" {  } { { "../modelsim/game_state_machine.v" "result" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272880413 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "game_state_machine:game_state_machine\|game_clk " "Net \"game_state_machine:game_state_machine\|game_clk\" is missing source, defaulting to GND" {  } { { "../modelsim/game_state_machine.v" "game_clk" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/game_state_machine.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1752272881172 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1752272881172 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "stopwatch:stopwatch\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"stopwatch:stopwatch\|Mod0\"" {  } { { "../modelsim/stopwatch.v" "Mod0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752272881629 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752272881629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopwatch:stopwatch\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"stopwatch:stopwatch\|lpm_divide:Mod0\"" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272881654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopwatch:stopwatch\|lpm_divide:Mod0 " "Instantiated megafunction \"stopwatch:stopwatch\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752272881654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752272881654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752272881654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752272881654 ""}  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752272881654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272881673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272881673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272881675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272881675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272881678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272881678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272881697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272881697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752272881714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272881714 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "error GND " "Pin \"error\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|error"} { "Warning" "WMLS_MLS_STUCK_PIN" "states\[0\] GND " "Pin \"states\[0\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|states[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "states\[1\] GND " "Pin \"states\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|states[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "states\[2\] GND " "Pin \"states\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|states[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "states\[3\] GND " "Pin \"states\[3\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|states[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "states\[4\] GND " "Pin \"states\[4\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|states[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "states\[5\] GND " "Pin \"states\[5\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|states[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "states\[6\] GND " "Pin \"states\[6\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|states[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[2\] GND " "Pin \"d3\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[6\] VCC " "Pin \"d3\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[0\] GND " "Pin \"d5\[0\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[1\] GND " "Pin \"d5\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[2\] GND " "Pin \"d5\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[3\] GND " "Pin \"d5\[3\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[4\] GND " "Pin \"d5\[4\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[5\] GND " "Pin \"d5\[5\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[6\] VCC " "Pin \"d5\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752272881818 "|top|d5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752272881818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752272881849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752272882056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752272882105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752272882105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "325 " "Implemented 325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752272882127 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752272882127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752272882127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752272882127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752272882131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 19:28:02 2025 " "Processing ended: Fri Jul 11 19:28:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752272882131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752272882131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752272882131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752272882131 ""}
