

================================================================
== Vivado HLS Report for 'systolic_array_Loop_s'
================================================================
* Date:           Sat Aug 19 05:51:21 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770| 7.700 us | 7.700 us |  770|  770|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_load  |      768|      768|         2|          1|          1|   768|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_11_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2278, i32 0, i32 0, [1 x i8]* @p_str2279, [1 x i8]* @p_str2280, [1 x i8]* @p_str2281, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2282, [1 x i8]* @p_str2283)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_10_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2187, i32 0, i32 0, [1 x i8]* @p_str2188, [1 x i8]* @p_str2189, [1 x i8]* @p_str2190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2191, [1 x i8]* @p_str2192)"   --->   Operation 6 'specinterface' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_9_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2096, i32 0, i32 0, [1 x i8]* @p_str2097, [1 x i8]* @p_str2098, [1 x i8]* @p_str2099, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2100, [1 x i8]* @p_str2101)"   --->   Operation 7 'specinterface' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_8_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2005, i32 0, i32 0, [1 x i8]* @p_str2006, [1 x i8]* @p_str2007, [1 x i8]* @p_str2008, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2009, [1 x i8]* @p_str2010)"   --->   Operation 8 'specinterface' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_7_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1914, i32 0, i32 0, [1 x i8]* @p_str1915, [1 x i8]* @p_str1916, [1 x i8]* @p_str1917, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1918, [1 x i8]* @p_str1919)"   --->   Operation 9 'specinterface' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_6_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1823, i32 0, i32 0, [1 x i8]* @p_str1824, [1 x i8]* @p_str1825, [1 x i8]* @p_str1826, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1827, [1 x i8]* @p_str1828)"   --->   Operation 10 'specinterface' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_5_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1732, i32 0, i32 0, [1 x i8]* @p_str1733, [1 x i8]* @p_str1734, [1 x i8]* @p_str1735, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1736, [1 x i8]* @p_str1737)"   --->   Operation 11 'specinterface' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_4_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1641, i32 0, i32 0, [1 x i8]* @p_str1642, [1 x i8]* @p_str1643, [1 x i8]* @p_str1644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1645, [1 x i8]* @p_str1646)"   --->   Operation 12 'specinterface' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_3_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1550, i32 0, i32 0, [1 x i8]* @p_str1551, [1 x i8]* @p_str1552, [1 x i8]* @p_str1553, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1554, [1 x i8]* @p_str1555)"   --->   Operation 13 'specinterface' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_2_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1459, i32 0, i32 0, [1 x i8]* @p_str1460, [1 x i8]* @p_str1461, [1 x i8]* @p_str1462, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1463, [1 x i8]* @p_str1464)"   --->   Operation 14 'specinterface' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1368, i32 0, i32 0, [1 x i8]* @p_str1369, [1 x i8]* @p_str1370, [1 x i8]* @p_str1371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373)"   --->   Operation 15 'specinterface' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1277, i32 0, i32 0, [1 x i8]* @p_str1278, [1 x i8]* @p_str1279, [1 x i8]* @p_str1280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282)"   --->   Operation 16 'specinterface' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_11_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1186, i32 0, i32 0, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, [1 x i8]* @p_str1189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1190, [1 x i8]* @p_str1191)"   --->   Operation 17 'specinterface' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_10_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1095, i32 0, i32 0, [1 x i8]* @p_str1096, [1 x i8]* @p_str1097, [1 x i8]* @p_str1098, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1099, [1 x i8]* @p_str1100)"   --->   Operation 18 'specinterface' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_9_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1004, i32 0, i32 0, [1 x i8]* @p_str1005, [1 x i8]* @p_str1006, [1 x i8]* @p_str1007, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1008, [1 x i8]* @p_str1009)"   --->   Operation 19 'specinterface' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_8_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str913, i32 0, i32 0, [1 x i8]* @p_str914, [1 x i8]* @p_str915, [1 x i8]* @p_str916, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str917, [1 x i8]* @p_str918)"   --->   Operation 20 'specinterface' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_7_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str822, i32 0, i32 0, [1 x i8]* @p_str823, [1 x i8]* @p_str824, [1 x i8]* @p_str825, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str826, [1 x i8]* @p_str827)"   --->   Operation 21 'specinterface' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_6_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str731, i32 0, i32 0, [1 x i8]* @p_str732, [1 x i8]* @p_str733, [1 x i8]* @p_str734, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str735, [1 x i8]* @p_str736)"   --->   Operation 22 'specinterface' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_5_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str640, i32 0, i32 0, [1 x i8]* @p_str641, [1 x i8]* @p_str642, [1 x i8]* @p_str643, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str644, [1 x i8]* @p_str645)"   --->   Operation 23 'specinterface' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_4_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str548, i32 0, i32 0, [1 x i8]* @p_str549, [1 x i8]* @p_str550, [1 x i8]* @p_str551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str552, [1 x i8]* @p_str553)"   --->   Operation 24 'specinterface' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_3_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str457, i32 0, i32 0, [1 x i8]* @p_str458, [1 x i8]* @p_str459, [1 x i8]* @p_str460, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str461, [1 x i8]* @p_str462)"   --->   Operation 25 'specinterface' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_2_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str366, i32 0, i32 0, [1 x i8]* @p_str367, [1 x i8]* @p_str368, [1 x i8]* @p_str369, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str370, [1 x i8]* @p_str371)"   --->   Operation 26 'specinterface' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str274, i32 0, i32 0, [1 x i8]* @p_str275, [1 x i8]* @p_str276, [1 x i8]* @p_str277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str278, [1 x i8]* @p_str279)"   --->   Operation 27 'specinterface' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)"   --->   Operation 28 'specinterface' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2369, i32 0, i32 0, [1 x i8]* @p_str2370, [1 x i8]* @p_str2371, [1 x i8]* @p_str2372, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2373, [1 x i8]* @p_str2374)"   --->   Operation 29 'specinterface' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2376, i32 0, i32 0, [1 x i8]* @p_str2377, [1 x i8]* @p_str2378, [1 x i8]* @p_str2379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2380, [1 x i8]* @p_str2381)"   --->   Operation 30 'specinterface' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2383, i32 0, i32 0, [1 x i8]* @p_str2384, [1 x i8]* @p_str2385, [1 x i8]* @p_str2386, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2387, [1 x i8]* @p_str2388)"   --->   Operation 31 'specinterface' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2390, i32 0, i32 0, [1 x i8]* @p_str2391, [1 x i8]* @p_str2392, [1 x i8]* @p_str2393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2394, [1 x i8]* @p_str2395)"   --->   Operation 32 'specinterface' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2397, i32 0, i32 0, [1 x i8]* @p_str2398, [1 x i8]* @p_str2399, [1 x i8]* @p_str2400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2401, [1 x i8]* @p_str2402)"   --->   Operation 33 'specinterface' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2404, i32 0, i32 0, [1 x i8]* @p_str2405, [1 x i8]* @p_str2406, [1 x i8]* @p_str2407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2408, [1 x i8]* @p_str2409)"   --->   Operation 34 'specinterface' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2411, i32 0, i32 0, [1 x i8]* @p_str2412, [1 x i8]* @p_str2413, [1 x i8]* @p_str2414, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2415, [1 x i8]* @p_str2416)"   --->   Operation 35 'specinterface' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2418, i32 0, i32 0, [1 x i8]* @p_str2419, [1 x i8]* @p_str2420, [1 x i8]* @p_str2421, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2422, [1 x i8]* @p_str2423)"   --->   Operation 36 'specinterface' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2425, i32 0, i32 0, [1 x i8]* @p_str2426, [1 x i8]* @p_str2427, [1 x i8]* @p_str2428, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2429, [1 x i8]* @p_str2430)"   --->   Operation 37 'specinterface' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2432, i32 0, i32 0, [1 x i8]* @p_str2433, [1 x i8]* @p_str2434, [1 x i8]* @p_str2435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2436, [1 x i8]* @p_str2437)"   --->   Operation 38 'specinterface' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2439, i32 0, i32 0, [1 x i8]* @p_str2440, [1 x i8]* @p_str2441, [1 x i8]* @p_str2442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2443, [1 x i8]* @p_str2444)"   --->   Operation 39 'specinterface' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_loader_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2446, i32 0, i32 0, [1 x i8]* @p_str2447, [1 x i8]* @p_str2448, [1 x i8]* @p_str2449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2450, [1 x i8]* @p_str2451)"   --->   Operation 40 'specinterface' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2453, i32 0, i32 0, [1 x i8]* @p_str2454, [1 x i8]* @p_str2455, [1 x i8]* @p_str2456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2457, [1 x i8]* @p_str2458)"   --->   Operation 41 'specinterface' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2460, i32 0, i32 0, [1 x i8]* @p_str2461, [1 x i8]* @p_str2462, [1 x i8]* @p_str2463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2464, [1 x i8]* @p_str2465)"   --->   Operation 42 'specinterface' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2467, i32 0, i32 0, [1 x i8]* @p_str2468, [1 x i8]* @p_str2469, [1 x i8]* @p_str2470, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2471, [1 x i8]* @p_str2472)"   --->   Operation 43 'specinterface' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2474, i32 0, i32 0, [1 x i8]* @p_str2475, [1 x i8]* @p_str2476, [1 x i8]* @p_str2477, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2478, [1 x i8]* @p_str2479)"   --->   Operation 44 'specinterface' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2481, i32 0, i32 0, [1 x i8]* @p_str2482, [1 x i8]* @p_str2483, [1 x i8]* @p_str2484, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2485, [1 x i8]* @p_str2486)"   --->   Operation 45 'specinterface' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2488, i32 0, i32 0, [1 x i8]* @p_str2489, [1 x i8]* @p_str2490, [1 x i8]* @p_str2491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2492, [1 x i8]* @p_str2493)"   --->   Operation 46 'specinterface' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2495, i32 0, i32 0, [1 x i8]* @p_str2496, [1 x i8]* @p_str2497, [1 x i8]* @p_str2498, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2499, [1 x i8]* @p_str2500)"   --->   Operation 47 'specinterface' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2502, i32 0, i32 0, [1 x i8]* @p_str2503, [1 x i8]* @p_str2504, [1 x i8]* @p_str2505, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2506, [1 x i8]* @p_str2507)"   --->   Operation 48 'specinterface' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2509, i32 0, i32 0, [1 x i8]* @p_str2510, [1 x i8]* @p_str2511, [1 x i8]* @p_str2512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2513, [1 x i8]* @p_str2514)"   --->   Operation 49 'specinterface' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2516, i32 0, i32 0, [1 x i8]* @p_str2517, [1 x i8]* @p_str2518, [1 x i8]* @p_str2519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2520, [1 x i8]* @p_str2521)"   --->   Operation 50 'specinterface' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2523, i32 0, i32 0, [1 x i8]* @p_str2524, [1 x i8]* @p_str2525, [1 x i8]* @p_str2526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2527, [1 x i8]* @p_str2528)"   --->   Operation 51 'specinterface' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_loader_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2530, i32 0, i32 0, [1 x i8]* @p_str2531, [1 x i8]* @p_str2532, [1 x i8]* @p_str2533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2534, [1 x i8]* @p_str2535)"   --->   Operation 52 'specinterface' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%k_0_i = phi i10 [ 0, %newFuncRoot ], [ %k, %data_load ]"   --->   Operation 54 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp eq i10 %k_0_i, -256" [systolic_array.cpp:29]   --->   Operation 55 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 56 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.73ns)   --->   "%k = add i10 %k_0_i, 1" [systolic_array.cpp:29]   --->   Operation 57 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader18.0.exitStub, label %data_load" [systolic_array.cpp:29]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [systolic_array.cpp:29]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [systolic_array.cpp:29]   --->   Operation 60 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [systolic_array.cpp:30]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_0_V)" [systolic_array.cpp:32]   --->   Operation 62 'read' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_0_0, float %tmp)" [systolic_array.cpp:32]   --->   Operation 63 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_1_V)" [systolic_array.cpp:32]   --->   Operation 64 'read' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 65 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_1_0, float %tmp_1)" [systolic_array.cpp:32]   --->   Operation 65 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_3 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_2_V)" [systolic_array.cpp:32]   --->   Operation 66 'read' 'tmp_3' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_2_0, float %tmp_3)" [systolic_array.cpp:32]   --->   Operation 67 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 68 [1/1] (3.63ns)   --->   "%tmp_4 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_3_V)" [systolic_array.cpp:32]   --->   Operation 68 'read' 'tmp_4' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 69 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_3_0, float %tmp_4)" [systolic_array.cpp:32]   --->   Operation 69 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (3.63ns)   --->   "%tmp_5 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_4_V)" [systolic_array.cpp:32]   --->   Operation 70 'read' 'tmp_5' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_4_0, float %tmp_5)" [systolic_array.cpp:32]   --->   Operation 71 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/1] (3.63ns)   --->   "%tmp_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_5_V)" [systolic_array.cpp:32]   --->   Operation 72 'read' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_5_0, float %tmp_6)" [systolic_array.cpp:32]   --->   Operation 73 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (3.63ns)   --->   "%tmp_7 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_6_V)" [systolic_array.cpp:32]   --->   Operation 74 'read' 'tmp_7' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_6_0, float %tmp_7)" [systolic_array.cpp:32]   --->   Operation 75 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_8 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_7_V)" [systolic_array.cpp:32]   --->   Operation 76 'read' 'tmp_8' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 77 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_7_0, float %tmp_8)" [systolic_array.cpp:32]   --->   Operation 77 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 78 [1/1] (3.63ns)   --->   "%tmp_9 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_8_V)" [systolic_array.cpp:32]   --->   Operation 78 'read' 'tmp_9' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_8_0, float %tmp_9)" [systolic_array.cpp:32]   --->   Operation 79 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 80 [1/1] (3.63ns)   --->   "%tmp_10 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_9_V)" [systolic_array.cpp:32]   --->   Operation 80 'read' 'tmp_10' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_9_0, float %tmp_10)" [systolic_array.cpp:32]   --->   Operation 81 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_11 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_10_V)" [systolic_array.cpp:32]   --->   Operation 82 'read' 'tmp_11' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_10_0, float %tmp_11)" [systolic_array.cpp:32]   --->   Operation 83 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 84 [1/1] (3.63ns)   --->   "%tmp_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_loader_11_V)" [systolic_array.cpp:32]   --->   Operation 84 'read' 'tmp_12' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 85 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_11_0, float %tmp_12)" [systolic_array.cpp:32]   --->   Operation 85 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 86 [1/1] (3.63ns)   --->   "%tmp_13 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_0_V)" [systolic_array.cpp:35]   --->   Operation 86 'read' 'tmp_13' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 87 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_0_0, float %tmp_13)" [systolic_array.cpp:35]   --->   Operation 87 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 88 [1/1] (3.63ns)   --->   "%tmp_14 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_1_V)" [systolic_array.cpp:35]   --->   Operation 88 'read' 'tmp_14' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 89 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_1_0, float %tmp_14)" [systolic_array.cpp:35]   --->   Operation 89 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 90 [1/1] (3.63ns)   --->   "%tmp_15 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_2_V)" [systolic_array.cpp:35]   --->   Operation 90 'read' 'tmp_15' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 91 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_2_0, float %tmp_15)" [systolic_array.cpp:35]   --->   Operation 91 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 92 [1/1] (3.63ns)   --->   "%tmp_16 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_3_V)" [systolic_array.cpp:35]   --->   Operation 92 'read' 'tmp_16' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_3_0, float %tmp_16)" [systolic_array.cpp:35]   --->   Operation 93 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 94 [1/1] (3.63ns)   --->   "%tmp_17 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_4_V)" [systolic_array.cpp:35]   --->   Operation 94 'read' 'tmp_17' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 95 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_4_0, float %tmp_17)" [systolic_array.cpp:35]   --->   Operation 95 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 96 [1/1] (3.63ns)   --->   "%tmp_18 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_5_V)" [systolic_array.cpp:35]   --->   Operation 96 'read' 'tmp_18' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 97 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_5_0, float %tmp_18)" [systolic_array.cpp:35]   --->   Operation 97 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 98 [1/1] (3.63ns)   --->   "%tmp_19 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_6_V)" [systolic_array.cpp:35]   --->   Operation 98 'read' 'tmp_19' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 99 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_6_0, float %tmp_19)" [systolic_array.cpp:35]   --->   Operation 99 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 100 [1/1] (3.63ns)   --->   "%tmp_20 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_7_V)" [systolic_array.cpp:35]   --->   Operation 100 'read' 'tmp_20' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 101 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_7_0, float %tmp_20)" [systolic_array.cpp:35]   --->   Operation 101 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 102 [1/1] (3.63ns)   --->   "%tmp_21 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_8_V)" [systolic_array.cpp:35]   --->   Operation 102 'read' 'tmp_21' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 103 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_8_0, float %tmp_21)" [systolic_array.cpp:35]   --->   Operation 103 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 104 [1/1] (3.63ns)   --->   "%tmp_22 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_9_V)" [systolic_array.cpp:35]   --->   Operation 104 'read' 'tmp_22' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_9_0, float %tmp_22)" [systolic_array.cpp:35]   --->   Operation 105 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 106 [1/1] (3.63ns)   --->   "%tmp_23 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_10_V)" [systolic_array.cpp:35]   --->   Operation 106 'read' 'tmp_23' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 107 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_10_0, float %tmp_23)" [systolic_array.cpp:35]   --->   Operation 107 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 108 [1/1] (3.63ns)   --->   "%tmp_24 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_loader_11_V)" [systolic_array.cpp:35]   --->   Operation 108 'read' 'tmp_24' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 109 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_11_0, float %tmp_24)" [systolic_array.cpp:35]   --->   Operation 109 'write' <Predicate = (!icmp_ln29)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_2)" [systolic_array.cpp:37]   --->   Operation 110 'specregionend' 'empty_103' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %0" [systolic_array.cpp:29]   --->   Operation 111 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', systolic_array.cpp:29) [99]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', systolic_array.cpp:29) [99]  (0 ns)
	'icmp' operation ('icmp_ln29', systolic_array.cpp:29) [100]  (1.77 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'A_loader_0_V' (systolic_array.cpp:32) [108]  (3.63 ns)
	fifo write on port 'A_fifo_0_0' (systolic_array.cpp:32) [109]  (3.63 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
