#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec  6 14:47:23 2023
# Process ID: 61307
# Current directory: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL
# Command line: vivado
# Log file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.log
# Journal file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.jou
# Running On: secil1.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 799.842 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
start_gui
open_project /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/TP1/TP1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source test_pwm.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_simulation -mode post-implementation -type functional
source test_pwm.tcl
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -mode post-implementation -type functional
source test_pwm.tcl
run 10 s
relaunch_sim
launch_simulation -mode post-implementation -type timing
source test_pwm.tcl
report_clock_networks -name {network_1}
report_power -name {power_1}
generate_reports [get_report_config -of_object [get_runs impl_1] impl_1_route_report_incremental_reuse_0] 
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/TP1/TP1.runs/impl_1/pwm.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
readback_hw_device [current_hw_device] -bin_file zyboZ7-20_original.bin
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/TP1/TP1.runs/impl_1/pwm.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_sim
close_sim
close_project
create_project PWM_IP /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
set_property  ip_repo_paths  /nfs/xilinx/vivado-library [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
create_peripheral user.org user PWM_IP 1.0 -dir /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:PWM_IP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:PWM_IP:1.0]
write_peripheral [ipx::find_open_core user.org:user:PWM_IP:1.0]
set_property  ip_repo_paths  {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0 /nfs/xilinx/vivado-library} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_IP_v1_0 -directory /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0/component.xml
update_compile_order -fileset sources_1
set_property vendor twilcynder.net [ipx::current_core]
set_property library gmb [ipx::current_core]
ipx::edit_ip_in_project -upgrade true -name PWM_IP_v1_0_project -directory /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/edit_PWM_IP_v1_0.tmp/PWM_IP_v1_0_project /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0/component.xml
update_compile_order -fileset sources_1
current_project edit_PWM_IP_v1_0
set_property previous_version_for_upgrade user.org:user:PWM_IP:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project PWM_IP_v1_0_project
close_project
add_files -norecurse -copy_to /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0/src /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/TP1/pwm.vhd
update_compile_order -fileset sources_1
close_project
