digraph "CFG for '_Z6reducePfS_m' function" {
	label="CFG for '_Z6reducePfS_m' function";

	Node0x47f28c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ6reducePfS_mE5sdata, i32 0, i32 %4\l  store float 0.000000e+00, float addrspace(3)* %5, align 4, !tbaa !5\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !9, !invariant.load !10\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !11\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = mul i32 %14, %10\l  %16 = add i32 %15, %4\l  %17 = zext i32 %16 to i64\l  %18 = icmp ult i64 %17, %2\l  br i1 %18, label %19, label %28\l|{<s0>T|<s1>F}}"];
	Node0x47f28c0:s0 -> Node0x47f58e0;
	Node0x47f28c0:s1 -> Node0x47f5970;
	Node0x47f58e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%19:\l19:                                               \l  %20 = udiv i32 %13, %10\l  %21 = mul i32 %20, %10\l  %22 = icmp ugt i32 %13, %21\l  %23 = zext i1 %22 to i32\l  %24 = add i32 %20, %23\l  %25 = mul i32 %24, %10\l  %26 = zext i32 %25 to i64\l  br label %30\l}"];
	Node0x47f58e0 -> Node0x47f5e60;
	Node0x47f5f20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%27:\l27:                                               \l  store float %35, float addrspace(3)* %5, align 4, !tbaa !5\l  br label %28\l}"];
	Node0x47f5f20 -> Node0x47f5970;
	Node0x47f5970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%28:\l28:                                               \l  %29 = icmp ult i16 %9, 2\l  br i1 %29, label %38, label %40\l|{<s0>T|<s1>F}}"];
	Node0x47f5970:s0 -> Node0x47f67b0;
	Node0x47f5970:s1 -> Node0x47f6800;
	Node0x47f5e60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  %31 = phi float [ 0.000000e+00, %19 ], [ %35, %30 ]\l  %32 = phi i64 [ %17, %19 ], [ %36, %30 ]\l  %33 = getelementptr inbounds float, float addrspace(1)* %0, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !5,\l... !amdgpu.noclobber !10\l  %35 = tail call float @llvm.maxnum.f32(float %34, float %31)\l  %36 = add i64 %32, %26\l  %37 = icmp ult i64 %36, %2\l  br i1 %37, label %30, label %27, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x47f5e60:s0 -> Node0x47f5e60;
	Node0x47f5e60:s1 -> Node0x47f5f20;
	Node0x47f67b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%38:\l38:                                               \l  %39 = icmp eq i32 %4, 0\l  br i1 %39, label %52, label %56\l|{<s0>T|<s1>F}}"];
	Node0x47f67b0:s0 -> Node0x47f78a0;
	Node0x47f67b0:s1 -> Node0x47f78f0;
	Node0x47f6800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  %41 = phi i32 [ %42, %50 ], [ %10, %28 ]\l  %42 = lshr i32 %41, 1\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = icmp ult i32 %4, %42\l  br i1 %43, label %44, label %50\l|{<s0>T|<s1>F}}"];
	Node0x47f6800:s0 -> Node0x47f7f60;
	Node0x47f6800:s1 -> Node0x47f7a30;
	Node0x47f7f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%44:\l44:                                               \l  %45 = add nuw nsw i32 %42, %4\l  %46 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ6reducePfS_mE5sdata, i32 0, i32 %45\l  %47 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %48 = load float, float addrspace(3)* %5, align 4, !tbaa !5\l  %49 = tail call float @llvm.maxnum.f32(float %47, float %48)\l  store float %49, float addrspace(3)* %5, align 4, !tbaa !5\l  br label %50\l}"];
	Node0x47f7f60 -> Node0x47f7a30;
	Node0x47f7a30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%50:\l50:                                               \l  %51 = icmp ult i32 %41, 4\l  br i1 %51, label %38, label %40, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x47f7a30:s0 -> Node0x47f67b0;
	Node0x47f7a30:s1 -> Node0x47f6800;
	Node0x47f78a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%52:\l52:                                               \l  %53 = load float, float addrspace(3)* getelementptr inbounds ([256 x float],\l... [256 x float] addrspace(3)* @_ZZ6reducePfS_mE5sdata, i32 0, i32 0), align 16,\l... !tbaa !5\l  %54 = zext i32 %14 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %1, i64 %54\l  store float %53, float addrspace(1)* %55, align 4, !tbaa !5\l  br label %56\l}"];
	Node0x47f78a0 -> Node0x47f78f0;
	Node0x47f78f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%56:\l56:                                               \l  ret void\l}"];
}
