Version 4
SHEET 1 5752 8804
WIRE -1232 5360 -1232 5344
WIRE -640 5360 -640 5344
WIRE -160 5360 -160 5344
WIRE 544 5360 544 5344
WIRE 1088 5360 1088 5344
WIRE 1488 5360 1424 5360
WIRE 2000 5360 1552 5360
WIRE 2464 5360 2400 5360
WIRE 2976 5360 2528 5360
WIRE 1856 5424 1712 5424
WIRE 2000 5424 2000 5360
WIRE 2000 5424 1936 5424
WIRE 2832 5424 2688 5424
WIRE 2976 5424 2976 5360
WIRE 2976 5424 2912 5424
WIRE 4608 5424 4608 5408
WIRE 3360 5440 3360 5424
WIRE -848 5520 -848 5488
WIRE 288 5536 160 5536
WIRE 464 5536 368 5536
WIRE 1808 5584 1808 5568
WIRE 2752 5584 2752 5504
WIRE 2976 5600 2976 5424
WIRE 3088 5600 2976 5600
WIRE 3136 5600 3088 5600
WIRE 3200 5600 3136 5600
WIRE 3344 5600 3280 5600
WIRE 3584 5600 3344 5600
WIRE 3808 5600 3584 5600
WIRE 3936 5600 3808 5600
WIRE 4112 5600 4016 5600
WIRE 4416 5600 4112 5600
WIRE 4528 5600 4416 5600
WIRE -1312 5632 -1312 5616
WIRE -1312 5632 -1536 5632
WIRE -1200 5632 -1312 5632
WIRE -992 5632 -1200 5632
WIRE -848 5632 -848 5584
WIRE -848 5632 -912 5632
WIRE -736 5632 -848 5632
WIRE -656 5632 -736 5632
WIRE -576 5632 -656 5632
WIRE -400 5632 -576 5632
WIRE -256 5632 -320 5632
WIRE 1248 5648 1184 5648
WIRE 1376 5648 1328 5648
WIRE 1424 5648 1424 5360
WIRE 1424 5648 1376 5648
WIRE 1488 5648 1424 5648
WIRE 1712 5648 1712 5424
WIRE 1712 5648 1552 5648
WIRE 1776 5648 1712 5648
WIRE 2000 5648 2000 5424
WIRE 2000 5648 1936 5648
WIRE 2224 5648 2000 5648
WIRE 2352 5648 2304 5648
WIRE 2400 5648 2400 5360
WIRE 2400 5648 2352 5648
WIRE 2464 5648 2400 5648
WIRE 2688 5648 2688 5424
WIRE 2688 5648 2528 5648
WIRE 2720 5648 2688 5648
WIRE 2976 5648 2976 5600
WIRE 2976 5648 2880 5648
WIRE 4112 5648 4112 5600
WIRE -1536 5664 -1536 5632
WIRE 1376 5664 1376 5648
WIRE 2352 5664 2352 5648
WIRE -848 5680 -848 5632
WIRE -736 5680 -736 5632
WIRE -256 5680 -256 5632
WIRE -128 5680 -256 5680
WIRE 0 5680 -128 5680
WIRE 160 5680 160 5536
WIRE 160 5680 64 5680
WIRE 224 5680 160 5680
WIRE 464 5680 464 5536
WIRE 464 5680 432 5680
WIRE 512 5680 464 5680
WIRE 640 5680 512 5680
WIRE 816 5680 704 5680
WIRE 1104 5680 1024 5680
WIRE 1184 5680 1184 5648
WIRE 1184 5680 1104 5680
WIRE 3344 5680 3344 5664
WIRE 3344 5680 3312 5680
WIRE 3632 5680 3584 5680
WIRE 1712 5712 1648 5712
WIRE 1776 5712 1712 5712
WIRE 2000 5712 1936 5712
WIRE 2688 5712 2624 5712
WIRE 2720 5712 2688 5712
WIRE 2976 5712 2880 5712
WIRE 0 5744 -48 5744
WIRE 160 5744 64 5744
WIRE 224 5744 160 5744
WIRE 464 5744 432 5744
WIRE 528 5744 464 5744
WIRE 640 5744 528 5744
WIRE 816 5744 704 5744
WIRE 1104 5744 1024 5744
WIRE 1248 5744 1104 5744
WIRE 1376 5744 1328 5744
WIRE 1424 5744 1376 5744
WIRE 1488 5744 1424 5744
WIRE 1648 5744 1648 5712
WIRE 1648 5744 1552 5744
WIRE 2000 5744 2000 5712
WIRE 2224 5744 2000 5744
WIRE 2352 5744 2304 5744
WIRE 2400 5744 2352 5744
WIRE 2464 5744 2400 5744
WIRE 2624 5744 2624 5712
WIRE 2624 5744 2528 5744
WIRE 2976 5760 2976 5712
WIRE 3088 5760 2976 5760
WIRE 3200 5760 3088 5760
WIRE 3344 5760 3344 5744
WIRE 3344 5760 3280 5760
WIRE 3584 5760 3344 5760
WIRE 3824 5760 3584 5760
WIRE 3936 5760 3824 5760
WIRE 4112 5760 4112 5712
WIRE 4112 5760 4016 5760
WIRE 4416 5760 4112 5760
WIRE 4528 5760 4416 5760
WIRE 2848 5776 2784 5776
WIRE -1536 5792 -1536 5744
WIRE -1200 5792 -1536 5792
WIRE -1104 5792 -1104 5616
WIRE -1104 5792 -1200 5792
WIRE -992 5792 -1104 5792
WIRE -848 5792 -848 5744
WIRE -848 5792 -912 5792
WIRE -736 5792 -736 5744
WIRE -736 5792 -848 5792
WIRE -656 5792 -736 5792
WIRE -512 5792 -656 5792
WIRE -400 5792 -512 5792
WIRE -144 5792 -320 5792
WIRE -48 5792 -48 5744
WIRE -48 5792 -144 5792
WIRE 1808 5792 1808 5776
WIRE -1312 5824 -1312 5632
WIRE -1104 5824 -1104 5792
WIRE 1840 5824 1840 5776
WIRE -848 5840 -848 5792
WIRE 2752 5856 2752 5776
WIRE 256 5920 256 5872
WIRE 320 5920 320 5872
WIRE 320 5920 256 5920
WIRE 400 5920 400 5872
WIRE 848 5920 848 5872
WIRE 912 5920 912 5872
WIRE 912 5920 848 5920
WIRE 992 5920 992 5872
WIRE -848 5936 -848 5904
WIRE 1712 5952 1712 5712
WIRE 1856 5952 1712 5952
WIRE 2000 5952 2000 5744
WIRE 2000 5952 1936 5952
WIRE 2688 5952 2688 5712
WIRE 2832 5952 2688 5952
WIRE 2976 5952 2976 5760
WIRE 2976 5952 2912 5952
WIRE 256 5968 256 5920
WIRE 848 5968 848 5920
WIRE 1424 6016 1424 5744
WIRE 1488 6016 1424 6016
WIRE 2000 6016 2000 5952
WIRE 2000 6016 1552 6016
WIRE 2400 6016 2400 5744
WIRE 2464 6016 2400 6016
WIRE 2976 6016 2976 5952
WIRE 2976 6016 2528 6016
WIRE 3136 6048 3136 5600
WIRE 3360 6048 3136 6048
WIRE 3504 6048 3440 6048
WIRE 3808 6048 3504 6048
WIRE 4144 6048 3808 6048
WIRE 4272 6048 4224 6048
WIRE 4320 6048 4272 6048
WIRE 4416 6048 4320 6048
WIRE 4528 6048 4416 6048
WIRE 160 6096 160 5744
WIRE 272 6096 160 6096
WIRE 464 6096 464 5744
WIRE 464 6096 352 6096
WIRE 4320 6096 4320 6048
WIRE 4608 6096 4608 6080
WIRE 3504 6128 3504 6112
WIRE 3504 6128 3472 6128
WIRE 3088 6208 3088 5760
WIRE 3360 6208 3088 6208
WIRE 3504 6208 3504 6192
WIRE 3504 6208 3440 6208
WIRE 3808 6208 3504 6208
WIRE 4144 6208 3808 6208
WIRE 4272 6208 4224 6208
WIRE 4320 6208 4320 6160
WIRE 4320 6208 4272 6208
WIRE 4432 6208 4320 6208
WIRE 4528 6208 4432 6208
WIRE 1904 6224 1712 6224
WIRE 1712 6240 1712 6224
WIRE 1904 6240 1904 6224
WIRE 1904 6336 1904 6320
WIRE 1984 6336 1904 6336
WIRE 2016 6336 1984 6336
WIRE 1904 6368 1904 6336
WIRE 1712 6528 1712 6320
WIRE 1904 6528 1904 6448
FLAG -1232 5440 0
FLAG -1232 5344 Sig_IN
FLAG -1200 5632 IN_p
FLAG -1200 5792 IN_n
FLAG 256 5968 3.3V
FLAG 512 5680 OUT_POS
FLAG 528 5744 OUT_NEG
FLAG 848 5968 3.3V
FLAG 1104 5680 OUT_POS2
FLAG 1104 5744 OUT_NEG2
FLAG -128 5680 IN_p3
FLAG -144 5792 IN_n3
FLAG -1312 5536 3.3V
FLAG -1104 5536 3.3V
FLAG -1312 5904 0
FLAG -1104 5904 0
FLAG 400 5920 0
FLAG 992 5920 0
FLAG 1712 6224 3.3V
FLAG 1808 5568 3.3V
FLAG 1904 6528 0
FLAG 1984 6336 Vref
FLAG 1808 5792 0
FLAG 2752 5504 3.3V
FLAG 2848 5776 Vref
FLAG 2752 5856 0
FLAG 1088 5440 0
FLAG 1088 5344 LNA_PGA_OUT2
FLAG 544 5440 0
FLAG 544 5344 LNA_PGA_OUT1
FLAG 1712 6528 0
FLAG -160 5440 0
FLAG -160 5344 Sig_IN3
FLAG -640 5440 0
FLAG -640 5344 Sig_IN2
FLAG -656 5632 IN_p2
FLAG -656 5792 IN_n2
FLAG -576 5696 0
FLAG -576 5568 3.3V
FLAG -512 5856 0
FLAG -512 5728 3.3V
FLAG -848 5936 0
FLAG -848 5488 0
FLAG 1840 5824 Vref
FLAG 3088 5600 OUT-
FLAG 3088 5760 OUT+
FLAG 3360 5520 0
FLAG 3360 5424 Out_BP_Diff_Value
FLAG 3312 5680 0
FLAG 3808 5600 FPGA_Pin_p
FLAG 3824 5760 FPGA_Pin_n
FLAG 4608 5504 0
FLAG 4608 5408 FPGA_ADC_Diff_Internal
FLAG 4272 6048 Ch_p
FLAG 4272 6208 Ch_n
FLAG 3472 6128 0
FLAG 3808 6048 MCU_ADC_Pin_p
FLAG 3808 6208 MCU_ADC_Pin_n
FLAG 4608 6176 0
FLAG 4608 6080 MCU_ADC_Diff_Internal
FLAG 4416 6048 MCU_ADC_INT_p
FLAG 4432 6208 MCU_ADC_INT_n
FLAG 4416 5600 FPGA_ADC_INT_p
FLAG 4416 5760 FPGA_ADC_INT_n
FLAG 3632 5680 0
SYMBOL res -304 5616 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R37
SYMATTR Value {mc(7.5k, tol_R)}
SYMBOL res -304 5776 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R38
SYMATTR Value {mc(7.5k, tol_R)}
SYMBOL diode -864 5680 R0
WINDOW 3 26 85 Left 2
SYMATTR Value 1N4148
SYMATTR InstName D1
SYMBOL diode -720 5744 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D2
SYMATTR Value 1N4148
SYMBOL res -896 5616 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value {mc(2.5k, tol_R)}
SYMBOL res -896 5776 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R5
SYMATTR Value {mc(2.5k, tol_R)}
SYMBOL bv -1232 5344 R0
SYMATTR InstName B3
SYMATTR Value V=V(IN_p,IN_n)
SYMBOL AutoGenerated\\ADA8282 320 5712 R0
SYMATTR InstName U2
SYMBOL AutoGenerated\\ADA8282 912 5712 R0
SYMATTR InstName U3
SYMBOL res -1296 5632 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName R3
SYMATTR Value 100k
SYMBOL res -1328 5808 R0
SYMATTR InstName R6
SYMATTR Value 100k
SYMBOL res -1088 5632 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName R9
SYMATTR Value 100k
SYMBOL res -1120 5808 R0
SYMATTR InstName R10
SYMATTR Value 100k
SYMBOL cap 64 5664 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -66 40 VTop 2
SYMATTR InstName C3
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL cap 64 5728 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 82 131 VTop 2
SYMATTR InstName C4
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL cap 704 5664 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 -61 21 VTop 2
SYMATTR InstName C2
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL cap 704 5728 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 37 49 VTop 2
SYMATTR InstName C8
SYMATTR Value {mc(0.1u, tol_C*10)}
SYMBOL voltage 1712 6224 R0
WINDOW 123 0 0 Left 2
SYMATTR InstName Vcc4
SYMATTR Value 3.3
SYMBOL res 1344 5728 R90
WINDOW 0 65 57 VBottom 2
WINDOW 3 65 58 VTop 2
SYMATTR InstName RG1
SYMATTR Value {mc(27k, tol_R)}
SYMBOL res 1952 5936 R90
WINDOW 0 10 118 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName RF1
SYMATTR Value {mc(82k, tol_R)}
SYMBOL res 1344 5632 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG2
SYMATTR Value {mc(27k, tol_R)}
SYMBOL res 1952 5408 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 36 57 VTop 2
SYMATTR InstName RF2
SYMATTR Value {mc(82k, tol_R)}
SYMBOL res 1888 6224 R0
SYMATTR InstName R2
SYMATTR Value 1k
SYMBOL res 1888 6352 R0
SYMATTR InstName R8
SYMATTR Value 1k
SYMBOL cap 1552 5632 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C5
SYMATTR Value {mc(100p, tol_C)}
SYMBOL cap 1552 5728 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C6
SYMATTR Value {mc(100p, tol_C)}
SYMBOL cap 1552 5344 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C7
SYMATTR Value {mc(100p, tol_C)}
SYMBOL cap 1552 6000 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C9
SYMATTR Value {mc(100p, tol_C)}
SYMBOL res 1392 5760 R180
WINDOW 0 36 76 Left 2
WINDOW 3 33 53 Left 2
SYMATTR InstName RG3
SYMATTR Value {mc(5.6k, tol_R)}
SYMBOL res 2320 5728 R90
WINDOW 0 65 57 VBottom 2
WINDOW 3 65 58 VTop 2
SYMATTR InstName RG4
SYMATTR Value {mc(18k, tol_R)}
SYMBOL res 2928 5936 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName RF3
SYMATTR Value {mc(56k, tol_R)}
SYMBOL res 2320 5632 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG5
SYMATTR Value {mc(18k, tol_R)}
SYMBOL res 2928 5408 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 36 57 VTop 2
SYMATTR InstName RF4
SYMATTR Value {mc(56k, tol_R)}
SYMBOL AD8137 2752 5680 R0
SYMATTR InstName U4
SYMBOL cap 2528 5632 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C11
SYMATTR Value {mc(100p, tol_C)}
SYMBOL cap 2528 5728 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C13
SYMATTR Value {mc(100p, tol_C)}
SYMBOL cap 2528 5344 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C15
SYMATTR Value {mc(100p, tol_C)}
SYMBOL cap 2528 6000 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C16
SYMATTR Value {mc(100p, tol_C)}
SYMBOL res 2368 5760 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName RG6
SYMATTR Value {mc(3.9k, tol_R)}
SYMBOL bv 1088 5344 R0
SYMATTR InstName B4
SYMATTR Value V=V(OUT_POS2,OUT_NEG2)
SYMBOL bv 544 5344 R0
SYMATTR InstName B5
SYMATTR Value V=V(OUT_POS,OUT_NEG)
SYMBOL bv -160 5344 R0
SYMATTR InstName B6
SYMATTR Value V=V(IN_p3,IN_n3)
SYMBOL bv -640 5344 R0
SYMATTR InstName B7
SYMATTR Value V=V(IN_p2,IN_n2)
SYMBOL res 384 5520 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R12
SYMATTR Value 10Meg
SYMBOL res 368 6080 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R13
SYMATTR Value 10Meg
SYMBOL schottky -560 5632 R180
WINDOW 0 24 64 Left 2
WINDOW 3 -88 17 Left 2
SYMATTR InstName D3
SYMATTR Value BAT54
SYMBOL schottky -560 5696 R180
WINDOW 0 39 31 Left 2
WINDOW 3 -87 46 Left 2
SYMATTR InstName D4
SYMATTR Value BAT54
SYMBOL schottky -496 5792 R180
WINDOW 0 41 37 Left 2
WINDOW 3 -80 15 Left 2
SYMATTR InstName D5
SYMATTR Value BAT54
SYMBOL schottky -496 5856 R180
WINDOW 0 37 31 Left 2
WINDOW 3 -79 50 Left 2
SYMATTR InstName D6
SYMATTR Value BAT54
SYMBOL voltage -1536 5648 R0
WINDOW 123 47 46 Left 2
WINDOW 39 0 0 Left 0
WINDOW 3 -84 183 Left 2
WINDOW 0 47 13 Left 2
SYMATTR Value2 AC 10u
SYMATTR Value SINE(0 1000 120k)
SYMATTR InstName V3
SYMBOL cap -864 5840 R0
SYMATTR InstName C12
SYMATTR Value {mc(12p, tol_C*100)}
SYMBOL cap -864 5520 R0
SYMATTR InstName C14
SYMATTR Value {mc(12p, tol_C*100)}
SYMBOL AD8137 1808 5680 R0
SYMATTR InstName U1
SYMBOL bv 3360 5424 R0
SYMATTR InstName B9
SYMATTR Value V=V(OUT-,OUT+)
SYMBOL res 3296 5584 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG11
SYMATTR Value {mc(1k, tol_R)}
SYMBOL res 3296 5744 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG12
SYMATTR Value {mc(1k, tol_R)}
SYMBOL cap 3328 5600 R0
WINDOW 3 25 -27 Left 2
SYMATTR InstName C21
SYMATTR Value {mc(1000p, tol_C)}
SYMBOL cap 3328 5680 R0
WINDOW 3 -14 89 Left 2
SYMATTR Value {mc(1000p, tol_C)}
SYMATTR InstName C22
SYMBOL res 4240 6032 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R11
SYMATTR Value 1.2k
SYMBOL res 4240 6192 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R14
SYMATTR Value 1.2k
SYMBOL bv 4608 5408 R0
SYMATTR InstName B10
SYMATTR Value V=V(FPGA_ADC_INT_p,FPGA_ADC_INT_n)
SYMBOL cap 4304 6096 R0
WINDOW 3 39 34 Left 2
WINDOW 0 39 11 Left 2
SYMATTR Value 8pF
SYMATTR InstName Ch2
SYMBOL res 3456 6032 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG13
SYMATTR Value {mc(330, tol_R)}
SYMBOL res 3456 6192 R90
WINDOW 0 -26 54 VBottom 2
WINDOW 3 -28 55 VTop 2
SYMATTR InstName RG14
SYMATTR Value {mc(330, tol_R)}
SYMBOL cap 3488 6048 R0
SYMATTR InstName C23
SYMATTR Value {mc(1n, tol_C)}
SYMBOL cap 3488 6128 R0
WINDOW 3 -14 89 Left 2
SYMATTR Value {mc(1n, tol_C)}
SYMATTR InstName C24
SYMBOL res 4032 5584 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R15
SYMATTR Value 10k
SYMBOL res 4032 5744 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R16
SYMATTR Value 10k
SYMBOL cap 4096 5648 R0
WINDOW 3 39 34 Left 2
WINDOW 0 39 11 Left 2
SYMATTR Value 3pF
SYMATTR InstName Ch3
SYMBOL bv 4608 6080 R0
SYMATTR InstName B11
SYMATTR Value V=V(MCU_ADC_INT_p,MCU_ADC_INT_n)
SYMBOL res 3600 5696 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName RG7
SYMATTR Value {mc(590, tol_R)}
SYMBOL res 3600 5776 R180
WINDOW 0 36 76 Left 2
WINDOW 3 36 40 Left 2
SYMATTR InstName RG8
SYMATTR Value {mc(590, tol_R)}
TEXT -1184 4680 Left 2 !;tran 1m
TEXT -1176 4632 Left 2 !.ac dec 100 1k 750k
TEXT -2472 4896 Left 2 !.PARAM k12_2   0.000001
TEXT -2472 4936 Left 2 !.PARAM M12_2 {{k12_2}*(sqrt({L1s_2}*{L2s_2})*({N1_2}/{N2_2}))}
TEXT -2472 4968 Left 2 !.PARAM M21_2 {{k12_2}*(sqrt({L1s_2}*{L2s_2})*({N2_2}/{N1_2}))}
TEXT -2472 4848 Left 2 !.PARAM L1s_2 36u
TEXT -2472 4872 Left 2 !.PARAM L2s_2 1.7u
TEXT -2472 4792 Left 2 !.PARAM N1_2 1
TEXT -2472 4816 Left 2 !.PARAM N2_2 1
TEXT -2472 5008 Left 2 !.PARAM L1l_2 {{L1s_2}-{M12_2}}
TEXT -2472 5040 Left 2 !.PARAM L2l_2 {{L2s_2}-{M21_2}}
TEXT -1184 4736 Left 2 !.param C_HP1 {270p}
TEXT -1184 4776 Left 2 !.param C_LP1 {10p}
TEXT -2104 4856 Left 2 ;.step param k12_2  0.000001 0.004 0.0005
TEXT -2104 4888 Left 2 ;.step param k12_2 0.000002 0.05 0.049998
TEXT -768 4632 Left 2 !.param tol_C=0.01 ;   +/-1% capacitor component tolerance
TEXT -768 4672 Left 2 !.param tol_R=0.001 ;   +/-0.1% resistor component tolerance
TEXT -2208 5928 Left 2 !.PARAM I_AMP_120kHz_week 260m
TEXT -2208 5896 Left 2 !.PARAM I_AMP_85kHz_week {I_AMP_120kHz_week*40}
TEXT -768 4728 Left 2 !.step param X 0 10 1 ; a dummy parameter to cycle Monte Carlo runs
TEXT 3672 5456 Left 6 ;FPGA_INTERFACE
TEXT 3768 5936 Left 6 ;MCU_INTERFACE
