============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           May 14 2023  05:43:44 pm
  Module:                 BIST
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (49525 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) test_sel[1]
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     215                  
             Slack:=   49525                  

Exceptions/Constraints:
  input_delay              100             MBIST.sdc_line_3_15_1 
  output_delay             150             MBIST.sdc_line_4      

#---------------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge          Cell            Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  test_sel[1]       -       -     R     (arrival)                    2   0.9     0     0     100    (-,-) 
  drc_buf_sp54437/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL         4   2.9    23    16     116    (-,-) 
  g54363/Y          -       B->Y  F     NOR2xp33_ASAP7_75t_SL        4   3.2    45    25     141    (-,-) 
  g54354/Y          -       A->Y  R     INVx1_ASAP7_75t_SL           2   1.5    19    11     153    (-,-) 
  g54335/Y          -       A->Y  F     NOR2xp33_ASAP7_75t_SL       10   7.4   111    48     201    (-,-) 
  g54298/Y          -       A1->Y R     AOI22xp5_ASAP7_75t_SL        1   1.5    48    23     224    (-,-) 
  g53219/Y          -       A->Y  R     AND2x6_ASAP7_75t_SL        257 193.0   166    83     307    (-,-) 
  g52126__2398/Y    -       B->Y  F     AOI311xp33_ASAP7_75t_SL      1   0.4    48     8     315    (-,-) 
  fail              -       -     F     (port)                       -     -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 2: MET (49525 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) test_sel[0]
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     215                  
             Slack:=   49525                  

Exceptions/Constraints:
  input_delay              100             MBIST.sdc_line_3_16_1 
  output_delay             150             MBIST.sdc_line_4      

#---------------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge          Cell            Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  test_sel[0]       -       -     R     (arrival)                    2   0.9     0     0     100    (-,-) 
  drc_buf_sp54428/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL         4   2.8    22    16     116    (-,-) 
  g54363/Y          -       A->Y  F     NOR2xp33_ASAP7_75t_SL        4   3.2    45    25     141    (-,-) 
  g54354/Y          -       A->Y  R     INVx1_ASAP7_75t_SL           2   1.5    19    11     153    (-,-) 
  g54335/Y          -       A->Y  F     NOR2xp33_ASAP7_75t_SL       10   7.4   111    48     201    (-,-) 
  g54298/Y          -       A1->Y R     AOI22xp5_ASAP7_75t_SL        1   1.5    48    23     224    (-,-) 
  g53219/Y          -       A->Y  R     AND2x6_ASAP7_75t_SL        257 193.0   166    83     307    (-,-) 
  g52126__2398/Y    -       B->Y  F     AOI311xp33_ASAP7_75t_SL      1   0.4    48     8     315    (-,-) 
  fail              -       -     F     (port)                       -     -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (49526 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (F) test_sel[1]
          Clock: (R) clk
       Endpoint: (R) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     214                  
             Slack:=   49526                  

Exceptions/Constraints:
  input_delay              100             MBIST.sdc_line_3_15_1 
  output_delay             150             MBIST.sdc_line_4      

#---------------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge          Cell            Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  test_sel[1]       -       -     F     (arrival)                    2   0.9     0     0     100    (-,-) 
  drc_buf_sp54437/Y -       A->Y  F     HB1xp67_ASAP7_75t_SL         4   2.9    20    16     116    (-,-) 
  g54363/Y          -       B->Y  R     NOR2xp33_ASAP7_75t_SL        4   3.2    48    24     140    (-,-) 
  g54354/Y          -       A->Y  F     INVx1_ASAP7_75t_SL           2   1.5    18     8     148    (-,-) 
  g54335/Y          -       A->Y  R     NOR2xp33_ASAP7_75t_SL       10   7.4   119    46     194    (-,-) 
  g54298/Y          -       A1->Y F     AOI22xp5_ASAP7_75t_SL        1   1.5    45    11     205    (-,-) 
  g53219/Y          -       A->Y  F     AND2x6_ASAP7_75t_SL        257 193.0   144    83     288    (-,-) 
  g52126__2398/Y    -       B->Y  R     AOI311xp33_ASAP7_75t_SL      1   0.4    48    26     314    (-,-) 
  fail              -       -     R     (port)                       -     -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (49527 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (F) test_sel[0]
          Clock: (R) clk
       Endpoint: (R) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     213                  
             Slack:=   49527                  

Exceptions/Constraints:
  input_delay              100             MBIST.sdc_line_3_16_1 
  output_delay             150             MBIST.sdc_line_4      

#---------------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge          Cell            Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  test_sel[0]       -       -     F     (arrival)                    2   0.9     0     0     100    (-,-) 
  drc_buf_sp54428/Y -       A->Y  F     HB1xp67_ASAP7_75t_SL         4   2.8    20    16     116    (-,-) 
  g54363/Y          -       A->Y  R     NOR2xp33_ASAP7_75t_SL        4   3.2    48    23     138    (-,-) 
  g54354/Y          -       A->Y  F     INVx1_ASAP7_75t_SL           2   1.5    18     8     146    (-,-) 
  g54335/Y          -       A->Y  R     NOR2xp33_ASAP7_75t_SL       10   7.4   119    46     192    (-,-) 
  g54298/Y          -       A1->Y F     AOI22xp5_ASAP7_75t_SL        1   1.5    45    11     203    (-,-) 
  g53219/Y          -       A->Y  F     AND2x6_ASAP7_75t_SL        257 193.0   144    83     286    (-,-) 
  g52126__2398/Y    -       B->Y  R     AOI311xp33_ASAP7_75t_SL      1   0.4    48    26     313    (-,-) 
  fail              -       -     R     (port)                       -     -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 5: MET (49530 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) RAM_addr_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-      10                  
         Data Path:-     300                  
             Slack:=   49530                  

Exceptions/Constraints:
  output_delay             150             MBIST.sdc_line_4 

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge          Cell            Fanout  Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  RAM_addr_reg_reg[2]/CLK -       -       R     (arrival)                  290     -     0     0      10    (-,-) 
  RAM_addr_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL        6   6.7    39    39      49    (-,-) 
  g53200/Y                -       A->Y    F     INVx1_ASAP7_75t_SL           4   5.6    32    18      67    (-,-) 
  g53106__7410/Y          -       A->Y    F     AND2x4_ASAP7_75t_SL        128 103.3   113    65     132    (-,-) 
  g52518__7410/Y          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        1   0.9    40    22     155    (-,-) 
  g52348__2346/Y          -       A->Y    F     NAND3xp33_ASAP7_75t_SL       1   0.9    23    12     166    (-,-) 
  g52207__2883/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    46    15     181    (-,-) 
  g52192__3680/Y          -       B2->Y   F     OAI22xp5_ASAP7_75t_SL        1   0.9    32     7     189    (-,-) 
  g52177__9315/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   0.9    59    16     204    (-,-) 
  g52170__7098/Y          -       C->Y    F     OAI221xp5_ASAP7_75t_SL       1   0.9    32    12     217    (-,-) 
  g52148__6161/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    59    16     233    (-,-) 
  g52142__7098/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1   0.9    24    11     244    (-,-) 
  g52138__2802/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       3   2.2    48    22     266    (-,-) 
  g52130__8428/Y          -       B2->Y   F     OAI22xp5_ASAP7_75t_SL        1   1.0    22     8     273    (-,-) 
  g52128__6260/Y          -       B->Y    F     AO21x1_ASAP7_75t_SL          1   0.9     8    14     287    (-,-) 
  g52127__5107/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    27    13     300    (-,-) 
  g52126__2398/Y          -       A1->Y   F     AOI311xp33_ASAP7_75t_SL      1   0.4    48    10     310    (-,-) 
  fail                    -       -       F     (port)                       -     -     -     0     310    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 6: MET (49531 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) RAM_addr_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-      10                  
         Data Path:-     299                  
             Slack:=   49531                  

Exceptions/Constraints:
  output_delay             150             MBIST.sdc_line_4 

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge          Cell            Fanout  Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  RAM_addr_reg_reg[2]/CLK -       -       R     (arrival)                  290     -     0     0      10    (-,-) 
  RAM_addr_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL        6   6.7    39    39      49    (-,-) 
  g53200/Y                -       A->Y    F     INVx1_ASAP7_75t_SL           4   5.6    32    18      67    (-,-) 
  g53106__7410/Y          -       A->Y    F     AND2x4_ASAP7_75t_SL        128 103.3   113    65     132    (-,-) 
  g52556__3680/Y          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        1   0.9    40    22     155    (-,-) 
  g52358__5526/Y          -       C->Y    F     NAND3xp33_ASAP7_75t_SL       1   0.9    23     8     162    (-,-) 
  g52251__1705/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    46    15     178    (-,-) 
  g52201__5115/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1   0.9    31    10     188    (-,-) 
  g52182__7410/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   0.9    58    16     203    (-,-) 
  g52159__6260/Y          -       C->Y    F     OAI221xp5_ASAP7_75t_SL       1   0.9    38    12     216    (-,-) 
  g52153__1666/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    60    17     233    (-,-) 
  g52141__8246/Y          -       B2->Y   F     OAI22xp5_ASAP7_75t_SL        1   0.9    22     7     240    (-,-) 
  g52134__3680/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       3   2.3    49    22     262    (-,-) 
  g52130__8428/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1   1.0    22    11     273    (-,-) 
  g52128__6260/Y          -       B->Y    F     AO21x1_ASAP7_75t_SL          1   0.9     8    14     286    (-,-) 
  g52127__5107/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    27    13     299    (-,-) 
  g52126__2398/Y          -       A1->Y   F     AOI311xp33_ASAP7_75t_SL      1   0.4    48    10     309    (-,-) 
  fail                    -       -       F     (port)                       -     -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 7: MET (49532 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) RAM_addr_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-      10                  
         Data Path:-     298                  
             Slack:=   49532                  

Exceptions/Constraints:
  output_delay             150             MBIST.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  RAM_addr_reg_reg[1]/CLK -       -       R     (arrival)                  290    -     0     0      10    (-,-) 
  RAM_addr_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL        5  3.1    21    28      38    (-,-) 
  g53196/Y                -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    10     6      44    (-,-) 
  g53124__3680/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  2.9    42    21      65    (-,-) 
  g53112__4319/Y          -       B->Y    F     AND2x4_ASAP7_75t_SL        128 98.7   108    63     128    (-,-) 
  g52558__2802/Y          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        1  0.9    39    22     150    (-,-) 
  g52358__5526/Y          -       A->Y    F     NAND3xp33_ASAP7_75t_SL       1  0.9    23    11     162    (-,-) 
  g52251__1705/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    46    15     177    (-,-) 
  g52201__5115/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  0.9    31    10     187    (-,-) 
  g52182__7410/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  0.9    58    16     202    (-,-) 
  g52159__6260/Y          -       C->Y    F     OAI221xp5_ASAP7_75t_SL       1  0.9    38    12     215    (-,-) 
  g52153__1666/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    60    17     232    (-,-) 
  g52141__8246/Y          -       B2->Y   F     OAI22xp5_ASAP7_75t_SL        1  0.9    22     7     239    (-,-) 
  g52134__3680/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       3  2.3    49    22     261    (-,-) 
  g52130__8428/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  1.0    22    11     272    (-,-) 
  g52128__6260/Y          -       B->Y    F     AO21x1_ASAP7_75t_SL          1  0.9     8    14     285    (-,-) 
  g52127__5107/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    27    13     298    (-,-) 
  g52126__2398/Y          -       A1->Y   F     AOI311xp33_ASAP7_75t_SL      1  0.4    48    10     308    (-,-) 
  fail                    -       -       F     (port)                       -    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 8: MET (49532 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) RAM_addr_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-      10                  
         Data Path:-     298                  
             Slack:=   49532                  

Exceptions/Constraints:
  output_delay             150             MBIST.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  RAM_addr_reg_reg[1]/CLK -       -       R     (arrival)                  290    -     0     0      10    (-,-) 
  RAM_addr_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL        5  3.1    21    28      38    (-,-) 
  g53196/Y                -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    10     6      44    (-,-) 
  g53124__3680/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  2.9    42    21      65    (-,-) 
  g53112__4319/Y          -       B->Y    F     AND2x4_ASAP7_75t_SL        128 98.7   108    63     128    (-,-) 
  g52538__7482/Y          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        1  0.9    39    22     150    (-,-) 
  g52335__1705/Y          -       A->Y    F     NAND3xp33_ASAP7_75t_SL       1  0.9    23    11     162    (-,-) 
  g52242__5107/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    49    15     177    (-,-) 
  g52192__3680/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  0.9    32    10     187    (-,-) 
  g52177__9315/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  0.9    59    16     203    (-,-) 
  g52170__7098/Y          -       C->Y    F     OAI221xp5_ASAP7_75t_SL       1  0.9    32    12     215    (-,-) 
  g52148__6161/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    59    16     232    (-,-) 
  g52142__7098/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  0.9    24    11     242    (-,-) 
  g52138__2802/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       3  2.2    48    22     264    (-,-) 
  g52130__8428/Y          -       B2->Y   F     OAI22xp5_ASAP7_75t_SL        1  1.0    22     8     272    (-,-) 
  g52128__6260/Y          -       B->Y    F     AO21x1_ASAP7_75t_SL          1  0.9     8    14     285    (-,-) 
  g52127__5107/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    27    13     298    (-,-) 
  g52126__2398/Y          -       A1->Y   F     AOI311xp33_ASAP7_75t_SL      1  0.4    48    10     308    (-,-) 
  fail                    -       -       F     (port)                       -    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 9: MET (49532 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) RAM_addr_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-      10                  
         Data Path:-     298                  
             Slack:=   49532                  

Exceptions/Constraints:
  output_delay             150             MBIST.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  RAM_addr_reg_reg[1]/CLK -       -       R     (arrival)                  290    -     0     0      10    (-,-) 
  RAM_addr_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL        5  3.1    21    28      38    (-,-) 
  g53196/Y                -       A->Y    R     INVx1_ASAP7_75t_SL           1  0.7    10     6      44    (-,-) 
  g53124__3680/Y          -       B->Y    F     NOR2xp33_ASAP7_75t_SL        2  2.9    42    21      65    (-,-) 
  g53112__4319/Y          -       B->Y    F     AND2x4_ASAP7_75t_SL        128 98.7   108    63     128    (-,-) 
  g52613__1617/Y          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        1  0.9    39    22     150    (-,-) 
  g52383__6260/Y          -       B->Y    F     NAND3xp33_ASAP7_75t_SL       1  0.9    23    10     160    (-,-) 
  g52266__7410/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    49    15     175    (-,-) 
  g52202__7482/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  0.9    31    10     185    (-,-) 
  g52187__6260/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  0.9    58    16     201    (-,-) 
  g52171__6131/Y          -       C->Y    F     OAI221xp5_ASAP7_75t_SL       1  0.9    28    12     213    (-,-) 
  g52154__7410/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    29    16     229    (-,-) 
  g52141__8246/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  0.9    22     9     239    (-,-) 
  g52134__3680/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       3  2.3    49    22     261    (-,-) 
  g52130__8428/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1  1.0    22    11     271    (-,-) 
  g52128__6260/Y          -       B->Y    F     AO21x1_ASAP7_75t_SL          1  0.9     8    14     285    (-,-) 
  g52127__5107/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1  1.0    27    13     298    (-,-) 
  g52126__2398/Y          -       A1->Y   F     AOI311xp33_ASAP7_75t_SL      1  0.4    48    10     308    (-,-) 
  fail                    -       -       F     (port)                       -    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 10: MET (49532 ps) Late External Delay Assertion at pin fail
          Group: clk
     Startpoint: (R) RAM_addr_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) fail
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=   49840                  
      Launch Clock:-      10                  
         Data Path:-     298                  
             Slack:=   49532                  

Exceptions/Constraints:
  output_delay             150             MBIST.sdc_line_4 

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc    Edge          Cell            Fanout  Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  RAM_addr_reg_reg[2]/CLK -       -       R     (arrival)                  290     -     0     0      10    (-,-) 
  RAM_addr_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL        6   6.7    39    39      49    (-,-) 
  g53200/Y                -       A->Y    F     INVx1_ASAP7_75t_SL           4   5.6    32    18      67    (-,-) 
  g53106__7410/Y          -       A->Y    F     AND2x4_ASAP7_75t_SL        128 103.3   113    65     132    (-,-) 
  g52603__6417/Y          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        1   0.9    40    22     155    (-,-) 
  g52364__5122/Y          -       C->Y    F     NAND3xp33_ASAP7_75t_SL       1   0.9    23     8     162    (-,-) 
  g52264__2346/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    47    15     178    (-,-) 
  g52202__7482/Y          -       B2->Y   F     OAI22xp5_ASAP7_75t_SL        1   0.9    31     7     185    (-,-) 
  g52187__6260/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   0.9    58    16     200    (-,-) 
  g52171__6131/Y          -       C->Y    F     OAI221xp5_ASAP7_75t_SL       1   0.9    28    12     213    (-,-) 
  g52154__7410/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    29    16     229    (-,-) 
  g52141__8246/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1   0.9    22     9     238    (-,-) 
  g52134__3680/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       3   2.3    49    22     260    (-,-) 
  g52130__8428/Y          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        1   1.0    22    11     271    (-,-) 
  g52128__6260/Y          -       B->Y    F     AO21x1_ASAP7_75t_SL          1   0.9     8    14     284    (-,-) 
  g52127__5107/Y          -       C->Y    R     AOI221xp5_ASAP7_75t_SL       1   1.0    27    13     297    (-,-) 
  g52126__2398/Y          -       A1->Y   F     AOI311xp33_ASAP7_75t_SL      1   0.4    48    10     308    (-,-) 
  fail                    -       -       F     (port)                       -     -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

