-- This file has been generated by cocoSim

type BusA = struct { a_1: real; a_2: real; a_3: real; a1_1: int; a1_2: int; a1_3: int; a1_4: int; a1_5: int; a1_6: int; a2_1: bool; a3_1: real; a3_2: real; a3_3: real};
type BusB = struct { b_1: real; b1_1: int; b2_1: bool; b3_1: real};
type BusDT = struct { a_1: int; a1_1: real};
type BusUnif = struct { f_1: real; f1_1: real; f1_2: real; f1_3: real};
type BusUnif3 = struct { f3_1: real; f_1: real; f1_1: real; f1_2: real; f1_3: real};

-- System nodes
node bus_mess_test_Subsystem (In1_1_1 : real; In1_1_2 : real; In1_1_3 : real; In1_1_4 : real; In1_1_5 : real)
returns (Out1_1_1 : real; Out1_1_2 : real; Out1_1_3 : real; Out1_1_4 : real; Out1_1_5 : real); 
let 
	Out1_1_1 = In1_1_1;
	Out1_1_2 = In1_1_2;
	Out1_1_3 = In1_1_3;
	Out1_1_4 = In1_1_4;
	Out1_1_5 = In1_1_5;
tel

node bus_mess_test (In3_1_1 : BusA; In4_1_1 : bool; In5_1_1 : real; In5_1_2 : real; In5_1_3 : real; In1_1_1 : real)
returns (Out2_1_1 : BusA;
	Out3_2_1 : real; Out3_2_2 : real; Out3_2_3 : real; Out3_2_4 : real; Out3_2_5 : real;
	Out1_3_1 : real;
	Out4_4_1 : real; Out4_4_2 : real; Out4_4_3 : real); 
var
	BusAssignment2_1_1 : BusA;
	BusAssignment3_1_1 : real; BusAssignment3_1_2 : real; BusAssignment3_1_3 : real; BusAssignment3_1_4 : real; BusAssignment3_1_5 : real;
	BusCreator_1_1 : real; BusCreator_1_2 : real; BusCreator_1_3 : real; BusCreator_1_4 : real; BusCreator_1_5 : real;
	BusSelector_1_1 : real;
	BusSelector1_1_1 : real; BusSelector1_1_2 : real; BusSelector1_1_3 : real;
	Subsystem_1_1 : real; Subsystem_1_2 : real; Subsystem_1_3 : real; Subsystem_1_4 : real; Subsystem_1_5 : real;
	i_virtual_local : real;
let 
	BusAssignment2_1_1.a_1 = In3_1_1.a_1;
	BusAssignment2_1_1.a_2 = In3_1_1.a_2;
	BusAssignment2_1_1.a_3 = In3_1_1.a_3;
	BusAssignment2_1_1.a1_1 = In3_1_1.a1_1;
	BusAssignment2_1_1.a1_2 = In3_1_1.a1_2;
	BusAssignment2_1_1.a1_3 = In3_1_1.a1_3;
	BusAssignment2_1_1.a1_4 = In3_1_1.a1_4;
	BusAssignment2_1_1.a1_5 = In3_1_1.a1_5;
	BusAssignment2_1_1.a1_6 = In3_1_1.a1_6;
	BusAssignment2_1_1.a2_1 = In4_1_1;
	BusAssignment2_1_1.a3_1 = In5_1_1;
	BusAssignment2_1_1.a3_2 = In5_1_2;
	BusAssignment2_1_1.a3_3 = In5_1_3;
	BusAssignment3_1_1 = BusCreator_1_1;
	BusAssignment3_1_2 = BusCreator_1_2;
	BusAssignment3_1_3 = In5_1_1;
	BusAssignment3_1_4 = In5_1_2;
	BusAssignment3_1_5 = In5_1_3;
	BusCreator_1_1 = In1_1_1;
	BusCreator_1_2 = In1_1_1;
	BusCreator_1_3 = In5_1_1;
	BusCreator_1_4 = In5_1_2;
	BusCreator_1_5 = In5_1_3;
	BusSelector_1_1 = BusCreator_1_2;
	BusSelector1_1_1 = Subsystem_1_3;
	BusSelector1_1_2 = Subsystem_1_4;
	BusSelector1_1_3 = Subsystem_1_5;
	(Subsystem_1_1, Subsystem_1_2, Subsystem_1_3, Subsystem_1_4, Subsystem_1_5) = bus_mess_test_Subsystem(BusCreator_1_1, BusCreator_1_2, BusCreator_1_3, BusCreator_1_4, BusCreator_1_5);
	Out2_1_1 = BusAssignment2_1_1;
	Out3_2_1 = BusAssignment3_1_1;
	Out3_2_2 = BusAssignment3_1_2;
	Out3_2_3 = BusAssignment3_1_3;
	Out3_2_4 = BusAssignment3_1_4;
	Out3_2_5 = BusAssignment3_1_5;
	Out1_3_1 = BusSelector_1_1;
	Out4_4_1 = BusSelector1_1_1;
	Out4_4_2 = BusSelector1_1_2;
	Out4_4_3 = BusSelector1_1_3;
	i_virtual_local= 0.0 -> 1.0;
tel

