<module name="DEVICE_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRM_RSTCTRL" acronym="PRM_RSTCTRL" offset="0x0" width="32" description="Global software cold and warm reset control. This register is auto-cleared. Only write 1 is possible. A read returns 0 only.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RST_GLOBAL_COLD_SW" width="1" begin="1" end="1" resetval="0x0" description="Global COLD software reset control. This bit is reset only upon a global cold source of reset." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="RST_GLOBAL_COLD_SW_0" description="Global COLD software reset is cleared."/>
      <bitenum value="1" id="_0X1" token="RST_GLOBAL_COLD_SW_1" description="Triggers a global COLD software reset. The software must ensure the SDRAM is properly put in sef-refresh mode before applying this reset."/>
    </bitfield>
    <bitfield id="RST_GLOBAL_WARM_SW" width="1" begin="0" end="0" resetval="0x0" description="Global WARM software reset control. This bit is reset upon any global source of reset (warm and cold)." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="RST_GLOBAL_WARM_SW_0" description="Global warm software reset is cleared."/>
      <bitenum value="1" id="_0X1" token="RST_GLOBAL_WARM_SW_1" description="Triggers a global warm software reset."/>
    </bitfield>
  </register>
  <register id="PRM_RSTST" acronym="PRM_RSTST" offset="0x4" width="32" description="This register logs the global reset sources. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TSHUT_IVA_RST" width="1" begin="16" end="16" resetval="0x0" description="TSHUT_IVA warm reset event. This is a source of global WARM reset." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="TSHUT_IVA_RST_0" description="No TSHUT_MM reset."/>
      <bitenum value="1" id="_0X1" token="TSHUT_IVA_RST_1" description="TSHUT_MM reset has occurred."/>
    </bitfield>
    <bitfield id="TSHUT_DSPEVE_RST" width="1" begin="15" end="15" resetval="0x0" description="TSHUT_DSPEVE warm reset event. This is a source of global WARM reset." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="TSHUT_DSPEVE_RST_0" description="No TSHUT_MM reset."/>
      <bitenum value="1" id="_0X1" token="TSHUT_DSPEVE_RST_1" description="TSHUT_MM reset has occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TSHUT_CORE_RST" width="1" begin="13" end="13" resetval="0x0" description="TSHUT_CORE warm reset event. This is a source of global WARM reset." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="TSHUT_CORE_RST_0" description="No TSHUT_CORE reset."/>
      <bitenum value="1" id="_0X1" token="TSHUT_CORE_RST_1" description="TSHUT_CORE reset has occurred."/>
    </bitfield>
    <bitfield id="TSHUT_MM_RST" width="1" begin="12" end="12" resetval="0x0" description="TSHUT_GPU warm reset event. This is a source of global WARM reset." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="TSHUT_MM_RST_0" description="No TSHUT_MM reset."/>
      <bitenum value="1" id="_0X1" token="TSHUT_MM_RST_1" description="TSHUT_MM reset has occurred."/>
    </bitfield>
    <bitfield id="TSHUT_MPU_RST" width="1" begin="11" end="11" resetval="0x0" description="TSHUT_MPU warm reset event. This is a source of global WARM reset." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="TSHUT_MPU_RST_0" description="No TSHUT_MPU reset."/>
      <bitenum value="1" id="_0X1" token="TSHUT_MPU_RST_1" description="TSHUT_MPU reset has occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ICEPICK_RST" width="1" begin="9" end="9" resetval="0x0" description="IcePick reset event. This is a source of global warm reset initiated by the emulation." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="ICEPICK_RST_0" description="No ICEPICK reset."/>
      <bitenum value="1" id="_0X1" token="ICEPICK_RST_1" description="IcePick reset has occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EXTERNAL_WARM_RST" width="1" begin="5" end="5" resetval="0x0" description="External warm reset event" range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="EXTERNAL_WARM_RST_0" description="No global warm reset."/>
      <bitenum value="1" id="_0X1" token="EXTERNAL_WARM_RST_1" description="Global external warm reset has occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_WDT_RST" width="1" begin="3" end="3" resetval="0x0" description="WD_TIMER2 and MPU subsystem watchdog reset event. This is a source of global WARM reset." range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="MPU_WDT_RST_0" description="No reset."/>
      <bitenum value="1" id="_0X1" token="MPU_WDT_RST_1" description="Reset has occurred."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GLOBAL_WARM_SW_RST" width="1" begin="1" end="1" resetval="0x0" description="Global warm software reset event" range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="GLOBAL_WARM_SW_RST_0" description="No global warm SW reset"/>
      <bitenum value="1" id="_0X1" token="GLOBAL_WARM_SW_RST_1" description="Global warm SW reset has occurred."/>
    </bitfield>
    <bitfield id="GLOBAL_COLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Power-on (cold) reset event" range="" rwaccess="RW">
      <bitenum value="0" id="_0X0" token="GLOBAL_COLD_RST_0" description="No power-on reset."/>
      <bitenum value="1" id="_0X1" token="GLOBAL_COLD_RST_1" description="Power-on reset has occurred."/>
    </bitfield>
  </register>
  <register id="PRM_RSTTIME" acronym="PRM_RSTTIME" offset="0x8" width="32" description="Reset duration control. [warm reset insensitive]">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSTTIME2" width="5" begin="14" end="10" resetval="0x10" description="Power domain reset duration 2 in number of RM.SYSCLK clock cycles." range="" rwaccess="RW">
      <bitenum value="0" id="RESERVED" token="RSTTIME2_0" description="Reserved"/>
    </bitfield>
    <bitfield id="RSTTIME1" width="10" begin="9" end="0" resetval="0x6" description="Global reset duration 1 in number of Func_32k_clk clock cycles. This bit-field is only sensitive to the external power-on reset (WKUPAON_SYS_PWRON_RST reset line)" range="" rwaccess="RW">
      <bitenum value="0" id="RESERVED" token="RSTTIME1_0" description="Reserved"/>
    </bitfield>
  </register>
  <register id="PRM_PSCON_COUNT" acronym="PRM_PSCON_COUNT" offset="0x18" width="32" description="This register allows controlling 2 parameters for power state controller. [warm reset insensitive]">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HG_PONOUT_2_PGOODIN_TIME" width="8" begin="23" end="16" resetval="0x30" description="The value 'NbCycles' set in this field determines the duration of the PONOUT to PGOODIN transition for power domain without DPS. The duration is computed as 8 x NbCycles of system clock cycles. Target is 10us." range="" rwaccess="RW"/>
    <bitfield id="PONOUT_2_PGOODIN_TIME" width="8" begin="15" end="8" resetval="0x30" description="The value 'NbCycles' set in this field determines the duration of the PONOUT to PGOODIN transition for power domain without DPS. The duration is computed as 8 x NbCycles of system clock cycles. Target is 10us." range="" rwaccess="RW"/>
    <bitfield id="PCHARGE_TIME" width="8" begin="7" end="0" resetval="0x17" description="Number of system clock cycles for the SRAM pre-charge duration. Target is 600ns." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_IO_COUNT" acronym="PRM_IO_COUNT" offset="0x1C" width="32" description="This register allows controlling DDR IO isolation removal setup. [warm reset insensitive]">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISO_2_ON_TIME" width="8" begin="7" end="0" resetval="0x3a" description="Determines the setup time of the DDR IOs going out of isolation. Counting on the system clock. Target is 1.5us." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_IO_PMCTRL" acronym="PRM_IO_PMCTRL" offset="0x20" width="32" description="This register allows controlling power management features of the IOs.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GLOBAL_WUEN" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup enable. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="GLOBAL_WUEN_0" description="All individual IO WUEN are gated in the Spinner logic (overriden to 0)."/>
      <bitenum value="1" id="ENABLED" token="GLOBAL_WUEN_1" description="All individual IO WUEN from control module are going to IOs."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WUCLK_STATUS" width="1" begin="9" end="9" resetval="0x0" description="Gives value of WUCLKOUT signal coming back from IO pad ring." range="" rwaccess="R"/>
    <bitfield id="WUCLK_CTRL" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring." range="" rwaccess="RW">
      <bitenum value="0" id="LOW" token="WUCLK_CTRL_0" description="WUCLKIN signal is driven to 0. IO wakeup daisy chain is functional as well as IO whose wakeup feature is enabled."/>
      <bitenum value="1" id="HIGH" token="WUCLK_CTRL_1" description="WUCLKIN signal is driven to 1. IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IO_ON_STATUS" width="1" begin="5" end="5" resetval="0x1" description="Gives the functional status of the IO ring." range="" rwaccess="R">
      <bitenum value="0" id="LOW" token="IO_ON_STATUS_0" description="Part or all of the IOs are not in the ON state, that is are in isolation state."/>
      <bitenum value="1" id="HIGH" token="IO_ON_STATUS_1" description="All IOs are in the ON state."/>
    </bitfield>
    <bitfield id="ISOOVR_EXTEND" width="1" begin="4" end="4" resetval="0x0" description="Control non-EMIF IO isolation extension upon a device wakeup from OFF mode." range="" rwaccess="RW">
      <bitenum value="0" id="NOOVERRIDE" token="ISOOVR_EXTEND_0" description="Non-EMIF IO isolation is not extended. 'EMIF_ON' IO transition happens as soon as automatic restore is completed."/>
      <bitenum value="1" id="OVERRIDE" token="ISOOVR_EXTEND_1" description="Non-EMIF IO isolation is extended. 'EMIF_ON' IO transition is stalled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISOCLK_STATUS" width="1" begin="1" end="1" resetval="0x0" description="Gives value of ISOCLKOUT signal coming back from IO pad ring." range="" rwaccess="R"/>
    <bitfield id="ISOCLK_OVERRIDE" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. Used at boot time when it is needed to change the mode of an IO from 1.8V default mode to 1.2V mode. When not overriden, this signal is controlled by hardware only." range="" rwaccess="RW">
      <bitenum value="0" id="NOOVERRIDE" token="ISOCLK_OVERRIDE_0" description="ISOCLKIN signal is not overriden."/>
      <bitenum value="1" id="OVERRIDE" token="ISOCLK_OVERRIDE_1" description="ISOCLKIN signal is overriden to active value ('1')."/>
    </bitfield>
  </register>
  <register id="PRM_SRAM_COUNT" acronym="PRM_SRAM_COUNT" offset="0xBC" width="32" description="Common setup for SRAM LDO transition counters. Applies to all voltage domains. [warm reset insensitive]">
    <bitfield id="STARTUP_COUNT" width="8" begin="31" end="24" resetval="0x78" description="Determines the start-up duration of SRAM and ABB LDO. The duration is computed as 16 x NbCycles of system clock cycles. Target is 50us." range="" rwaccess="RW"/>
    <bitfield id="SLPCNT_VALUE" width="8" begin="23" end="16" resetval="0x0" description="Delay between retention/off assertion of last SRAM bank and SRAMALLRET signal to LDO is driven high. Counting on system clock. Target is 2us." range="" rwaccess="RW"/>
    <bitfield id="VSETUPCNT_VALUE" width="8" begin="15" end="8" resetval="0x0" description="SRAM LDO rampup time from retention to active mode. The duration is computed as 8 x NbCycles of system clock cycles. Target is 30us." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PCHARGECNT_VALUE" width="6" begin="5" end="0" resetval="0x17" description="Delay between de-assertion of standby_rta_ret_on and standby_rta_ret_good. Counting on system clock. Target is 600ns." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_SLDO_CORE_SETUP" acronym="PRM_SLDO_CORE_SETUP" offset="0xC4" width="32" description="Setup of the SRAM LDO for CORE voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Override on AIPOFF input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="NO_OVERRIDE" token="AIPOFF_0" description="AIPOFF signal is not overriden"/>
      <bitenum value="1" id="OVERRIDE" token="AIPOFF_1" description="AIPOFF signal is overriden to '1'. Corresponding SRAM LDO is disabled and in HZ mode."/>
    </bitfield>
    <bitfield id="ENFUNC5" width="1" begin="7" end="7" resetval="0x0" description="ENFUNC5 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="ONE_STEP" token="ENFUNC5_0" description="Active to retention is a one step transfer"/>
      <bitenum value="1" id="TWO_STEP" token="ENFUNC5_1" description="Active to retention is a two steps transfer"/>
    </bitfield>
    <bitfield id="ENFUNC4" width="1" begin="6" end="6" resetval="0x0" description="ENFUNC4 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CLOCK" token="ENFUNC4_0" description="One external clock is supplied"/>
      <bitenum value="1" id="NO_EXT_CLOCK" token="ENFUNC4_1" description="No external clock is supplied"/>
    </bitfield>
    <bitfield id="ENFUNC3" width="1" begin="5" end="5" resetval="0x0" description="ENFUNC3 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SUB_REGUL_DISABLED" token="ENFUNC3_0" description="Sub regulation is disabled"/>
      <bitenum value="1" id="SUB_REGUL_ENABLED" token="ENFUNC3_1" description="Sub regulation is enabled"/>
    </bitfield>
    <bitfield id="ENFUNC2" width="1" begin="4" end="4" resetval="0x0" description="ENFUNC2 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CAP" token="ENFUNC2_0" description="External cap is used"/>
      <bitenum value="1" id="NO_EXT_CAP" token="ENFUNC2_1" description="External cap is not used"/>
    </bitfield>
    <bitfield id="ENFUNC1" width="1" begin="3" end="3" resetval="0x0" description="ENFUNC1 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SHORT_PROT_DISABLED" token="ENFUNC1_0" description="Short circuit protection is disabled"/>
      <bitenum value="1" id="SHORT_PROT_ENABLED" token="ENFUNC1_1" description="Short circuit protection is enabled"/>
    </bitfield>
    <bitfield id="ABBOFF_SLEEP" width="1" begin="2" end="2" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during deep-sleep. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_SLP_VDDS" token="ABBOFF_SLEEP_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_SLP_VDDAR" token="ABBOFF_SLEEP_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ABBOFF_ACT" width="1" begin="1" end="1" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during active mode. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_ACT_VDDS" token="ABBOFF_ACT_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_ACT_VDDAR" token="ABBOFF_ACT_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ENABLE_RTA" width="1" begin="0" end="0" resetval="0x0" description="Control for HD memory RTA feature. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="RTA_DISABLED" token="ENABLE_RTA_0" description="HD memory RTA feature is disabled"/>
      <bitenum value="1" id="RTA_ENABLED" token="ENABLE_RTA_1" description="HD memory RTA feature is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_CORE_CTRL" acronym="PRM_SLDO_CORE_CTRL" offset="0xC8" width="32" description="Control and status of the SRAM LDO for CORE voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRAM_IN_TRANSITION" width="1" begin="9" end="9" resetval="0x0" description="Status indicating SRAM LDO state machine state." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SRAM_IN_TRANSITION_0" description="SRAM LDO state machine is stable"/>
      <bitenum value="1" id="IN_TRANSITION" token="SRAM_IN_TRANSITION_1" description="SRAM LDO state machine is in transition state"/>
    </bitfield>
    <bitfield id="SRAMLDO_STATUS" width="1" begin="8" end="8" resetval="0x0" description="SRAMLDO status" range="" rwaccess="R">
      <bitenum value="0" id="ACTIVE" token="SRAMLDO_STATUS_0" description="SRAMLDO is in ACTIVE mode."/>
      <bitenum value="1" id="RETENTION" token="SRAMLDO_STATUS_1" description="SRAMLDO is on RETENTION mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RETMODE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Control if the SRAM LDO retention mode is used or not." range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="RETMODE_ENABLE_0" description="SRAM LDO is not allowed to go to RET mode"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_MPU_SETUP" acronym="PRM_SLDO_MPU_SETUP" offset="0xCC" width="32" description="Setup of the SRAM LDO for MPU voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Override on AIPOFF input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="NO_OVERRIDE" token="AIPOFF_0" description="AIPOFF signal is not overriden"/>
      <bitenum value="1" id="OVERRIDE" token="AIPOFF_1" description="AIPOFF signal is overriden to '1'. Corresponding SRAM LDO is disabled and in HZ mode."/>
    </bitfield>
    <bitfield id="ENFUNC5" width="1" begin="7" end="7" resetval="0x0" description="ENFUNC5 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="ONE_STEP" token="ENFUNC5_0" description="Active to retention is a one step transfer"/>
      <bitenum value="1" id="TWO_STEP" token="ENFUNC5_1" description="Active to retention is a two steps transfer"/>
    </bitfield>
    <bitfield id="ENFUNC4" width="1" begin="6" end="6" resetval="0x0" description="ENFUNC4 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CLOCK" token="ENFUNC4_0" description="One external clock is supplied"/>
      <bitenum value="1" id="NO_EXT_CLOCK" token="ENFUNC4_1" description="No external clock is supplied"/>
    </bitfield>
    <bitfield id="ENFUNC3" width="1" begin="5" end="5" resetval="0x0" description="ENFUNC3 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SUB_REGUL_DISABLED" token="ENFUNC3_0" description="Sub regulation is disabled"/>
      <bitenum value="1" id="SUB_REGUL_ENABLED" token="ENFUNC3_1" description="Sub regulation is enabled"/>
    </bitfield>
    <bitfield id="ENFUNC2" width="1" begin="4" end="4" resetval="0x0" description="ENFUNC2 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CAP" token="ENFUNC2_0" description="External cap is used"/>
      <bitenum value="1" id="NO_EXT_CAP" token="ENFUNC2_1" description="External cap is not used"/>
    </bitfield>
    <bitfield id="ENFUNC1" width="1" begin="3" end="3" resetval="0x0" description="ENFUNC1 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SHORT_PROT_DISABLED" token="ENFUNC1_0" description="Short circuit protection is disabled"/>
      <bitenum value="1" id="SHORT_PROT_ENABLED" token="ENFUNC1_1" description="Short circuit protection is enabled"/>
    </bitfield>
    <bitfield id="ABBOFF_SLEEP" width="1" begin="2" end="2" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during deep-sleep. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_SLP_VDDS" token="ABBOFF_SLEEP_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_SLP_VDDAR" token="ABBOFF_SLEEP_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ABBOFF_ACT" width="1" begin="1" end="1" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during active mode. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_ACT_VDDS" token="ABBOFF_ACT_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_ACT_VDDAR" token="ABBOFF_ACT_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ENABLE_RTA" width="1" begin="0" end="0" resetval="0x0" description="Control for HD memory RTA feature. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="RTA_DISABLED" token="ENABLE_RTA_0" description="HD memory RTA feature is disabled"/>
      <bitenum value="1" id="RTA_ENABLED" token="ENABLE_RTA_1" description="HD memory RTA feature is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_MPU_CTRL" acronym="PRM_SLDO_MPU_CTRL" offset="0xD0" width="32" description="Control and status of the SRAM LDO for MPU voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRAM_IN_TRANSITION" width="1" begin="9" end="9" resetval="0x0" description="Status indicating SRAM LDO state machine state." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SRAM_IN_TRANSITION_0" description="SRAM LDO state machine is stable"/>
      <bitenum value="1" id="IN_TRANSITION" token="SRAM_IN_TRANSITION_1" description="SRAM LDO state machine is in transition state"/>
    </bitfield>
    <bitfield id="SRAMLDO_STATUS" width="1" begin="8" end="8" resetval="0x0" description="SRAMLDO status" range="" rwaccess="R">
      <bitenum value="0" id="ACTIVE" token="SRAMLDO_STATUS_0" description="SRAMLDO is in ACTIVE mode."/>
      <bitenum value="1" id="RETENTION" token="SRAMLDO_STATUS_1" description="SRAMLDO is on RETENTION mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RETMODE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Control if the SRAM LDO retention mode is used or not." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="RETMODE_ENABLE_0" description="SRAM LDO is not allowed to go to RET mode"/>
      <bitenum value="1" id="ENABLED" token="RETMODE_ENABLE_1" description="SRAM LDO go to RET mode when all memory of voltage domain are OFF or RET"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_GPU_SETUP" acronym="PRM_SLDO_GPU_SETUP" offset="0xD4" width="32" description="Setup of the SRAM LDO for GPU voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Override on AIPOFF input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="NO_OVERRIDE" token="AIPOFF_0" description="AIPOFF signal is not overriden"/>
      <bitenum value="1" id="OVERRIDE" token="AIPOFF_1" description="AIPOFF signal is overriden to '1'. Corresponding SRAM LDO is disabled and in HZ mode."/>
    </bitfield>
    <bitfield id="ENFUNC5" width="1" begin="7" end="7" resetval="0x0" description="ENFUNC5 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="ONE_STEP" token="ENFUNC5_0" description="Active to retention is a one step transfer"/>
      <bitenum value="1" id="TWO_STEP" token="ENFUNC5_1" description="Active to retention is a two steps transfer"/>
    </bitfield>
    <bitfield id="ENFUNC4" width="1" begin="6" end="6" resetval="0x0" description="ENFUNC4 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CLOCK" token="ENFUNC4_0" description="One external clock is supplied"/>
      <bitenum value="1" id="NO_EXT_CLOCK" token="ENFUNC4_1" description="No external clock is supplied"/>
    </bitfield>
    <bitfield id="ENFUNC3" width="1" begin="5" end="5" resetval="0x0" description="ENFUNC3 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SUB_REGUL_DISABLED" token="ENFUNC3_0" description="Sub regulation is disabled"/>
      <bitenum value="1" id="SUB_REGUL_ENABLED" token="ENFUNC3_1" description="Sub regulation is enabled"/>
    </bitfield>
    <bitfield id="ENFUNC2" width="1" begin="4" end="4" resetval="0x0" description="ENFUNC2 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CAP" token="ENFUNC2_0" description="External cap is used"/>
      <bitenum value="1" id="NO_EXT_CAP" token="ENFUNC2_1" description="External cap is not used"/>
    </bitfield>
    <bitfield id="ENFUNC1" width="1" begin="3" end="3" resetval="0x0" description="ENFUNC1 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SHORT_PROT_DISABLED" token="ENFUNC1_0" description="Short circuit protection is disabled"/>
      <bitenum value="1" id="SHORT_PROT_ENABLED" token="ENFUNC1_1" description="Short circuit protection is enabled"/>
    </bitfield>
    <bitfield id="ABBOFF_SLEEP" width="1" begin="2" end="2" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during deep-sleep. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_SLP_VDDS" token="ABBOFF_SLEEP_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_SLP_VDDAR" token="ABBOFF_SLEEP_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ABBOFF_ACT" width="1" begin="1" end="1" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during active mode. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_ACT_VDDS" token="ABBOFF_ACT_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_ACT_VDDAR" token="ABBOFF_ACT_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ENABLE_RTA" width="1" begin="0" end="0" resetval="0x0" description="Control for HD memory RTA feature. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="RTA_DISABLED" token="ENABLE_RTA_0" description="HD memory RTA feature is disabled"/>
      <bitenum value="1" id="RTA_ENABLED" token="ENABLE_RTA_1" description="HD memory RTA feature is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_GPU_CTRL" acronym="PRM_SLDO_GPU_CTRL" offset="0xD8" width="32" description="Control and status of the SRAM LDO for GPU voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRAM_IN_TRANSITION" width="1" begin="9" end="9" resetval="0x0" description="Status indicating SRAM LDO state machine state." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SRAM_IN_TRANSITION_0" description="SRAM LDO state machine is stable"/>
      <bitenum value="1" id="IN_TRANSITION" token="SRAM_IN_TRANSITION_1" description="SRAM LDO state machine is in transition state"/>
    </bitfield>
    <bitfield id="SRAMLDO_STATUS" width="1" begin="8" end="8" resetval="0x0" description="SRAMLDO status" range="" rwaccess="R">
      <bitenum value="0" id="ACTIVE" token="SRAMLDO_STATUS_0" description="SRAMLDO is in ACTIVE mode."/>
      <bitenum value="1" id="RETENTION" token="SRAMLDO_STATUS_1" description="SRAMLDO is on RETENTION mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RETMODE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Control if the SRAM LDO retention mode is used or not." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="RETMODE_ENABLE_0" description="SRAM LDO is not allowed to go to RET mode"/>
      <bitenum value="1" id="ENABLED" token="RETMODE_ENABLE_1" description="SRAM LDO go to RET mode when all memory of voltage domain are OFF or RET"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_MPU_SETUP" acronym="PRM_ABBLDO_MPU_SETUP" offset="0xDC" width="32" description="Selects the MPU_ABB LDO mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_WTCNT_VALUE" width="8" begin="15" end="8" resetval="0x0" description="LDO settling time for active-mode OPP change. Counting at a 16 system clock cycles rate. Target is 50us. [warm reset insensitive]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ACTIVE_FBB_SEL" width="1" begin="2" end="2" resetval="0x0" description="Defines ABB LDO mode when voltage is in slow fast OPP. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="ACTIVE_FBB_SEL_0" description="ABB LDO is in bypass mode"/>
      <bitenum value="1" id="FBB" token="ACTIVE_FBB_SEL_1" description="ABB LDO is in FBB mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2EN" width="1" begin="0" end="0" resetval="0x0" description="Enable ABB power management" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="SR2EN_0" description="ABB LDO is put in bypass mode"/>
      <bitenum value="1" id="FUNCTIONAL" token="SR2EN_1" description="ABB LDO will operate accordingly to settings"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_MPU_CTRL" acronym="PRM_ABBLDO_MPU_CTRL" offset="0xE0" width="32" description="Control and Status of ABB on MPU voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_IN_TRANSITION" width="1" begin="6" end="6" resetval="0x0" description="Indicates VBBLDO_CON is or is not in transition state. This output should be used by programming interface to clear OPP_CHANGE bit as an indication of OPP change completion." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SR2_IN_TRANSITION_0" description="IDLE"/>
      <bitenum value="1" id="INTRANSITION" token="SR2_IN_TRANSITION_1" description="Indicates that VBBLDO_CON is in transition and SR2_STATUS bits are not stable to read."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_STATUS" width="2" begin="4" end="3" resetval="0x0" description="Indicate ABB LDO current operation status" range="" rwaccess="R">
      <bitenum value="0" id="BYPASS" token="SR2_STATUS_0" description="ABB LDO is placed in bypass mode."/>
      <bitenum value="1" id="RESERVED1" token="SR2_STATUS_1" description="Reserved"/>
      <bitenum value="2" id="FBB" token="SR2_STATUS_2" description="ABB LDO is placed in FBB active mode."/>
      <bitenum value="3" id="RESERVED" token="SR2_STATUS_3" description="Reserved"/>
    </bitfield>
    <bitfield id="OPP_CHANGE" width="1" begin="2" end="2" resetval="0x0" description="When OPP_CHANGE is set to 1, VBBLDO_CON samples OPP_SEL ACTIVE_FBB_SEL upon detecting rising edge. VBBLDO_CON asserts signal SR2_IN_TRANSITION in response to OPP_CHANGE. OPP_CHANGE should be cleared to 0 when SR2_IN_TRANSITION from VBBLDO_CON is de-asserted." range="" rwaccess="RW"/>
    <bitfield id="OPP_SEL" width="2" begin="1" end="0" resetval="0x0" description="To control the ABB LDO (FBB/RBB) at a given OPP, set to 0x1. Refer to section ABB LDO Programming sequence." range="" rwaccess="RW">
      <bitenum value="0" id="DEFAULT_NOMINAL" token="OPP_SEL_0" description="default : Nominal"/>
      <bitenum value="1" id="FASTOPP" token="OPP_SEL_1" description="Fast OPP"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_GPU_SETUP" acronym="PRM_ABBLDO_GPU_SETUP" offset="0xE4" width="32" description="Selects the GPU_ABB LDO mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_WTCNT_VALUE" width="8" begin="15" end="8" resetval="0x0" description="LDO settling time for active-mode OPP change. Counting at a 16 system clock cycles rate. Target is 50us. [warm reset insensitive]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ACTIVE_FBB_SEL" width="1" begin="2" end="2" resetval="0x0" description="Defines ABB LDO mode when voltage is in slow fast OPP. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="ACTIVE_FBB_SEL_0" description="ABB LDO is in bypass mode"/>
      <bitenum value="1" id="FBB" token="ACTIVE_FBB_SEL_1" description="ABB LDO is in FBB mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2EN" width="1" begin="0" end="0" resetval="0x0" description="Enable ABB power management" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="SR2EN_0" description="ABB LDO is put in bypass mode"/>
      <bitenum value="1" id="FUNCTIONAL" token="SR2EN_1" description="ABB LDO will operate accordingly to settings"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_GPU_CTRL" acronym="PRM_ABBLDO_GPU_CTRL" offset="0xE8" width="32" description="Control and Status of ABB on GPU voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_IN_TRANSITION" width="1" begin="6" end="6" resetval="0x0" description="Indicates VBBLDO_CON is or is not in transition state. This output should be used by programming interface to clear OPP_CHANGE bit as an indication of OPP change completion." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SR2_IN_TRANSITION_0" description="IDLE"/>
      <bitenum value="1" id="INTRANSITION" token="SR2_IN_TRANSITION_1" description="Indicates that VBBLDO_CON is in transition and SR2_STATUS bits are not stable to read."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_STATUS" width="2" begin="4" end="3" resetval="0x0" description="Indicate ABB LDO current operation status" range="" rwaccess="R">
      <bitenum value="0" id="BYPASS" token="SR2_STATUS_0" description="ABB LDO is placed in bypass mode."/>
      <bitenum value="1" id="RESERVED1" token="SR2_STATUS_1" description="Reserved"/>
      <bitenum value="2" id="FBB" token="SR2_STATUS_2" description="ABB LDO is placed in FBB active mode."/>
      <bitenum value="3" id="RESERVED" token="SR2_STATUS_3" description="Reserved"/>
    </bitfield>
    <bitfield id="OPP_CHANGE" width="1" begin="2" end="2" resetval="0x0" description="When OPP_CHANGE is set to 1, VBBLDO_CON samples OPP_SEL ACTIVE_FBB_SEL upon detecting rising edge. VBBLDO_CON asserts signal SR2_IN_TRANSITION in response to OPP_CHANGE. OPP_CHANGE should be cleared to 0 when SR2_IN_TRANSITION from VBBLDO_CON is de-asserted." range="" rwaccess="RW"/>
    <bitfield id="OPP_SEL" width="2" begin="1" end="0" resetval="0x0" description="To control the ABB LDO (FBB/RBB) at a given OPP, set to 0x1. Refer to section ABB LDO Programming sequence." range="" rwaccess="RW">
      <bitenum value="0" id="DEFAULT_NOMINAL" token="OPP_SEL_0" description="default : Nominal"/>
      <bitenum value="1" id="FASTOPP" token="OPP_SEL_1" description="Fast OPP"/>
    </bitfield>
  </register>
  <register id="PRM_BANDGAP_SETUP" acronym="PRM_BANDGAP_SETUP" offset="0xEC" width="32" description="Setup of the bandgap. [warm reset insensitive]">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STARTUP_COUNT" width="8" begin="7" end="0" resetval="0x78" description="Determines the start-up duration of BANDGAP. The duration is computed as 32 x NbCycles of system clock cycles. Target is 100us." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_DEVICE_OFF_CTRL" acronym="PRM_DEVICE_OFF_CTRL" offset="0xF0" width="32" description="This register is used to control device OFF transition.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_OFFWKUP_DISABLE" width="1" begin="9" end="9" resetval="0x0" description="Controls the EMIF2_DEVICE_OFFWKUP_CORESRTACTST notifier sent to EMIF1 upon a device wakeup from OFF mode. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="ENABLED" token="EMIF2_OFFWKUP_DISABLE_0" description="Notifier is activated."/>
      <bitenum value="1" id="DISABLED" token="EMIF2_OFFWKUP_DISABLE_1" description="Notifier is not activated - stays low"/>
    </bitfield>
    <bitfield id="EMIF1_OFFWKUP_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="Controls the EMIF1_DEVICE_OFFWKUP_CORESRTACTST notifier sent to EMIF2 upon a device wakeup from OFF mode. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="ENABLED" token="EMIF1_OFFWKUP_DISABLE_0" description="Notifier is activated."/>
      <bitenum value="1" id="DISABLED" token="EMIF1_OFFWKUP_DISABLE_1" description="Notifier is not activated - stays low"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEVICE_OFF_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Controls transition to device OFF mode." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DEVICE_OFF_ENABLE_0" description="Device is not allowed to perform transition to OFF mode"/>
      <bitenum value="1" id="ENABLED" token="DEVICE_OFF_ENABLE_1" description="Device is allowed to perform transition to OFF mode as soon as all power domains in MPU, MM and CORE voltage are in OFF or OSWRET state (open switch retention)"/>
    </bitfield>
  </register>
  <register id="PRM_PHASE1_CNDP" acronym="PRM_PHASE1_CNDP" offset="0xF4" width="32" description="This register stores the start descriptor address of automatic restore phase1. [warm reset insensitive] NOTE: This register is NOT supported on this device.">
    <bitfield id="PHASE1_CNDP" width="32" begin="31" end="0" resetval="0x4a05e000" description="Start descriptor address of automatic restore phase1. Hard-coded to SAR_ROM base address." range="" rwaccess="R"/>
  </register>
  <register id="PRM_PHASE2A_CNDP" acronym="PRM_PHASE2A_CNDP" offset="0xF8" width="32" description="This register stores the start descriptor address of automatic restore phase2A. [warm reset insensitive] NOTE: This register is NOT supported on this device.">
    <bitfield id="PHASE2A_CNDP" width="32" begin="31" end="0" resetval="0x4a05e030" description="Start descriptor address of automatic restore phase2A. Hard-coded to SAR_ROM base address + 0x30." range="" rwaccess="R"/>
  </register>
  <register id="PRM_PHASE2B_CNDP" acronym="PRM_PHASE2B_CNDP" offset="0xFC" width="32" description="This register stores the start descriptor address of automatic restore phase2B. [warm reset insensitive] NOTE: This register is NOT supported on this device.">
    <bitfield id="PHASE2B_CNDP" width="32" begin="31" end="0" resetval="0x4a05e060" description="Start descriptor address of automatic restore phase2B. Hard-coded to SAR_ROM base address + 0x60." range="" rwaccess="R"/>
  </register>
  <register id="PRM_SLDO_DSPEVE_SETUP" acronym="PRM_SLDO_DSPEVE_SETUP" offset="0x118" width="32" description="Setup of the SRAM LDO for DSPEVE voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Override on AIPOFF input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="NO_OVERRIDE" token="AIPOFF_0" description="AIPOFF signal is not overriden"/>
      <bitenum value="1" id="OVERRIDE" token="AIPOFF_1" description="AIPOFF signal is overriden to '1'. Corresponding SRAM LDO is disabled and in HZ mode."/>
    </bitfield>
    <bitfield id="ENFUNC5" width="1" begin="7" end="7" resetval="0x0" description="ENFUNC5 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="ONE_STEP" token="ENFUNC5_0" description="Active to retention is a one step transfer"/>
      <bitenum value="1" id="TWO_STEP" token="ENFUNC5_1" description="Active to retention is a two steps transfer"/>
    </bitfield>
    <bitfield id="ENFUNC4" width="1" begin="6" end="6" resetval="0x0" description="ENFUNC4 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CLOCK" token="ENFUNC4_0" description="One external clock is supplied"/>
      <bitenum value="1" id="NO_EXT_CLOCK" token="ENFUNC4_1" description="No external clock is supplied"/>
    </bitfield>
    <bitfield id="ENFUNC3" width="1" begin="5" end="5" resetval="0x0" description="ENFUNC3 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SUB_REGUL_DISABLED" token="ENFUNC3_0" description="Sub regulation is disabled"/>
      <bitenum value="1" id="SUB_REGUL_ENABLED" token="ENFUNC3_1" description="Sub regulation is enabled"/>
    </bitfield>
    <bitfield id="ENFUNC2" width="1" begin="4" end="4" resetval="0x0" description="ENFUNC2 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CAP" token="ENFUNC2_0" description="External cap is used"/>
      <bitenum value="1" id="NO_EXT_CAP" token="ENFUNC2_1" description="External cap is not used"/>
    </bitfield>
    <bitfield id="ENFUNC1" width="1" begin="3" end="3" resetval="0x0" description="ENFUNC1 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SHORT_PROT_DISABLED" token="ENFUNC1_0" description="Short circuit protection is disabled"/>
      <bitenum value="1" id="SHORT_PROT_ENABLED" token="ENFUNC1_1" description="Short circuit protection is enabled"/>
    </bitfield>
    <bitfield id="ABBOFF_SLEEP" width="1" begin="2" end="2" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during deep-sleep. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_SLP_VDDS" token="ABBOFF_SLEEP_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_SLP_VDDAR" token="ABBOFF_SLEEP_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ABBOFF_ACT" width="1" begin="1" end="1" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during active mode. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_ACT_VDDS" token="ABBOFF_ACT_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_ACT_VDDAR" token="ABBOFF_ACT_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ENABLE_RTA" width="1" begin="0" end="0" resetval="0x0" description="Control for HD memory RTA feature. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="RTA_DISABLED" token="ENABLE_RTA_0" description="HD memory RTA feature is disabled"/>
      <bitenum value="1" id="RTA_ENABLED" token="ENABLE_RTA_1" description="HD memory RTA feature is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_IVA_SETUP" acronym="PRM_SLDO_IVA_SETUP" offset="0x11C" width="32" description="Setup of the SRAM LDO for IVA voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Override on AIPOFF input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="NO_OVERRIDE" token="AIPOFF_0" description="AIPOFF signal is not overriden"/>
      <bitenum value="1" id="OVERRIDE" token="AIPOFF_1" description="AIPOFF signal is overriden to '1'. Corresponding SRAM LDO is disabled and in HZ mode."/>
    </bitfield>
    <bitfield id="ENFUNC5" width="1" begin="7" end="7" resetval="0x0" description="ENFUNC5 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="ONE_STEP" token="ENFUNC5_0" description="Active to retention is a one step transfer"/>
      <bitenum value="1" id="TWO_STEP" token="ENFUNC5_1" description="Active to retention is a two steps transfer"/>
    </bitfield>
    <bitfield id="ENFUNC4" width="1" begin="6" end="6" resetval="0x0" description="ENFUNC4 input of SRAM LDO." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CLOCK" token="ENFUNC4_0" description="One external clock is supplied"/>
      <bitenum value="1" id="NO_EXT_CLOCK" token="ENFUNC4_1" description="No external clock is supplied"/>
    </bitfield>
    <bitfield id="ENFUNC3" width="1" begin="5" end="5" resetval="0x0" description="ENFUNC3 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SUB_REGUL_DISABLED" token="ENFUNC3_0" description="Sub regulation is disabled"/>
      <bitenum value="1" id="SUB_REGUL_ENABLED" token="ENFUNC3_1" description="Sub regulation is enabled"/>
    </bitfield>
    <bitfield id="ENFUNC2" width="1" begin="4" end="4" resetval="0x0" description="ENFUNC2 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="EXT_CAP" token="ENFUNC2_0" description="External cap is used"/>
      <bitenum value="1" id="NO_EXT_CAP" token="ENFUNC2_1" description="External cap is not used"/>
    </bitfield>
    <bitfield id="ENFUNC1" width="1" begin="3" end="3" resetval="0x0" description="ENFUNC1 input of SRAM LDO. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SHORT_PROT_DISABLED" token="ENFUNC1_0" description="Short circuit protection is disabled"/>
      <bitenum value="1" id="SHORT_PROT_ENABLED" token="ENFUNC1_1" description="Short circuit protection is enabled"/>
    </bitfield>
    <bitfield id="ABBOFF_SLEEP" width="1" begin="2" end="2" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during deep-sleep. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_SLP_VDDS" token="ABBOFF_SLEEP_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_SLP_VDDAR" token="ABBOFF_SLEEP_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ABBOFF_ACT" width="1" begin="1" end="1" resetval="0x0" description="Determines whether SRAMNWA is supplied by VDDS or VDDAR during active mode. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="SRAMNW_ACT_VDDS" token="ABBOFF_ACT_0" description="SRAMNWA supplied with VDDS"/>
      <bitenum value="1" id="SRAMNW_ACT_VDDAR" token="ABBOFF_ACT_1" description="SRAMNWA supplied with VDDAR"/>
    </bitfield>
    <bitfield id="ENABLE_RTA" width="1" begin="0" end="0" resetval="0x0" description="Control for HD memory RTA feature. After PowerOn reset and Efuse sensing, this bitfield is automatically loaded with an Efuse value from control module. Bitfield remains writable after this." range="" rwaccess="RW">
      <bitenum value="0" id="RTA_DISABLED" token="ENABLE_RTA_0" description="HD memory RTA feature is disabled"/>
      <bitenum value="1" id="RTA_ENABLED" token="ENABLE_RTA_1" description="HD memory RTA feature is enabled"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_DSPEVE_CTRL" acronym="PRM_ABBLDO_DSPEVE_CTRL" offset="0x120" width="32" description="Control and Status of ABB on DSPEVE voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_IN_TRANSITION" width="1" begin="6" end="6" resetval="0x0" description="Indicates VBBLDO_CON is or is not in transition state. This output should be used by programming interface to clear OPP_CHANGE bit as an indication of OPP change completion." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SR2_IN_TRANSITION_0" description="IDLE"/>
      <bitenum value="1" id="INTRANSITION" token="SR2_IN_TRANSITION_1" description="Indicates that VBBLDO_CON is in transition and SR2_STATUS bits are not stable to read."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_STATUS" width="2" begin="4" end="3" resetval="0x0" description="Indicate ABB LDO current operation status" range="" rwaccess="R">
      <bitenum value="0" id="BYPASS" token="SR2_STATUS_0" description="ABB LDO is placed in bypass mode."/>
      <bitenum value="1" id="RESERVED1" token="SR2_STATUS_1" description="Reserved"/>
      <bitenum value="2" id="FBB" token="SR2_STATUS_2" description="ABB LDO is placed in FBB active mode."/>
      <bitenum value="3" id="RESERVED" token="SR2_STATUS_3" description="Reserved"/>
    </bitfield>
    <bitfield id="OPP_CHANGE" width="1" begin="2" end="2" resetval="0x0" description="When OPP_CHANGE is set to 1, VBBLDO_CON samples OPP_SEL ACTIVE_FBB_SEL upon detecting rising edge. VBBLDO_CON asserts signal SR2_IN_TRANSITION in response to OPP_CHANGE. OPP_CHANGE should be cleared to 0 when SR2_IN_TRANSITION from VBBLDO_CON is de-asserted." range="" rwaccess="RW"/>
    <bitfield id="OPP_SEL" width="2" begin="1" end="0" resetval="0x0" description="To control the ABB LDO (FBB/RBB) at a given OPP, set to 0x1. Refer to section ABB LDO Programming sequence." range="" rwaccess="RW">
      <bitenum value="0" id="DEFAULT_NOMINAL" token="OPP_SEL_0" description="default : Nominal"/>
      <bitenum value="1" id="FASTOPP" token="OPP_SEL_1" description="Fast OPP"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_IVA_CTRL" acronym="PRM_ABBLDO_IVA_CTRL" offset="0x124" width="32" description="Control and Status of ABB on IVA voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_IN_TRANSITION" width="1" begin="6" end="6" resetval="0x0" description="Indicates VBBLDO_CON is or is not in transition state. This output should be used by programming interface to clear OPP_CHANGE bit as an indication of OPP change completion." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SR2_IN_TRANSITION_0" description="IDLE"/>
      <bitenum value="1" id="INTRANSITION" token="SR2_IN_TRANSITION_1" description="Indicates that VBBLDO_CON is in transition and SR2_STATUS bits are not stable to read."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_STATUS" width="2" begin="4" end="3" resetval="0x0" description="Indicate ABB LDO current operation status" range="" rwaccess="R">
      <bitenum value="0" id="BYPASS" token="SR2_STATUS_0" description="ABB LDO is placed in bypass mode."/>
      <bitenum value="1" id="RESERVED1" token="SR2_STATUS_1" description="Reserved"/>
      <bitenum value="2" id="FBB" token="SR2_STATUS_2" description="ABB LDO is placed in FBB active mode."/>
      <bitenum value="3" id="RESERVED" token="SR2_STATUS_3" description="Reserved"/>
    </bitfield>
    <bitfield id="OPP_CHANGE" width="1" begin="2" end="2" resetval="0x0" description="When OPP_CHANGE is set to 1, VBBLDO_CON samples OPP_SEL ACTIVE_FBB_SEL upon detecting rising edge. VBBLDO_CON asserts signal SR2_IN_TRANSITION in response to OPP_CHANGE. OPP_CHANGE should be cleared to 0 when SR2_IN_TRANSITION from VBBLDO_CON is de-asserted." range="" rwaccess="RW"/>
    <bitfield id="OPP_SEL" width="2" begin="1" end="0" resetval="0x0" description="To control the ABB LDO (FBB/RBB) at a given OPP, set to 0x1. Refer to section ABB LDO Programming sequence." range="" rwaccess="RW">
      <bitenum value="0" id="DEFAULT_NOMINAL" token="OPP_SEL_0" description="default : Nominal"/>
      <bitenum value="1" id="FASTOPP" token="OPP_SEL_1" description="Fast OPP"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_DSPEVE_CTRL" acronym="PRM_SLDO_DSPEVE_CTRL" offset="0x128" width="32" description="Control and status of the SRAM LDO for CORE voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRAM_IN_TRANSITION" width="1" begin="9" end="9" resetval="0x0" description="Status indicating SRAM LDO state machine state." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SRAM_IN_TRANSITION_0" description="SRAM LDO state machine is stable"/>
      <bitenum value="1" id="IN_TRANSITION" token="SRAM_IN_TRANSITION_1" description="SRAM LDO state machine is in transition state"/>
    </bitfield>
    <bitfield id="SRAMLDO_STATUS" width="1" begin="8" end="8" resetval="0x0" description="SRAMLDO status" range="" rwaccess="R">
      <bitenum value="0" id="ACTIVE" token="SRAMLDO_STATUS_0" description="SRAMLDO is in ACTIVE mode."/>
      <bitenum value="1" id="RETENTION" token="SRAMLDO_STATUS_1" description="SRAMLDO is on RETENTION mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RETMODE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Control if the SRAM LDO retention mode is used or not." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="RETMODE_ENABLE_0" description="SRAM LDO is not allowed to go to RET mode"/>
      <bitenum value="1" id="ENABLED" token="RETMODE_ENABLE_1" description="SRAM LDO go to RET mode when all memory of voltage domain are OFF or RET"/>
    </bitfield>
  </register>
  <register id="PRM_SLDO_IVA_CTRL" acronym="PRM_SLDO_IVA_CTRL" offset="0x12C" width="32" description="Control and status of the SRAM LDO for CORE voltage domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SRAM_IN_TRANSITION" width="1" begin="9" end="9" resetval="0x0" description="Status indicating SRAM LDO state machine state." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="SRAM_IN_TRANSITION_0" description="SRAM LDO state machine is stable"/>
      <bitenum value="1" id="IN_TRANSITION" token="SRAM_IN_TRANSITION_1" description="SRAM LDO state machine is in transition state"/>
    </bitfield>
    <bitfield id="SRAMLDO_STATUS" width="1" begin="8" end="8" resetval="0x0" description="SRAMLDO status" range="" rwaccess="R">
      <bitenum value="0" id="ACTIVE" token="SRAMLDO_STATUS_0" description="SRAMLDO is in ACTIVE mode."/>
      <bitenum value="1" id="RETENTION" token="SRAMLDO_STATUS_1" description="SRAMLDO is on RETENTION mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RETMODE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Control if the SRAM LDO retention mode is used or not." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="RETMODE_ENABLE_0" description="SRAM LDO is not allowed to go to RET mode"/>
      <bitenum value="1" id="ENABLED" token="RETMODE_ENABLE_1" description="SRAM LDO go to RET mode when all memory of voltage domain are OFF or RET"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_DSPEVE_SETUP" acronym="PRM_ABBLDO_DSPEVE_SETUP" offset="0x130" width="32" description="Selects the GPU_ABB LDO mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_WTCNT_VALUE" width="8" begin="15" end="8" resetval="0x0" description="LDO settling time for active-mode OPP change. Counting at a 16 system clock cycles rate. Target is 50us. [warm reset insensitive]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ACTIVE_FBB_SEL" width="1" begin="2" end="2" resetval="0x0" description="Defines ABB LDO mode when voltage is in slow fast OPP. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="ACTIVE_FBB_SEL_0" description="ABB LDO is in bypass mode"/>
      <bitenum value="1" id="FBB" token="ACTIVE_FBB_SEL_1" description="ABB LDO is in FBB mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2EN" width="1" begin="0" end="0" resetval="0x0" description="Enable ABB power management" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="SR2EN_0" description="ABB LDO is put in bypass mode"/>
      <bitenum value="1" id="FUNCTIONAL" token="SR2EN_1" description="ABB LDO will operate accordingly to settings"/>
    </bitfield>
  </register>
  <register id="PRM_ABBLDO_IVA_SETUP" acronym="PRM_ABBLDO_IVA_SETUP" offset="0x134" width="32" description="Selects the GPU_ABB LDO mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2_WTCNT_VALUE" width="8" begin="15" end="8" resetval="0x0" description="LDO settling time for active-mode OPP change. Counting at a 16 system clock cycles rate. Target is 50us. [warm reset insensitive]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ACTIVE_FBB_SEL" width="1" begin="2" end="2" resetval="0x0" description="Defines ABB LDO mode when voltage is in slow fast OPP. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="ACTIVE_FBB_SEL_0" description="ABB LDO is in bypass mode"/>
      <bitenum value="1" id="FBB" token="ACTIVE_FBB_SEL_1" description="ABB LDO is in FBB mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR2EN" width="1" begin="0" end="0" resetval="0x0" description="Enable ABB power management" range="" rwaccess="RW">
      <bitenum value="0" id="BYPASS" token="SR2EN_0" description="ABB LDO is put in bypass mode"/>
      <bitenum value="1" id="FUNCTIONAL" token="SR2EN_1" description="ABB LDO will operate accordingly to settings"/>
    </bitfield>
  </register>
</module>
