<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/Program Files/lscc/radiant/3.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/Program Files/lscc/radiant/3.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = MainModule.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = ModuloAlarmaTP2_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/source/impl_1/impl_1.sdc.
-path C:/Program Files/lscc/radiant/3.0/ispfpga/ice40tp/data (searchpath added)
-path D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2 (searchpath added)
-path D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/impl_1 (searchpath added)
Mixed language design
Verilog design file = C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.v
Verilog design file = D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/source/impl_1/CodeChecker.v
Verilog design file = D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/source/impl_1/easySerialOut.v
Verilog design file = D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/source/impl_1/MainModule.v
Verilog design file = D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/source/impl_1/serialOut.v
Verilog design file = D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/source/impl_1/timer.v
VHDL library = pmi
VHDL design file = C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v(40): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v(50): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v(39): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v(44): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v(52): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v(51): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v(45): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v(50): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/codechecker.v. VERI-1482
Analyzing Verilog file d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/easyserialout.v. VERI-1482
Analyzing Verilog file d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/mainmodule.v. VERI-1482
Analyzing Verilog file d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/serialout.v. VERI-1482
Analyzing Verilog file d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v. VERI-1482
Analyzing VHDL file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd

INFO - synthesis: c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
unit MainModule is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "D:/Electronica/Electronica 3/TP2/TP2-G2_E3/ModuloAlarmaTP2/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): MainModule
INFO - synthesis: d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/mainmodule.v(1): compiling module MainModule. VERI-1018
INFO - synthesis: C:/Program Files/lscc/radiant/3.0/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(764): compiling module LSOSC. VERI-1018
INFO - synthesis: d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v(4): compiling module timer. VERI-1018
WARNING - synthesis: d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v(31): expression size 32 truncated to fit in target size 18. VERI-1209
WARNING - synthesis: d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v(45): assignment under multiple single edges is not supported for synthesis. VERI-1466
WARNING - synthesis: d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v(46): assignment under multiple single edges is not supported for synthesis. VERI-1466
ERROR - synthesis: d:/electronica/electronica 3/tp2/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v(47): net 'clkCont[17]' is constantly driven from multiple places




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

