{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445434419564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445434419564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 14:33:39 2015 " "Processing started: Wed Oct 21 14:33:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445434419564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445434419564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ECTNew -c ECTNew " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ECTNew -c ECTNew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445434419564 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1445434420972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew_8_1200mv_85c_slow.vo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew_8_1200mv_85c_slow.vo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434421724 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1445434421873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew_8_1200mv_0c_slow.vo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew_8_1200mv_0c_slow.vo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434422596 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1445434422746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew_min_1200mv_0c_fast.vo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew_min_1200mv_0c_fast.vo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434423466 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1445434423606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew.vo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew.vo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434424349 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew_8_1200mv_85c_v_slow.sdo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434425224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew_8_1200mv_0c_v_slow.sdo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434426099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew_min_1200mv_0c_v_fast.sdo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434426990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECTNew_v.sdo C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/ simulation " "Generated file ECTNew_v.sdo in folder \"C:/Users/Yunjie Yang/Desktop/ECTNewFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445434427881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445434428207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 14:33:48 2015 " "Processing ended: Wed Oct 21 14:33:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445434428207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445434428207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445434428207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445434428207 ""}
