#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Apr 19 18:55:50 2018
# Process ID: 7720
# Current directory: C:/Users/ghchen/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7480 C:\Users\ghchen\Desktop\project_1\project_1.xpr
# Log file: C:/Users/ghchen/Desktop/project_1/vivado.log
# Journal file: C:/Users/ghchen/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ghchen/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/ghchen/Desktop/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 709.492 ; gain = 112.754
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/lab2_tests_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 19 18:57:04 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 19 18:57:04 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 718.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 733.707 ; gain = 14.871
add_wave {{/lab2_tests/UUT/calc}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 737.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 737.516 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 737.516 ; gain = 1.809
add_wave {{/lab2_tests/UUT/calc/b1}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 806.770 ; gain = 0.000
add_wave {{/lab2_tests/UUT/calc/b2/summed}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/BusFux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusFux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopGun
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 554f64961e7a4716b433e504e9ffd39e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 1 for port dp [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Desktop/lab2_tests.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:51]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port out [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/TopGun.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-278] actual bit length 66 differs from formal bit length 4 for port i [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fullsend.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:45]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:49]
WARNING: [VRFC 10-278] actual bit length 101 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:53]
WARNING: [VRFC 10-278] actual bit length 132 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:57]
WARNING: [VRFC 10-278] actual bit length 163 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:61]
WARNING: [VRFC 10-278] actual bit length 194 differs from formal bit length 8 for port in [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port e [C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.fux4to1
Compiling module xil_defaultlib.fullsend
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.fux8to1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.BusFux
Compiling module xil_defaultlib.TopGun
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 806.770 ; gain = 0.000
add_wave {{/lab2_tests/UUT/calc/b1}} 
add_wave {{/lab2_tests/UUT/calc/b2}} 
add_wave {{/lab2_tests/UUT/calc/b1/summed}} 
relaunch_sim
