#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 30 11:31:38 2023
# Process ID: 14376
# Current directory: U:/EECE387/Lab_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15880 U:\EECE387\Lab_8\Lab_2.xpr
# Log file: U:/EECE387/Lab_8/vivado.log
# Journal file: U:/EECE387/Lab_8\vivado.jou
# Running On: DESKTOP-1LGJVNF, OS: Windows, CPU Frequency: 1608 MHz, CPU Physical cores: 6, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project U:/EECE387/Lab_8/Lab_2.xpr
open_bd_design {U:/EECE387/Lab_8/Lab_2.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name Lab_8_IP_v1_0_project -directory U:/EECE387/Lab_8/Lab_2.tmp/Lab_8_IP_v1_0_project u:/EECE387/ip_repo/Lab_8_IP_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path u:/EECE387/ip_repo/Lab_8_IP_1_0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Lab_8_IP:1.0 [get_ips  design_1_Lab_8_IP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Lab_8_IP_0_0] -no_script -sync -force -quiet
reset_run synth_3
launch_runs synth_3 -jobs 12
wait_on_run synth_3
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Lab_8_IP:1.0 [get_ips  design_1_Lab_8_IP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Lab_8_IP_0_0] -no_script -sync -force -quiet
reset_run synth_3
launch_runs synth_3 -jobs 12
wait_on_run synth_3
launch_runs impl_2 -jobs 12
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 12
wait_on_run impl_2
write_hw_platform -fixed -include_bit -force -file U:/EECE387/Lab_8/design_1.xsa
ipx::edit_ip_in_project -upgrade true -name Lab_8_IP_v1_0_project -directory U:/EECE387/Lab_8/Lab_2.tmp/Lab_8_IP_v1_0_project u:/EECE387/ip_repo/Lab_8_IP_1_0/component.xml
update_compile_order -fileset sources_1
current_project Lab_2
close_project
