// Seed: 2671472650
`define pp_18 0
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input id_6
    , id_18,
    output logic id_7,
    input id_8,
    output id_9,
    input wire id_10,
    output id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output id_15,
    input logic id_16,
    input id_17
);
  logic id_19;
  always @(1'b0) begin
    id_4 = id_5 ^ id_5;
  end
  logic id_20;
  logic id_21 = 1 == (id_10[(1) : 1]);
endmodule
