read -sv run_verilog_mid/adder_32b_9_91_001cbb6bbf0909d5a4d328e5e60236a4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_001cbb6bbf0909d5a4d328e5e60236a4_yosys.v
