<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/sparc/utility.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_e8c39d4b544d7c2848b26cb06875cdea.html">sparc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sparc_2utility_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_SPARC_UTILITY_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_SPARC_UTILITY_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2isa__traits_8hh.html">arch/sparc/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2registers_8hh.html">arch/sparc/registers.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2tlb_8hh.html">arch/sparc/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceSparcISA.html">SparcISA</a></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;{</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">inline</span> <a class="code" href="namespaceSparcISA.html#a666fb8232220fd22ec0f5b132c88389c">PCState</a></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#a78daadca16f296fa73d02e493f19ba4a">   47</a></span>&#160;<a class="code" href="namespaceSparcISA.html#a78daadca16f296fa73d02e493f19ba4a">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> &amp;callPC)</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> ret = callPC;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    ret.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">uEnd</a>();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    ret.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>(curPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>());</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;uint64_t <a class="code" href="namespaceSparcISA.html#af453eaac8ca46679309a6d324bcc980b">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#accf04e5f1db51bd27beab2f091d4e999">   58</a></span>&#160;<a class="code" href="namespaceSparcISA.html#accf04e5f1db51bd27beab2f091d4e999">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    PSTATE pstate = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    HPSTATE hpstate = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">MISCREG_HPSTATE</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">return</span> !(pstate.priv || hpstate.hpriv);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> TC&gt;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#af953bd6c5dbeb85f4eb6bb4c455e25de">zeroRegisters</a>(TC *tc);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#af38c4a1a7e9fd0d8aa7a31be2c2250b0">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#a2f2a8ef3b49a1c14f0ee1e3f902528ec">   75</a></span>&#160;<a class="code" href="namespaceSparcISA.html#a2f2a8ef3b49a1c14f0ee1e3f902528ec">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// Other CPUs will get activated by IPIs</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">if</span> (cpuId == 0 || !<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">activate</a>();</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#a65fcdb0a395a44a70661a90407f72038">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#a6ba085f16ecfdce64ab76f77855a2009">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceSparcISA.html#a67a549e3472644927bd8b7d353e2be98">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#a15406b33a365fe849bbc50ae3a7da391">   89</a></span>&#160;<a class="code" href="namespaceSparcISA.html#a15406b33a365fe849bbc50ae3a7da391">advancePC</a>(<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    inst-&gt;<a class="code" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a>(pc);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">inline</span> uint64_t</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#a01ed5c632599d5d874461f3251873236">   95</a></span>&#160;<a class="code" href="namespaceSparcISA.html#a01ed5c632599d5d874461f3251873236">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a28f0fac6603122e36a4c56b6c24cd6ea">MISCREG_MMU_P_CONTEXT</a>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;} <span class="comment">// namespace SparcISA</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a01ed5c632599d5d874461f3251873236"><div class="ttname"><a href="namespaceSparcISA.html#a01ed5c632599d5d874461f3251873236">SparcISA::getExecutingAsid</a></div><div class="ttdeci">uint64_t getExecutingAsid(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8hh_source.html#l00095">utility.hh:95</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_af953bd6c5dbeb85f4eb6bb4c455e25de"><div class="ttname"><a href="namespaceSparcISA.html#af953bd6c5dbeb85f4eb6bb4c455e25de">SparcISA::zeroRegisters</a></div><div class="ttdeci">void zeroRegisters(TC *tc)</div><div class="ttdoc">Function to insure ISA semantics about 0 registers. </div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_af69d5f0037432fc59521d8fdaa658d25"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#af69d5f0037432fc59521d8fdaa658d25">GenericISA::DelaySlotUPCState::uEnd</a></div><div class="ttdeci">void uEnd()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00422">types.hh:422</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a28f0fac6603122e36a4c56b6c24cd6ea"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a28f0fac6603122e36a4c56b6c24cd6ea">SparcISA::MISCREG_MMU_P_CONTEXT</a></div><div class="ttdoc">MMU Internal Registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00089">miscregs.hh:89</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">SparcISA::MISCREG_PSTATE</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00065">miscregs.hh:65</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a78daadca16f296fa73d02e493f19ba4a"><div class="ttname"><a href="namespaceSparcISA.html#a78daadca16f296fa73d02e493f19ba4a">SparcISA::buildRetPC</a></div><div class="ttdeci">PCState buildRetPC(const PCState &amp;curPC, const PCState &amp;callPC)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8hh_source.html#l00047">utility.hh:47</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a67a549e3472644927bd8b7d353e2be98"><div class="ttname"><a href="namespaceSparcISA.html#a67a549e3472644927bd8b7d353e2be98">SparcISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00249">utility.cc:249</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a65fcdb0a395a44a70661a90407f72038"><div class="ttname"><a href="namespaceSparcISA.html#a65fcdb0a395a44a70661a90407f72038">SparcISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00204">utility.cc:204</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_af453eaac8ca46679309a6d324bcc980b"><div class="ttname"><a href="namespaceSparcISA.html#af453eaac8ca46679309a6d324bcc980b">SparcISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00048">utility.cc:48</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_af38c4a1a7e9fd0d8aa7a31be2c2250b0"><div class="ttname"><a href="namespaceSparcISA.html#af38c4a1a7e9fd0d8aa7a31be2c2250b0">SparcISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00258">utility.cc:258</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a666fb8232220fd22ec0f5b132c88389c"><div class="ttname"><a href="namespaceSparcISA.html#a666fb8232220fd22ec0f5b132c88389c">SparcISA::PCState</a></div><div class="ttdeci">GenericISA::DelaySlotUPCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">SparcISA::MISCREG_HPSTATE</a></div><div class="ttdoc">Hyper privileged registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00077">miscregs.hh:77</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="sparc_2isa__traits_8hh_html"><div class="ttname"><a href="sparc_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a6a55099a666cbd6711cf317acc0e3e80"><div class="ttname"><a href="classThreadContext.html#a6a55099a666cbd6711cf317acc0e3e80">ThreadContext::activate</a></div><div class="ttdeci">virtual void activate()=0</div><div class="ttdoc">Set the status to Active. </div></div>
<div class="ttc" id="namespaceSparcISA_html_accf04e5f1db51bd27beab2f091d4e999"><div class="ttname"><a href="namespaceSparcISA.html#accf04e5f1db51bd27beab2f091d4e999">SparcISA::inUserMode</a></div><div class="ttdeci">static bool inUserMode(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8hh_source.html#l00058">utility.hh:58</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a2f2a8ef3b49a1c14f0ee1e3f902528ec"><div class="ttname"><a href="namespaceSparcISA.html#a2f2a8ef3b49a1c14f0ee1e3f902528ec">SparcISA::startupCPU</a></div><div class="ttdeci">void startupCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8hh_source.html#l00075">utility.hh:75</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a15406b33a365fe849bbc50ae3a7da391"><div class="ttname"><a href="namespaceSparcISA.html#a15406b33a365fe849bbc50ae3a7da391">SparcISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8hh_source.html#l00089">utility.hh:89</a></div></div>
<div class="ttc" id="sparc_2registers_8hh_html"><div class="ttname"><a href="sparc_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html">GenericISA::DelaySlotUPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00373">types.hh:373</a></div></div>
<div class="ttc" id="namespaceSparcISA_html"><div class="ttname"><a href="namespaceSparcISA.html">SparcISA</a></div><div class="ttdef"><b>Definition:</b> <a href="asi_8cc_source.html#l00034">asi.cc:34</a></div></div>
<div class="ttc" id="classStaticInst_html_ad9b6b1d5baf970022cc111373e22923d"><div class="ttname"><a href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC</a></div><div class="ttdeci">virtual void advancePC(TheISA::PCState &amp;pcState) const =0</div></div>
<div class="ttc" id="sparc_2tlb_8hh_html"><div class="ttname"><a href="sparc_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a6ba085f16ecfdce64ab76f77855a2009"><div class="ttname"><a href="namespaceSparcISA.html#a6ba085f16ecfdce64ab76f77855a2009">SparcISA::copyMiscRegs</a></div><div class="ttdeci">void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00068">utility.cc:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
