# compile vhdl design source files
vhdl xil_defaultlib  \
"Neural_Network_tb_func_synth.vhd" \
"../../../../../ArtificialNeuron.srcs/sources_1/new/artificial_neuron_utils.vhd" \
"../../../../../ArtificialNeuron.srcs/sim_1/new/Neural_Network_tb.vhd" \

# Do not sort compile order
nosort
