{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609142016644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609142016645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 28 14:53:36 2020 " "Processing started: Mon Dec 28 14:53:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609142016645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609142016645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FloatingPointSQRT -c FloatingPointSQRT --generate_functional_sim_netlist " "Command: quartus_map FloatingPointSQRT -c FloatingPointSQRT --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609142016645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1609142017310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/controller/controller_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/controller/controller_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Reg " "Found entity 1: Controller_Reg" {  } { { "../FP_SQRT/Controller/Controller_Reg.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Controller/Controller_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/controller/controller_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/controller/controller_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Outputs " "Found entity 1: Controller_Outputs" {  } { { "../FP_SQRT/Controller/Controller_Outputs.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Controller/Controller_Outputs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/controller/controller_nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/controller/controller_nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_NextState " "Found entity 1: Controller_NextState" {  } { { "../FP_SQRT/Controller/Controller_NextState.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Controller/Controller_NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../FP_SQRT/Controller/Controller.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/fp_sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/fp_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_SQRT " "Found entity 1: FP_SQRT" {  } { { "../FP_SQRT/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/FP_SQRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/yhminusyl.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/yhminusyl.v" { { "Info" "ISGN_ENTITY_NAME" "1 YhMinusYl " "Found entity 1: YhMinusYl" {  } { { "../FP_SQRT/Datapath/YhMinusYl.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/YhMinusYl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017437 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(10) " "Verilog HDL information at RegisterFile.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1609142017445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/register_oe.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/register_oe.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_OE " "Found entity 1: register_OE" {  } { { "../FP_SQRT/Datapath/register_OE.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/register_OE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/plusonemant.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/plusonemant.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlusOneMant " "Found entity 1: PlusOneMant" {  } { { "../FP_SQRT/Datapath/PlusOneMant.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/PlusOneMant.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/outputgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/outputgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputGenerator " "Found entity 1: OutputGenerator" {  } { { "../FP_SQRT/Datapath/OutputGenerator.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/OutputGenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/lut_exponent.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/lut_exponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Exponent " "Found entity 1: LUT_Exponent" {  } { { "../FP_SQRT/Datapath/LUT_Exponent.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/LUT_Exponent.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../FP_SQRT/Datapath/LUT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/fp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mul " "Found entity 1: FP_Mul" {  } { { "../FP_SQRT/Datapath/FP_Mul.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/FP_Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/fp_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Div " "Found entity 1: FP_Div" {  } { { "../FP_SQRT/Datapath/FP_Div.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/FP_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Add " "Found entity 1: FP_Add" {  } { { "../FP_SQRT/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/FP_Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/fp_abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/fp_abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Abs " "Found entity 1: FP_Abs" {  } { { "../FP_SQRT/Datapath/FP_Abs.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/FP_Abs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/datapath_mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/datapath_mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Mux2to1 " "Found entity 1: Datapath_Mux2to1" {  } { { "../FP_SQRT/Datapath/Datapath_Mux2to1.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/Datapath_Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../FP_SQRT/Datapath/Datapath.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/alu_mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/alu_mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Mux4to1 " "Found entity 1: ALU_Mux4to1" {  } { { "../FP_SQRT/Datapath/ALU_Mux4to1.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/ALU_Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_sqrt/datapath/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_sqrt/datapath/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../FP_SQRT/Datapath/ALU.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142017569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142017569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609142017664 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "96 " "Inferred 96 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux0" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux1" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux2" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux3" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux4" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux5" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux6" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux7" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux8" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux9" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux10" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux11" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux12" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux13" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux14" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux15" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux16" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux17" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux18\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux18" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux19\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux19" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux20\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux20" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux21\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux21" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux22\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux22" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux23\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux23" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux24\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux24" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux25\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux25" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux26\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux26" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux27\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux27" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux28\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux28" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux29\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux29" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux30\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux30" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux31\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux31" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux32" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux33\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux33" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux34\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux34" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux35\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux35" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux36\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux36" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux37\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux37" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux38\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux38" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux39\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux39" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux40\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux40" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux41\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux41" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux42\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux42" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux43\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux43" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux44\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux44" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux45\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux45" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux46\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux46" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux47\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux47" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux48\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux48" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux49\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux49" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux50\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux50" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux51\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux51" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux52\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux52" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux53\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux53" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux54\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux54" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux55\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux55" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux56\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux56" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux57\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux57" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux58\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux58" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux59\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux59" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux60\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux60" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux61\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux61" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux62\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux62" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux63\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux63" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 19 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux64\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux64" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux65 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux65\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux65" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux66 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux66\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux66" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux67 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux67\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux67" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux68 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux68\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux68" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux69 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux69\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux69" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux70 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux70\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux70" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux71 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux71\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux71" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux72 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux72\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux72" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux73 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux73\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux73" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux74 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux74\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux74" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux75 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux75\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux75" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux76 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux76\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux76" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux77 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux77\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux77" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux78 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux78\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux78" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux79 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux79\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux79" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux80 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux80\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux80" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux81 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux81\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux81" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux82 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux82\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux82" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux83 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux83\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux83" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux84 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux84\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux84" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux85 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux85\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux85" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux86 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux86\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux86" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux87 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux87\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux87" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux88 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux88\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux88" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux89 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux89\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux89" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux90 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux90\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux90" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux91 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux91\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux91" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux92 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux92\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux92" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux93 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux93\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux93" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux94 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux94\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux94" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux95 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux95\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "Mux95" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017808 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1609142017808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "../FP_SQRT/Datapath/RegisterFile.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609142017913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609142017914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609142017914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609142017914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609142017914 ""}  } { { "../FP_SQRT/Datapath/RegisterFile.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SQRT/Datapath/RegisterFile.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609142017913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609142018025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609142018025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609142018955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 28 14:53:38 2020 " "Processing ended: Mon Dec 28 14:53:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609142018955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609142018955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609142018955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609142018955 ""}
