<stg><name>cholesky_top</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4356 x float]* %A) nounwind, !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4356 x float]* %L) nounwind, !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @cholesky_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:4  %a_i = alloca [4356 x float], align 4

]]></Node>
<StgValue><ssdm name="a_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:5  %L_assign = alloca [4356 x float], align 4

]]></Node>
<StgValue><ssdm name="L_assign"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i7 [ 0, %0 ], [ %r, %a_row_loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln45 = icmp eq i7 %r_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %r = add i7 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln45, label %4, label %a_row_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
a_row_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
a_row_loop_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
a_row_loop_begin:2  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %r_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="13">
<![CDATA[
a_row_loop_begin:3  %zext_ln47 = zext i13 %tmp to i14

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
a_row_loop_begin:4  %tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %r_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="8">
<![CDATA[
a_row_loop_begin:5  %zext_ln47_1 = zext i8 %tmp_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
a_row_loop_begin:6  %add_ln47 = add i14 %zext_ln47_1, %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
a_row_loop_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_i_i1 = call fastcc i32 @cholesky_alt([4356 x float]* %a_i, [4356 x float]* %L_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %c_0 = phi i7 [ 0, %a_row_loop_begin ], [ %c, %3 ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln46 = icmp eq i7 %c_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %c = add i7 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln46, label %a_row_loop_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln47_2 = zext i7 %c_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln47_1 = add i14 %add_ln47, %zext_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln47_3 = zext i14 %add_ln47_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr = getelementptr [4356 x float]* %A, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="13">
<![CDATA[
:6  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
a_row_loop_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
a_row_loop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_i_addr = getelementptr [4356 x float]* %a_i, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="a_i_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="13">
<![CDATA[
:6  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:7  store float %A_load, float* %a_i_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_i_i1 = call fastcc i32 @cholesky_alt([4356 x float]* %a_i, [4356 x float]* %L_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln52 = icmp eq i32 %tmp_i_i1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln52, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %r1_0 = phi i7 [ %r_1, %l_row_loop_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="r1_0"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln58 = icmp eq i7 %r1_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %r_1 = add i7 %r1_0, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln58, label %.loopexit.loopexit, label %l_row_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_row_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_row_loop_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
l_row_loop_begin:2  %tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %r1_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="13">
<![CDATA[
l_row_loop_begin:3  %zext_ln60 = zext i13 %tmp_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
l_row_loop_begin:4  %tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %r1_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="8">
<![CDATA[
l_row_loop_begin:5  %zext_ln60_1 = zext i8 %tmp_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_row_loop_begin:6  %add_ln60 = add i14 %zext_ln60_1, %zext_ln60

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
l_row_loop_begin:7  br label %5

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %c2_0 = phi i7 [ 0, %l_row_loop_begin ], [ %c_1, %6 ]

]]></Node>
<StgValue><ssdm name="c2_0"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln59 = icmp eq i7 %c2_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %c_1 = add i7 %c2_0, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln59, label %l_row_loop_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln60_2 = zext i7 %c2_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln60_1 = add i14 %add_ln60, %zext_ln60_2

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln60_3 = zext i14 %add_ln60_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %L_assign_addr = getelementptr [4356 x float]* %L_assign, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="L_assign_addr"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
:6  %L_assign_load = load float* %L_assign_addr, align 4

]]></Node>
<StgValue><ssdm name="L_assign_load"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_row_loop_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
l_row_loop_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %L_addr = getelementptr [4356 x float]* %L, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="L_addr"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="13">
<![CDATA[
:6  %L_assign_load = load float* %L_assign_addr, align 4

]]></Node>
<StgValue><ssdm name="L_assign_load"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:7  store float %L_assign_load, float* %L_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %5

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_0 = phi i1 [ true, %4 ], [ false, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1">
<![CDATA[
.loopexit:1  %zext_ln65 = zext i1 %p_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:2  ret i32 %zext_ln65

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="L" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="L"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="10">
</dataflow>
<dataflow id="106" from="A" to="specbitsmap_ln0" fromId="102" toId="10">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="11">
</dataflow>
<dataflow id="108" from="L" to="specbitsmap_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specbitsmap_ln0" fromId="110" toId="12">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="115" from="cholesky_top_str" to="spectopmodule_ln0" fromId="114" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_116" to="a_i" fromId="116" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_116" to="L_assign" fromId="116" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="r_0" fromId="119" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln45" to="r_0" fromId="16" toId="17">
</dataflow>
<dataflow id="122" from="r" to="r_0" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln45" to="r_0" fromId="42" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="124" from="r_0" to="icmp_ln45" fromId="17" toId="18">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln45" fromId="125" toId="18">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="127" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="19">
</dataflow>
<dataflow id="133" from="r_0" to="r" fromId="17" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_134" to="r" fromId="134" toId="20">
</dataflow>
<dataflow id="136" from="icmp_ln45" to="br_ln45" fromId="18" toId="21">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopName" to="specloopname_ln45" fromId="137" toId="22">
</dataflow>
<dataflow id="140" from="p_str" to="specloopname_ln45" fromId="139" toId="22">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecRegionBegin" to="tmp_6" fromId="141" toId="23">
</dataflow>
<dataflow id="143" from="p_str" to="tmp_6" fromId="139" toId="23">
</dataflow>
<dataflow id="145" from="_ssdm_op_BitConcatenate.i13.i7.i6" to="tmp" fromId="144" toId="24">
</dataflow>
<dataflow id="146" from="r_0" to="tmp" fromId="17" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp" fromId="147" toId="24">
</dataflow>
<dataflow id="149" from="tmp" to="zext_ln47" fromId="24" toId="25">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="tmp_1" fromId="150" toId="26">
</dataflow>
<dataflow id="152" from="r_0" to="tmp_1" fromId="17" toId="26">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_1" fromId="153" toId="26">
</dataflow>
<dataflow id="155" from="tmp_1" to="zext_ln47_1" fromId="26" toId="27">
</dataflow>
<dataflow id="156" from="zext_ln47_1" to="add_ln47" fromId="27" toId="28">
</dataflow>
<dataflow id="157" from="zext_ln47" to="add_ln47" fromId="25" toId="28">
</dataflow>
<dataflow id="159" from="cholesky_alt" to="tmp_i_i1" fromId="158" toId="30">
</dataflow>
<dataflow id="160" from="a_i" to="tmp_i_i1" fromId="14" toId="30">
</dataflow>
<dataflow id="161" from="L_assign" to="tmp_i_i1" fromId="15" toId="30">
</dataflow>
<dataflow id="162" from="StgValue_119" to="c_0" fromId="119" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln46" to="c_0" fromId="29" toId="31">
</dataflow>
<dataflow id="164" from="c" to="c_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln46" to="c_0" fromId="47" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="166" from="c_0" to="icmp_ln46" fromId="31" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_125" to="icmp_ln46" fromId="125" toId="32">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="127" toId="33">
</dataflow>
<dataflow id="169" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="170" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="171" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="33">
</dataflow>
<dataflow id="172" from="c_0" to="c" fromId="31" toId="34">
</dataflow>
<dataflow id="173" from="StgValue_134" to="c" fromId="134" toId="34">
</dataflow>
<dataflow id="174" from="icmp_ln46" to="br_ln46" fromId="32" toId="35">
</dataflow>
<dataflow id="175" from="c_0" to="zext_ln47_2" fromId="31" toId="36">
</dataflow>
<dataflow id="176" from="add_ln47" to="add_ln47_1" fromId="28" toId="37">
</dataflow>
<dataflow id="177" from="zext_ln47_2" to="add_ln47_1" fromId="36" toId="37">
</dataflow>
<dataflow id="178" from="add_ln47_1" to="zext_ln47_3" fromId="37" toId="38">
</dataflow>
<dataflow id="179" from="A" to="A_addr" fromId="102" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_180" to="A_addr" fromId="180" toId="39">
</dataflow>
<dataflow id="182" from="zext_ln47_3" to="A_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="183" from="A_addr" to="A_load" fromId="39" toId="40">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="184" toId="41">
</dataflow>
<dataflow id="186" from="p_str" to="empty" fromId="139" toId="41">
</dataflow>
<dataflow id="187" from="tmp_6" to="empty" fromId="23" toId="41">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="137" toId="43">
</dataflow>
<dataflow id="190" from="p_str1" to="specloopname_ln46" fromId="189" toId="43">
</dataflow>
<dataflow id="191" from="a_i" to="a_i_addr" fromId="14" toId="44">
</dataflow>
<dataflow id="192" from="StgValue_180" to="a_i_addr" fromId="180" toId="44">
</dataflow>
<dataflow id="193" from="zext_ln47_3" to="a_i_addr" fromId="38" toId="44">
</dataflow>
<dataflow id="194" from="A_addr" to="A_load" fromId="39" toId="45">
</dataflow>
<dataflow id="195" from="A_load" to="store_ln47" fromId="45" toId="46">
</dataflow>
<dataflow id="196" from="a_i_addr" to="store_ln47" fromId="44" toId="46">
</dataflow>
<dataflow id="197" from="cholesky_alt" to="tmp_i_i1" fromId="158" toId="48">
</dataflow>
<dataflow id="198" from="a_i" to="tmp_i_i1" fromId="14" toId="48">
</dataflow>
<dataflow id="199" from="L_assign" to="tmp_i_i1" fromId="15" toId="48">
</dataflow>
<dataflow id="200" from="tmp_i_i1" to="icmp_ln52" fromId="48" toId="49">
</dataflow>
<dataflow id="201" from="StgValue_110" to="icmp_ln52" fromId="110" toId="49">
</dataflow>
<dataflow id="202" from="icmp_ln52" to="br_ln52" fromId="49" toId="50">
</dataflow>
<dataflow id="203" from="r_1" to="r1_0" fromId="55" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="br_ln58" to="r1_0" fromId="77" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="205" from="StgValue_119" to="r1_0" fromId="119" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln58" to="r1_0" fromId="51" toId="52">
</dataflow>
<dataflow id="207" from="r1_0" to="icmp_ln58" fromId="52" toId="53">
</dataflow>
<dataflow id="208" from="StgValue_125" to="icmp_ln58" fromId="125" toId="53">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="127" toId="54">
</dataflow>
<dataflow id="210" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="54">
</dataflow>
<dataflow id="211" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="54">
</dataflow>
<dataflow id="212" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="54">
</dataflow>
<dataflow id="213" from="r1_0" to="r_1" fromId="52" toId="55">
</dataflow>
<dataflow id="214" from="StgValue_134" to="r_1" fromId="134" toId="55">
</dataflow>
<dataflow id="215" from="icmp_ln58" to="br_ln58" fromId="53" toId="56">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopName" to="specloopname_ln58" fromId="137" toId="57">
</dataflow>
<dataflow id="218" from="p_str2" to="specloopname_ln58" fromId="217" toId="57">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecRegionBegin" to="tmp_7" fromId="141" toId="58">
</dataflow>
<dataflow id="220" from="p_str2" to="tmp_7" fromId="217" toId="58">
</dataflow>
<dataflow id="221" from="_ssdm_op_BitConcatenate.i13.i7.i6" to="tmp_2" fromId="144" toId="59">
</dataflow>
<dataflow id="222" from="r1_0" to="tmp_2" fromId="52" toId="59">
</dataflow>
<dataflow id="223" from="StgValue_147" to="tmp_2" fromId="147" toId="59">
</dataflow>
<dataflow id="224" from="tmp_2" to="zext_ln60" fromId="59" toId="60">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="tmp_3" fromId="150" toId="61">
</dataflow>
<dataflow id="226" from="r1_0" to="tmp_3" fromId="52" toId="61">
</dataflow>
<dataflow id="227" from="StgValue_153" to="tmp_3" fromId="153" toId="61">
</dataflow>
<dataflow id="228" from="tmp_3" to="zext_ln60_1" fromId="61" toId="62">
</dataflow>
<dataflow id="229" from="zext_ln60_1" to="add_ln60" fromId="62" toId="63">
</dataflow>
<dataflow id="230" from="zext_ln60" to="add_ln60" fromId="60" toId="63">
</dataflow>
<dataflow id="231" from="StgValue_119" to="c2_0" fromId="119" toId="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="232" from="br_ln59" to="c2_0" fromId="64" toId="66">
</dataflow>
<dataflow id="233" from="c_1" to="c2_0" fromId="69" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="br_ln59" to="c2_0" fromId="82" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="235" from="c2_0" to="icmp_ln59" fromId="66" toId="67">
</dataflow>
<dataflow id="236" from="StgValue_125" to="icmp_ln59" fromId="125" toId="67">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="127" toId="68">
</dataflow>
<dataflow id="238" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="68">
</dataflow>
<dataflow id="239" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="68">
</dataflow>
<dataflow id="240" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="68">
</dataflow>
<dataflow id="241" from="c2_0" to="c_1" fromId="66" toId="69">
</dataflow>
<dataflow id="242" from="StgValue_134" to="c_1" fromId="134" toId="69">
</dataflow>
<dataflow id="243" from="icmp_ln59" to="br_ln59" fromId="67" toId="70">
</dataflow>
<dataflow id="244" from="c2_0" to="zext_ln60_2" fromId="66" toId="71">
</dataflow>
<dataflow id="245" from="add_ln60" to="add_ln60_1" fromId="63" toId="72">
</dataflow>
<dataflow id="246" from="zext_ln60_2" to="add_ln60_1" fromId="71" toId="72">
</dataflow>
<dataflow id="247" from="add_ln60_1" to="zext_ln60_3" fromId="72" toId="73">
</dataflow>
<dataflow id="248" from="L_assign" to="L_assign_addr" fromId="15" toId="74">
</dataflow>
<dataflow id="249" from="StgValue_180" to="L_assign_addr" fromId="180" toId="74">
</dataflow>
<dataflow id="250" from="zext_ln60_3" to="L_assign_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="251" from="L_assign_addr" to="L_assign_load" fromId="74" toId="75">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecRegionEnd" to="empty_9" fromId="184" toId="76">
</dataflow>
<dataflow id="253" from="p_str2" to="empty_9" fromId="217" toId="76">
</dataflow>
<dataflow id="254" from="tmp_7" to="empty_9" fromId="58" toId="76">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecLoopName" to="specloopname_ln59" fromId="137" toId="78">
</dataflow>
<dataflow id="257" from="p_str3" to="specloopname_ln59" fromId="256" toId="78">
</dataflow>
<dataflow id="258" from="L" to="L_addr" fromId="103" toId="79">
</dataflow>
<dataflow id="259" from="StgValue_180" to="L_addr" fromId="180" toId="79">
</dataflow>
<dataflow id="260" from="zext_ln60_3" to="L_addr" fromId="73" toId="79">
</dataflow>
<dataflow id="261" from="L_assign_addr" to="L_assign_load" fromId="74" toId="80">
</dataflow>
<dataflow id="262" from="L_assign_load" to="store_ln60" fromId="80" toId="81">
</dataflow>
<dataflow id="263" from="L_addr" to="store_ln60" fromId="79" toId="81">
</dataflow>
<dataflow id="265" from="StgValue_264" to="p_0" fromId="264" toId="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="br_ln52" to="p_0" fromId="50" toId="83">
</dataflow>
<dataflow id="267" from="StgValue_153" to="p_0" fromId="153" toId="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="268" from="br_ln0" to="p_0" fromId="65" toId="83">
</dataflow>
<dataflow id="269" from="p_0" to="zext_ln65" fromId="83" toId="84">
</dataflow>
<dataflow id="270" from="zext_ln65" to="ret_ln65" fromId="84" toId="85">
</dataflow>
<dataflow id="271" from="icmp_ln45" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="272" from="icmp_ln46" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="273" from="icmp_ln52" to="StgValue_5" fromId="49" toId="5">
</dataflow>
<dataflow id="274" from="icmp_ln58" to="StgValue_6" fromId="53" toId="6">
</dataflow>
<dataflow id="275" from="icmp_ln59" to="StgValue_7" fromId="67" toId="7">
</dataflow>
</dataflows>


</stg>
