m255
K4
z2
!s11e vcom 2020.2 2020.04, Apr 19 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/Documents/701/HMPSoC/COR-ASP/simulation/modelsim
Palt_dspbuilder_package
Z1 !s108 1717125893.000000
!s90 -reportprogress|300|-93|-work|altera|c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd|
!s107 c:/intelfpga/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd|
!i113 0
Z2 o-93 -work altera
Z3 tExplicit 1 CvgOpt 0
Paltera_standard_functions
!i122 1
Z4 w1536793750
R0
Z5 8c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd
Z6 Fc:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd
l0
L18 1
V:_bb@YiD1XH:ofWMQz8lF0
!s100 Wz=`1:g7ekR6Oz>WE?4Ah2
Z7 OE;C;2020.2;71
31
b1
Z8 !s110 1717125893
!i10b 1
R1
Z9 !s90 -reportprogress|300|-93|-work|altera|c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd|
Z10 !s107 c:/intelfpga/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd|
!i113 0
R2
R3
Bbody
DPx4 work 25 altera_standard_functions 0 22 :_bb@YiD1XH:ofWMQz8lF0
!i122 1
l0
L25 1
VPenCdfAhdC^gAV=CbRN:I3
!s100 =<FLg8ZKkLV@VXbo0janR3
R7
31
R8
!i10b 1
R1
R9
R10
!i113 0
R2
R3
Paltera_syn_attributes
!i122 0
w1536793749
R0
8c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd
Fc:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd
l0
L32 1
V?UO<42W_]6dG5c6?Di;BM2
!s100 D<VSi0UhCK5``[i=X8;e>1
R7
31
R8
!i10b 1
!s108 1717125892.000000
!s90 -reportprogress|300|-93|-work|altera|c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd|
!s107 c:/intelfpga/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd|
!i113 0
R2
R3
