

================================================================
== Vivado HLS Report for 'compute_add'
================================================================
* Date:           Tue Apr 19 22:13:57 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab5_vadd_dma_azaz
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4108|     4108| 41.080 us | 41.080 us |  4108|  4108|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4106|     4106|        12|          1|          1|  4096|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @in1_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @in2_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str31, [1 x i8]* @p_str32, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str33, [1 x i8]* @p_str34)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str112, [1 x i8]* @p_str113, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str114, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %a, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str105, i32 0, i32 0, [1 x i8]* @p_str106, [1 x i8]* @p_str107, [1 x i8]* @p_str108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str109, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%a_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %a) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:19]   --->   Operation 20 'read' 'a_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %size) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:21]   --->   Operation 21 'read' 'size_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [1 x i8]* @p_str116, [1 x i8]* @p_str117, [1 x i8]* @p_str118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str119, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %size_out, i32 %size_read) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 23 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @in1_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41) nounwind"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @in2_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str31, [1 x i8]* @p_str32, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str33, [1 x i8]* @p_str34) nounwind"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27) nounwind"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %0" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i31 [ 0, %entry ], [ %add_ln25, %execute ]" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 28 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0_i_i_cast = zext i31 %i_0_i_i to i32" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 29 'zext' 'i_0_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp slt i32 %i_0_i_i_cast, %size_read" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 30 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.52ns)   --->   "%add_ln25 = add i31 %i_0_i_i, 1" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 31 'add' 'add_ln25' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %execute, label %.exit" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @in1_stream_V) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 33 'read' 'tmp' <Predicate = (icmp_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @in2_stream_V) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 34 'read' 'tmp_1' <Predicate = (icmp_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 35 [4/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %tmp, %a_read" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 35 'fmul' 'tmp_2_i_i' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 36 [3/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %tmp, %a_read" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 36 'fmul' 'tmp_2_i_i' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 37 [2/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %tmp, %a_read" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 37 'fmul' 'tmp_2_i_i' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 38 [1/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %tmp, %a_read" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 38 'fmul' 'tmp_2_i_i' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 39 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_2_i_i, %tmp_1" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 39 'fadd' 'tmp_2' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 40 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_2_i_i, %tmp_1" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 40 'fadd' 'tmp_2' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 41 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_2_i_i, %tmp_1" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 41 'fadd' 'tmp_2' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 42 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_2_i_i, %tmp_1" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 42 'fadd' 'tmp_2' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 43 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %tmp_2_i_i, %tmp_1" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 43 'fadd' 'tmp_2' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 44 'specloopname' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str9) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 45 'specregionbegin' 'tmp_6_i_i' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4096, i32 4096, i32 0, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:26->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 46 'speclooptripcount' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:27->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 47 'specpipeline' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @out_stream_V, float %tmp_2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 48 'write' <Predicate = (icmp_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str9, i32 %tmp_6_i_i) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:29->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 49 'specregionend' 'empty' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "br label %0" [lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 50 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'size' (lab5_vadd_dma_azaz/vadd_dma.cpp:21) [14]  (3.63 ns)
	fifo write on port 'size_out' (lab5_vadd_dma_azaz/vadd_dma.cpp:60) [16]  (3.63 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i_0_i_i', lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60) with incoming values : ('add_ln25', lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [22]  (0 ns)
	'add' operation ('add_ln25', lab5_vadd_dma_azaz/vadd_dma.cpp:25->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [25]  (2.52 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in1_stream_V' (lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [32]  (3.63 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [33]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [33]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [33]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [33]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [35]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [35]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [35]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [35]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [35]  (7.26 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_stream_V' (lab5_vadd_dma_azaz/vadd_dma.cpp:28->lab5_vadd_dma_azaz/vadd_dma.cpp:60) [36]  (3.63 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
