# A VHDL implementation of the AES algorithm

# IDE
----------
ModelSim-Altera 10.1d (Quartus II 13.0sp1)

# ScreenShots
---------
![N|Solid](https://github.com/AbdeladimSadiki/AES-VHDL/blob/master/aes_res.PNG)

---------
![N|Solid](https://github.com/AbdeladimSadiki/AES-VHDL/blob/master/aes_obu.PNG)

-------

License
----

This software is licensed under the terms of MIT licence.

