{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763517415459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763517415471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 22:56:55 2025 " "Processing started: Tue Nov 18 22:56:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763517415471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517415471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEncrypt -c FPGAEncrypt " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEncrypt -c FPGAEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517415472 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517419069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763517419267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763517419268 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "q_sys.qsys " "Elaborating Platform Designer system entity \"q_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517463691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:53 Progress: Loading FPGAEncrypt/q_sys.qsys " "2025.11.18.23:57:53 Progress: Loading FPGAEncrypt/q_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517473349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:54 Progress: Reading input file " "2025.11.18.23:57:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517474810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:55 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\] " "2025.11.18.23:57:55 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517475021 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 17.1) " "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517476642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:56 Progress: Parameterizing module clock_bridge_0 " "2025.11.18.23:57:56 Progress: Parameterizing module clock_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517476642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:56 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2025.11.18.23:57:56 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517476648 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: Used altera_nios2_gen2 18.1 (instead of 17.1) " "Cpu: Used altera_nios2_gen2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:57 Progress: Parameterizing module cpu " "2025.11.18.23:57:57 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:57 Progress: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\] " "2025.11.18.23:57:57 Progress: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477125 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Descriptor_memory: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1) " "Descriptor_memory: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:57 Progress: Parameterizing module descriptor_memory " "2025.11.18.23:57:57 Progress: Parameterizing module descriptor_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:57 Progress: Adding enet_clk_125m \[clock_source 17.1\] " "2025.11.18.23:57:57 Progress: Adding enet_clk_125m \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477253 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Enet_clk_125m: Used clock_source 18.1 (instead of 17.1) " "Enet_clk_125m: Used clock_source 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:57 Progress: Parameterizing module enet_clk_125m " "2025.11.18.23:57:57 Progress: Parameterizing module enet_clk_125m" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:57 Progress: Adding enet_pll \[altpll 17.1\] " "2025.11.18.23:57:57 Progress: Adding enet_pll \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517477559 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Enet_pll: Used altpll 18.1 (instead of 17.1) " "Enet_pll: Used altpll 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Parameterizing module enet_pll " "2025.11.18.23:57:58 Progress: Parameterizing module enet_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Adding eth_tse \[altera_eth_tse 17.1\] " "2025.11.18.23:57:58 Progress: Adding eth_tse \[altera_eth_tse 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478346 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Eth_tse: Used altera_eth_tse 18.1 (instead of 17.1) " "Eth_tse: Used altera_eth_tse 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Parameterizing module eth_tse " "2025.11.18.23:57:58 Progress: Parameterizing module eth_tse" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Upgrading altera_eth_tse version 17.1 " "2025.11.18.23:57:58 Progress: eth_tse: Upgrading altera_eth_tse version 17.1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_ena with value 32 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_ena with value 32" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_pma_bonding_mode with value x1 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_pma_bonding_mode with value x1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_CAPABILITY_REG_ENABLE with value 0 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_CAPABILITY_REG_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_ptp_1step with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_ptp_1step with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phy_identifier with value 0 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phy_identifier with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ifGMII with value RGMII " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ifGMII with value RGMII" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter use_mac_clken with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter use_mac_clken with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter max_channels with value 1 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter max_channels with value 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter mdio_clk_div with value 40 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter mdio_clk_div with value 40" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_pll_type with value CMU " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_pll_type with value CMU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter starting_channel_number with value 0 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter starting_channel_number with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_mac_flow_ctrl with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_mac_flow_ctrl with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_mac_vlan with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_mac_vlan with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ext_stat_cnt_ena with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ext_stat_cnt_ena with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_ecc with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_ecc with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_magic_detect with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_magic_detect with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_CSR_SOFT_LOGIC_ENABLE with value 0 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_CSR_SOFT_LOGIC_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter use_misc_ports with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter use_misc_ports with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter deviceFamilyName with value Cyclone 10 LP " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter deviceFamilyName with value Cyclone 10 LP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_alt_reconfig with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_alt_reconfig with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_timestamping with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_timestamping with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ing_addr with value 10 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ing_addr with value 10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_hd_logic with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_hd_logic with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_en_synce_support with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_en_synce_support with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ena_hash with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter ena_hash with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_pll_base_data_rate with value 1250 Mbps " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter phyip_pll_base_data_rate with value 1250 Mbps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter nf_phyip_rcfg_enable with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter nf_phyip_rcfg_enable with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_RCFG_JTAG_ENABLE with value 0 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_RCFG_JTAG_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter export_pwrdn with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter export_pwrdn with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_sgmii with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_sgmii with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter useMDIO with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter useMDIO with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter eg_addr with value 9 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter eg_addr with value 9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter tstamp_fp_width with value 4 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter tstamp_fp_width with value 4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_gmii_loopback with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_gmii_loopback with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_PRBS_SOFT_LOGIC_ENABLE with value 0 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_PRBS_SOFT_LOGIC_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_use_internal_fifo with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_use_internal_fifo with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter transceiver_type with value NONE " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter transceiver_type with value NONE" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter stat_cnt_ena with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter stat_cnt_ena with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter core_variation with value MAC_ONLY " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter core_variation with value MAC_ONLY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_shift16 with value true " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_shift16 with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_sup_addr with value false " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter enable_sup_addr with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_USER_IDENTIFIER with value 0 " "2025.11.18.23:57:58 Progress: eth_tse: Setting parameter XCVR_SET_USER_IDENTIFIER with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Adding ext_epcq_flash \[altera_epcq_controller2 17.1\] " "2025.11.18.23:57:58 Progress: Adding ext_epcq_flash \[altera_epcq_controller2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ext_epcq_flash: Used altera_epcq_controller2 18.1 (instead of 17.1) " "Ext_epcq_flash: Used altera_epcq_controller2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Parameterizing module ext_epcq_flash " "2025.11.18.23:57:58 Progress: Parameterizing module ext_epcq_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Adding hbus_clk \[clock_source 17.1\] " "2025.11.18.23:57:58 Progress: Adding hbus_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478797 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hbus_clk: Used clock_source 18.1 (instead of 17.1) " "Hbus_clk: Used clock_source 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Parameterizing module hbus_clk " "2025.11.18.23:57:58 Progress: Parameterizing module hbus_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2025.11.18.23:57:58 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 17.1) " "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Parameterizing module jtag_uart " "2025.11.18.23:57:58 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Adding led_pio \[altera_avalon_pio 17.1\] " "2025.11.18.23:57:58 Progress: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478871 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led_pio: Used altera_avalon_pio 18.1 (instead of 17.1) " "Led_pio: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Parameterizing module led_pio " "2025.11.18.23:57:58 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:58 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\] " "2025.11.18.23:57:58 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517478936 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 17.1) " "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Parameterizing module mm_bridge_0 " "2025.11.18.23:57:59 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Adding msgdma_rx \[altera_msgdma 17.1\] " "2025.11.18.23:57:59 Progress: Adding msgdma_rx \[altera_msgdma 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479073 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Msgdma_rx: Used altera_msgdma 18.1 (instead of 17.1) " "Msgdma_rx: Used altera_msgdma 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Parameterizing module msgdma_rx " "2025.11.18.23:57:59 Progress: Parameterizing module msgdma_rx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Adding msgdma_tx \[altera_msgdma 17.1\] " "2025.11.18.23:57:59 Progress: Adding msgdma_tx \[altera_msgdma 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479318 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Msgdma_tx: Used altera_msgdma 18.1 (instead of 17.1) " "Msgdma_tx: Used altera_msgdma 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Parameterizing module msgdma_tx " "2025.11.18.23:57:59 Progress: Parameterizing module msgdma_tx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2025.11.18.23:57:59 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479322 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_ram: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1) " "Onchip_ram: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Parameterizing module onchip_ram " "2025.11.18.23:57:59 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:57:59 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\] " "2025.11.18.23:57:59 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517479323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:04 Progress: Parameterizing module opencores_i2c_0 " "2025.11.18.23:58:04 Progress: Parameterizing module opencores_i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517484207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:04 Progress: Adding remote_update \[altera_remote_update 17.1\] " "2025.11.18.23:58:04 Progress: Adding remote_update \[altera_remote_update 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517484208 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Remote_update: Used altera_remote_update 18.1 (instead of 17.1) " "Remote_update: Used altera_remote_update 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517484334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:04 Progress: Parameterizing module remote_update " "2025.11.18.23:58:04 Progress: Parameterizing module remote_update" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517484335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:04 Progress: Adding sll_hyperbus_controller_top_0 \[sll_hyperbus_controller_top 3.1.0\] " "2025.11.18.23:58:04 Progress: Adding sll_hyperbus_controller_top_0 \[sll_hyperbus_controller_top 3.1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517484336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:04 Progress: Parameterizing module sll_hyperbus_controller_top_0 " "2025.11.18.23:58:04 Progress: Parameterizing module sll_hyperbus_controller_top_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517484960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:04 Progress: Adding sys_clk_timer \[altera_avalon_timer 17.1\] " "2025.11.18.23:58:04 Progress: Adding sys_clk_timer \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517484964 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_clk_timer: Used altera_avalon_timer 18.1 (instead of 17.1) " "Sys_clk_timer: Used altera_avalon_timer 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Parameterizing module sys_clk_timer " "2025.11.18.23:58:05 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\] " "2025.11.18.23:58:05 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485099 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid: Used altera_avalon_sysid_qsys 18.1 (instead of 17.1) " "Sysid: Used altera_avalon_sysid_qsys 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Parameterizing module sysid " "2025.11.18.23:58:05 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Adding user_dipsw \[altera_avalon_pio 17.1\] " "2025.11.18.23:58:05 Progress: Adding user_dipsw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "User_dipsw: Used altera_avalon_pio 18.1 (instead of 17.1) " "User_dipsw: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Parameterizing module user_dipsw " "2025.11.18.23:58:05 Progress: Parameterizing module user_dipsw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Adding user_pb \[altera_avalon_pio 17.1\] " "2025.11.18.23:58:05 Progress: Adding user_pb \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "User_pb: Used altera_avalon_pio 18.1 (instead of 17.1) " "User_pb: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Parameterizing module user_pb " "2025.11.18.23:58:05 Progress: Parameterizing module user_pb" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Adding userhw_0 \[userhw 1.0\] " "2025.11.18.23:58:05 Progress: Adding userhw_0 \[userhw 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Parameterizing module userhw_0 " "2025.11.18.23:58:05 Progress: Parameterizing module userhw_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Building connections " "2025.11.18.23:58:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Parameterizing connections " "2025.11.18.23:58:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:05 Progress: Validating " "2025.11.18.23:58:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517485565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.18.23:58:17 Progress: Done reading input file " "2025.11.18.23:58:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517497800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.q_sys: Module dependency loop involving: \"cpu\" (altera_nios2_gen2 18.1), \"sll_hyperbus_controller_top_0\" (sll_hyperbus_controller_top 3.1.0) " "Q_sys.q_sys: Module dependency loop involving: \"cpu\" (altera_nios2_gen2 18.1), \"sll_hyperbus_controller_top_0\" (sll_hyperbus_controller_top 3.1.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Q_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary. " "Q_sys.msgdma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block) " "Q_sys.msgdma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary. " "Q_sys.msgdma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block) " "Q_sys.msgdma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sll_hyperbus_controller_top_0: The input clock frequency (in_clk) must be manually configured by the user when using proprietary board. " "Q_sys.sll_hyperbus_controller_top_0: The input clock frequency (in_clk) must be manually configured by the user when using proprietary board." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.sll_hyperbus_controller_top_0: S/Labs HBMC: Please ignore the 'Module dependency loop' warning in the above line. That message will always be generated by Qsys when using the PLL integrated in S/Labs HBMC.  " "Q_sys.sll_hyperbus_controller_top_0: S/Labs HBMC: Please ignore the 'Module dependency loop' warning in the above line. That message will always be generated by Qsys when using the PLL integrated in S/Labs HBMC. " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Q_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sysid: Time stamp will be automatically updated when this component is generated. " "Q_sys.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.user_dipsw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Q_sys.user_dipsw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.user_pb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Q_sys.user_pb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.eth_tse.receive/msgdma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Q_sys.eth_tse.receive/msgdma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505981 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.eth_tse: eth_tse.mac_misc_connection must be exported, or connected to a matching conduit. " "Q_sys.eth_tse: eth_tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505984 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.ext_epcq_flash: Interrupt sender ext_epcq_flash.interrupt_sender is not connected to an interrupt receiver " "Q_sys.ext_epcq_flash: Interrupt sender ext_epcq_flash.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505984 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.opencores_i2c_0: Interrupt sender opencores_i2c_0.interrupt_sender is not connected to an interrupt receiver " "Q_sys.opencores_i2c_0: Interrupt sender opencores_i2c_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505984 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.enet_pll: enet_pll.pll_slave must be connected to an Avalon-MM master " "Q_sys.enet_pll: enet_pll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517505984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH " "Q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517506574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517516949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0 " "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517064 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements. " "Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517517090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517524930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"q_sys\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"q_sys\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517539879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: Starting RTL generation for module 'q_sys_descriptor_memory' " "Descriptor_memory: Starting RTL generation for module 'q_sys_descriptor_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517539911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  \] " "Descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517539911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: Done RTL generation for module 'q_sys_descriptor_memory' " "Descriptor_memory: Done RTL generation for module 'q_sys_descriptor_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517543004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\" " "Descriptor_memory: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517543074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Enet_pll: \"q_sys\" instantiated altpll \"enet_pll\" " "Enet_pll: \"q_sys\" instantiated altpll \"enet_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517545753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse: \"q_sys\" instantiated altera_eth_tse \"eth_tse\" " "Eth_tse: \"q_sys\" instantiated altera_eth_tse \"eth_tse\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517547589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash: \"q_sys\" instantiated altera_epcq_controller2 \"ext_epcq_flash\" " "Ext_epcq_flash: \"q_sys\" instantiated altera_epcq_controller2 \"ext_epcq_flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517553026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'q_sys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'q_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517553044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517553044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'q_sys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'q_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517553764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"q_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"q_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517553812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'q_sys_led_pio' " "Led_pio: Starting RTL generation for module 'q_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517553831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517553831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'q_sys_led_pio' " "Led_pio: Done RTL generation for module 'q_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517554327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"q_sys\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"q_sys\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517554336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"q_sys\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"q_sys\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517554372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_rx: \"q_sys\" instantiated altera_msgdma \"msgdma_rx\" " "Msgdma_rx: \"q_sys\" instantiated altera_msgdma \"msgdma_rx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517556213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_tx: \"q_sys\" instantiated altera_msgdma \"msgdma_tx\" " "Msgdma_tx: \"q_sys\" instantiated altera_msgdma \"msgdma_tx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517557827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'q_sys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'q_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517557842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517557842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'q_sys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'q_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517558323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517558356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Opencores_i2c_0: \"q_sys\" instantiated opencores_i2c \"opencores_i2c_0\" " "Opencores_i2c_0: \"q_sys\" instantiated opencores_i2c \"opencores_i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517562033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update: \"q_sys\" instantiated altera_remote_update \"remote_update\" " "Remote_update: \"q_sys\" instantiated altera_remote_update \"remote_update\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517563830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sll_hyperbus_controller_top_0: create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt " "Sll_hyperbus_controller_top_0: create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517563838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sll_hyperbus_controller_top_0: \"q_sys\" instantiated sll_hyperbus_controller_top \"sll_hyperbus_controller_top_0\" " "Sll_hyperbus_controller_top_0: \"q_sys\" instantiated sll_hyperbus_controller_top \"sll_hyperbus_controller_top_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'q_sys_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'q_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'q_sys_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'q_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"q_sys\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"q_sys\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"q_sys\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"q_sys\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: Starting RTL generation for module 'q_sys_user_dipsw' " "User_dipsw: Starting RTL generation for module 'q_sys_user_dipsw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  \] " "User_dipsw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517564722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: Done RTL generation for module 'q_sys_user_dipsw' " "User_dipsw: Done RTL generation for module 'q_sys_user_dipsw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517565205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: \"q_sys\" instantiated altera_avalon_pio \"user_dipsw\" " "User_dipsw: \"q_sys\" instantiated altera_avalon_pio \"user_dipsw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517565211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Userhw_0: \"q_sys\" instantiated userhw \"userhw_0\" " "Userhw_0: \"q_sys\" instantiated userhw \"userhw_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517565218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517579664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517580543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517581373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517582264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517583088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517583903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517584747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517591736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517610022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517610824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517611688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517612627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517613648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517614790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517615644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517616489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517617364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517618158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517619040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517619923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517620830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517621763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517635094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517635157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"q_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"q_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517636934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517637070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'q_sys_cpu_cpu' " "Cpu: Starting RTL generation for module 'q_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517637116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_3765397043020449614.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517637116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:40 (*) Starting Nios II generation " "Cpu: # 2025.11.18 23:00:40 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:40 (*)   Checking for plaintext license. " "Cpu: # 2025.11.18 23:00:40 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:41 (*)   Plaintext license not found. " "Cpu: # 2025.11.18 23:00:41 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:41 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.11.18 23:00:41 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.11.18 23:00:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:43 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.11.18 23:00:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:43 (*)   Creating all objects for CPU " "Cpu: # 2025.11.18 23:00:43 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:43 (*)     Testbench " "Cpu: # 2025.11.18 23:00:43 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:43 (*)     Instruction decoding " "Cpu: # 2025.11.18 23:00:43 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:43 (*)       Instruction fields " "Cpu: # 2025.11.18 23:00:43 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:43 (*)       Instruction decodes " "Cpu: # 2025.11.18 23:00:43 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:44 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.11.18 23:00:44 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:44 (*)       Instruction controls " "Cpu: # 2025.11.18 23:00:44 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:44 (*)     Pipeline frontend " "Cpu: # 2025.11.18 23:00:44 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:44 (*)     Pipeline backend " "Cpu: # 2025.11.18 23:00:44 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:48 (*)   Generating RTL from CPU objects " "Cpu: # 2025.11.18 23:00:48 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:50 (*)   Creating encrypted RTL " "Cpu: # 2025.11.18 23:00:50 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.18 23:00:52 (*) Done Nios II generation " "Cpu: # 2025.11.18 23:00:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'q_sys_cpu_cpu' " "Cpu: Done RTL generation for module 'q_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517652374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_tse_mac: \"eth_tse\" instantiated altera_eth_tse_mac \"i_tse_mac\" " "I_tse_mac: \"eth_tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517654045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_inst_epcq_ctrl: \"ext_epcq_flash\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\" " "Asmi2_inst_epcq_ctrl: \"ext_epcq_flash\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517655894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_adaption_0: \"ext_epcq_flash\" instantiated altera_qspi_address_adaption \"addr_adaption_0\" " "Addr_adaption_0: \"ext_epcq_flash\" instantiated altera_qspi_address_adaption \"addr_adaption_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517655972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dispatcher_internal: \"msgdma_rx\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\" " "Dispatcher_internal: \"msgdma_rx\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517656156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prefetcher_internal: \"msgdma_rx\" instantiated altera_msgdma_prefetcher \"prefetcher_internal\" " "Prefetcher_internal: \"msgdma_rx\" instantiated altera_msgdma_prefetcher \"prefetcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517656287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_mstr_internal: \"msgdma_rx\" instantiated dma_write_master \"write_mstr_internal\" " "Write_mstr_internal: \"msgdma_rx\" instantiated dma_write_master \"write_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517656413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_mstr_internal: \"msgdma_tx\" instantiated dma_read_master \"read_mstr_internal\" " "Read_mstr_internal: \"msgdma_tx\" instantiated dma_read_master \"read_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517656530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_core: Generating top-level entity altera_remote_update_core. " "Remote_update_core: Generating top-level entity altera_remote_update_core." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517656566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_core: \"remote_update\" instantiated altera_remote_update_core \"remote_update_core\" " "Remote_update_core: \"remote_update\" instantiated altera_remote_update_core \"remote_update_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_controller: \"remote_update\" instantiated altera_avalon_remote_update_controller \"remote_update_controller\" " "Remote_update_controller: \"remote_update\" instantiated altera_avalon_remote_update_controller \"remote_update_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ext_epcq_flash_avl_csr_translator\" " "Ext_epcq_flash_avl_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ext_epcq_flash_avl_csr_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ext_epcq_flash_avl_csr_agent\" " "Ext_epcq_flash_avl_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ext_epcq_flash_avl_csr_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ext_epcq_flash_avl_csr_agent_rsp_fifo\" " "Ext_epcq_flash_avl_csr_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ext_epcq_flash_avl_csr_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ext_epcq_flash_avl_csr_burst_adapter\" " "Ext_epcq_flash_avl_csr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ext_epcq_flash_avl_csr_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517657987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517658393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517659949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517659970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\" " "Cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\" " "Rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\" " "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"Generating: avst_fifo\" " "Avst_fifo: \"Generating: avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\" " "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\" " "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\" " "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\" " "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\" " "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\" " "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys: Done \"q_sys\" with 82 modules, 255 files " "Q_sys: Done \"q_sys\" with 82 modules, 255 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517660853 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "q_sys.qsys " "Finished elaborating Platform Designer system entity \"q_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517662875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-reg32_arch " "Found design unit 1: reg32-reg32_arch" {  } { { "reg32/reg32.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/reg32/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669784 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32/reg32.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/reg32/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517669784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/alteraip/enet_clk_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/alteraip/enet_clk_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 enet_clk_ddio " "Found entity 1: enet_clk_ddio" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517669816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10lp_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file c10lp_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_rgmii " "Found entity 1: c10lp_rgmii" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517669868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/userhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/userhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userhw-userhw_arch " "Found design unit 1: userhw-userhw_arch" {  } { { "userhw/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/userhw/userhw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669883 ""} { "Info" "ISGN_ENTITY_NAME" "1 userhw " "Found entity 1: userhw" {  } { { "userhw/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/userhw/userhw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517669883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa/rsa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsa/rsa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsa-arch_rsa " "Found design unit 1: rsa-arch_rsa" {  } { { "rsa/rsa.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/rsa/rsa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669897 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsa " "Found entity 1: rsa" {  } { { "rsa/rsa.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/rsa/rsa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517669897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/q_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/q_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys " "Found entity 1: q_sys" {  } { { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517669966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517669966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "db/ip/q_sys/submodules/mm_to_st_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/mm_to_st_adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "db/ip/q_sys/submodules/st_to_mm_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/st_to_mm_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_cmd_generator " "Found entity 1: altera_asmi2_cmd_generator" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670081 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_adapter_32_8 " "Found entity 2: data_adapter_32_8" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670081 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_adapter_8_32 " "Found entity 3: data_adapter_8_32" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface " "Found entity 1: altera_asmi2_qspi_interface" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface_asmiblock " "Found entity 1: altera_asmi2_qspi_interface_asmiblock" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_xip_controller " "Found entity 1: altera_asmi2_xip_controller" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_default_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "db/ip/q_sys/submodules/altera_gpio_lite.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670731 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "db/ip/q_sys/submodules/altera_gpio_lite.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670851 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670953 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670953 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670953 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670953 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517670953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517670953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517671018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/q_sys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/q_sys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671226 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher " "Found entity 1: altera_msgdma_prefetcher" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_csr " "Found entity 1: altera_msgdma_prefetcher_csr" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_fifo " "Found entity 1: altera_msgdma_prefetcher_fifo" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_interrupt " "Found entity 1: altera_msgdma_prefetcher_interrupt" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_read " "Found entity 1: altera_msgdma_prefetcher_read" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_write_back " "Found entity 1: altera_msgdma_prefetcher_write_back" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption " "Found entity 1: altera_qspi_address_adaption" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption_core " "Found entity 1: altera_qspi_address_adaption_core" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_remote_update_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_remote_update_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_remote_update_core " "Found entity 1: altera_remote_update_core" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517671901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517671901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517672045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517672045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517672200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517672200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517672331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517672331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517672495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517672495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517672663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517672663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517672830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517672830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "db/ip/q_sys/submodules/altera_tse_altshifttaps.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517672948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517672948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "db/ip/q_sys/submodules/altera_tse_bin_cnt.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_clk_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_tse_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328checker.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "db/ip/q_sys/submodules/altera_tse_crc32galois8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517673962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517673962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517674125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517674289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517674455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674633 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517674633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674791 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517674791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674945 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517674945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517674945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675114 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517675114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675287 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517675287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675482 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517675482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675667 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517675667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675801 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517675801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517675920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517675920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676063 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517676063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517676189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676348 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517676348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676498 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517676498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517676618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517676734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676895 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517676895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517676895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517677018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677182 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517677182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517677302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677483 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517677483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517677601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517677721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "db/ip/q_sys/submodules/altera_tse_false_path_marker.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517677731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517677731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517678233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517678233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517678662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517678662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517678871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517678871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "db/ip/q_sys/submodules/altera_tse_gmii_io.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517678993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517678993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "db/ip/q_sys/submodules/altera_tse_gray_cnt.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517679106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517679106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "db/ip/q_sys/submodules/altera_tse_hashing.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517679270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517679270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "db/ip/q_sys/submodules/altera_tse_host_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517679461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517679461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "db/ip/q_sys/submodules/altera_tse_host_control_small.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517679652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517679652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517679754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517679754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517679878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517679878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "db/ip/q_sys/submodules/altera_tse_lfsr_10.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_loopback_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "db/ip/q_sys/submodules/altera_tse_magic_detection.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517680976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517680976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "db/ip/q_sys/submodules/altera_tse_pipeline_base.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map_small.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517681990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517681990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517682207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517682207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517682429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517682429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517682564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517682564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517682647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517682647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517682751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517682751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517682807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517682807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517682920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517682920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517683003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517683003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517683061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517683061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517683119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517683119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517683217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517683217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "db/ip/q_sys/submodules/altera_tse_shared_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517683624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517683624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517683765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517683765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517683899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517683899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517684063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517684063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517684227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517684227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517684439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517684439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517684650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517684650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "db/ip/q_sys/submodules/altera_tse_top_gen_host.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517684943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517684943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517685072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517685072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517685349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517685349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517685614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517685614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517685887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517685887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517686152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517686152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517686339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517686339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517686602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517686602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517686751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517686751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517686911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517686911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517687082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517687082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517687208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517687208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517687385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517687385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517687638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517687638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517687813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517687813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517687851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517687868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517687868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/avst_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/avst_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avst_fifo " "Found entity 1: avst_fifo" {  } { { "db/ip/q_sys/submodules/avst_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517687893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517687893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file db/ip/q_sys/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "db/ip/q_sys/submodules/csr_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688219 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/q_sys/submodules/i2c_master_bit_ctrl.v(188) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/q_sys/submodules/i2c_master_bit_ctrl.v(188)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 188 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688296 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/q_sys/submodules/i2c_master_byte_ctrl.v(203) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/q_sys/submodules/i2c_master_byte_ctrl.v(203)" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/q_sys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/opencores_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/opencores_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 opencores_i2c " "Found entity 1: opencores_i2c" {  } { { "db/ip/q_sys/submodules/opencores_i2c.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/opencores_i2c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter " "Found entity 1: q_sys_avalon_st_adapter" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter_timing_adapter_0 " "Found entity 1: q_sys_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: q_sys_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu " "Found entity 1: q_sys_cpu" {  } { { "db/ip/q_sys/submodules/q_sys_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517688645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517688645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_ic_data_module " "Found entity 1: q_sys_cpu_cpu_ic_data_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_cpu_cpu_ic_tag_module " "Found entity 2: q_sys_cpu_cpu_ic_tag_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_cpu_cpu_bht_module " "Found entity 3: q_sys_cpu_cpu_bht_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_cpu_cpu_register_bank_a_module " "Found entity 4: q_sys_cpu_cpu_register_bank_a_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "5 q_sys_cpu_cpu_register_bank_b_module " "Found entity 5: q_sys_cpu_cpu_register_bank_b_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "6 q_sys_cpu_cpu_dc_tag_module " "Found entity 6: q_sys_cpu_cpu_dc_tag_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "7 q_sys_cpu_cpu_dc_data_module " "Found entity 7: q_sys_cpu_cpu_dc_data_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "8 q_sys_cpu_cpu_dc_victim_module " "Found entity 8: q_sys_cpu_cpu_dc_victim_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "9 q_sys_cpu_cpu_nios2_oci_debug " "Found entity 9: q_sys_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "10 q_sys_cpu_cpu_nios2_oci_break " "Found entity 10: q_sys_cpu_cpu_nios2_oci_break" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "11 q_sys_cpu_cpu_nios2_oci_xbrk " "Found entity 11: q_sys_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "12 q_sys_cpu_cpu_nios2_oci_dbrk " "Found entity 12: q_sys_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "13 q_sys_cpu_cpu_nios2_oci_itrace " "Found entity 13: q_sys_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "14 q_sys_cpu_cpu_nios2_oci_td_mode " "Found entity 14: q_sys_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "15 q_sys_cpu_cpu_nios2_oci_dtrace " "Found entity 15: q_sys_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "16 q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "17 q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "18 q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "19 q_sys_cpu_cpu_nios2_oci_fifo " "Found entity 19: q_sys_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "20 q_sys_cpu_cpu_nios2_oci_pib " "Found entity 20: q_sys_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "21 q_sys_cpu_cpu_nios2_oci_im " "Found entity 21: q_sys_cpu_cpu_nios2_oci_im" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "22 q_sys_cpu_cpu_nios2_performance_monitors " "Found entity 22: q_sys_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "23 q_sys_cpu_cpu_nios2_avalon_reg " "Found entity 23: q_sys_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "24 q_sys_cpu_cpu_ociram_sp_ram_module " "Found entity 24: q_sys_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "25 q_sys_cpu_cpu_nios2_ocimem " "Found entity 25: q_sys_cpu_cpu_nios2_ocimem" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "26 q_sys_cpu_cpu_nios2_oci " "Found entity 26: q_sys_cpu_cpu_nios2_oci" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""} { "Info" "ISGN_ENTITY_NAME" "27 q_sys_cpu_cpu " "Found entity 27: q_sys_cpu_cpu" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_sysclk " "Found entity 1: q_sys_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_tck " "Found entity 1: q_sys_cpu_cpu_debug_slave_tck" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_wrapper " "Found entity 1: q_sys_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_mult_cell " "Found entity 1: q_sys_cpu_cpu_mult_cell" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_test_bench " "Found entity 1: q_sys_cpu_cpu_test_bench" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_descriptor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_descriptor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_descriptor_memory " "Found entity 1: q_sys_descriptor_memory" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_enet_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/q_sys/submodules/q_sys_enet_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_enet_pll_dffpipe_l2c " "Found entity 1: q_sys_enet_pll_dffpipe_l2c" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690741 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_enet_pll_stdsync_sv6 " "Found entity 2: q_sys_enet_pll_stdsync_sv6" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690741 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_enet_pll_altpll_bju2 " "Found entity 3: q_sys_enet_pll_altpll_bju2" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690741 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_enet_pll " "Found entity 4: q_sys_enet_pll" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_eth_tse.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_eth_tse.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_eth_tse " "Found entity 1: q_sys_eth_tse" {  } { { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash " "Found entity 1: q_sys_ext_epcq_flash" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517690994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517690994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_irq_mapper " "Found entity 1: q_sys_irq_mapper" {  } { { "db/ip/q_sys/submodules/q_sys_irq_mapper.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/q_sys/submodules/q_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_jtag_uart_sim_scfifo_w " "Found entity 1: q_sys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691230 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_jtag_uart_scfifo_w " "Found entity 2: q_sys_jtag_uart_scfifo_w" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691230 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_jtag_uart_sim_scfifo_r " "Found entity 3: q_sys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691230 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_jtag_uart_scfifo_r " "Found entity 4: q_sys_jtag_uart_scfifo_r" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691230 ""} { "Info" "ISGN_ENTITY_NAME" "5 q_sys_jtag_uart " "Found entity 5: q_sys_jtag_uart" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_led_pio " "Found entity 1: q_sys_led_pio" {  } { { "db/ip/q_sys/submodules/q_sys_led_pio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0 " "Found entity 1: q_sys_mm_interconnect_0" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: q_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691795 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router " "Found entity 2: q_sys_mm_interconnect_0_router" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691877 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_001 " "Found entity 2: q_sys_mm_interconnect_0_router_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691911 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_002 " "Found entity 2: q_sys_mm_interconnect_0_router_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691935 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_004 " "Found entity 2: q_sys_mm_interconnect_0_router_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_006_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691959 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_006 " "Found entity 2: q_sys_mm_interconnect_0_router_006" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517691964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_008_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691987 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_008 " "Found entity 2: q_sys_mm_interconnect_0_router_008" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517691987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517691987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1 " "Found entity 1: q_sys_mm_interconnect_1" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_demux " "Found entity 1: q_sys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_demux_004 " "Found entity 1: q_sys_mm_interconnect_1_cmd_demux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_mux " "Found entity 1: q_sys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_mux_001 " "Found entity 1: q_sys_mm_interconnect_1_cmd_mux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692608 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router " "Found entity 2: q_sys_mm_interconnect_1_router" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_004_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_004_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692688 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_004 " "Found entity 2: q_sys_mm_interconnect_1_router_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_005_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692778 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_005 " "Found entity 2: q_sys_mm_interconnect_1_router_005" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_006.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_006.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517692786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_006_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_006_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692826 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_006 " "Found entity 2: q_sys_mm_interconnect_1_router_006" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_demux " "Found entity 1: q_sys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_mux " "Found entity 1: q_sys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_mux_004 " "Found entity 1: q_sys_mm_interconnect_1_rsp_mux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517692967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517692967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_msgdma_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_msgdma_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_msgdma_rx " "Found entity 1: q_sys_msgdma_rx" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_msgdma_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_msgdma_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_msgdma_tx " "Found entity 1: q_sys_msgdma_tx" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_onchip_ram " "Found entity 1: q_sys_onchip_ram" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_remote_update.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_remote_update.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_remote_update " "Found entity 1: q_sys_remote_update" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CSR_RESET_TIMER csr_reset_timer q_sys_remote_update_remote_update_controller.sv(273) " "Verilog HDL Declaration information at q_sys_remote_update_remote_update_controller.sv(273): object \"CSR_RESET_TIMER\" differs only in case from object \"csr_reset_timer\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1763517693176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_remote_update_remote_update_controller " "Found entity 1: q_sys_remote_update_remote_update_controller" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693237 ""} { "Info" "ISGN_ENTITY_NAME" "2 avl_controller_v_series_arria10 " "Found entity 2: avl_controller_v_series_arria10" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693237 ""} { "Info" "ISGN_ENTITY_NAME" "3 avl_controller_cycloneiii_iv " "Found entity 3: avl_controller_cycloneiii_iv" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_sys_clk_timer " "Found entity 1: q_sys_sys_clk_timer" {  } { { "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_sysid " "Found entity 1: q_sys_sysid" {  } { { "db/ip/q_sys/submodules/q_sys_sysid.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_user_dipsw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_user_dipsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_user_dipsw " "Found entity 1: q_sys_user_dipsw" {  } { { "db/ip/q_sys/submodules/q_sys_user_dipsw.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_user_dipsw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "db/ip/q_sys/submodules/read_burst_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "db/ip/q_sys/submodules/read_signal_breakout.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517693521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517693521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v 13 13 " "Found 13 design units, including 13 entities, in source file db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_S_5022eb8d_23b491dc_E " "Found entity 1: ID_S_5022eb8d_23b491dc_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_S_4a300f3f_39278bd3_E " "Found entity 2: ID_S_4a300f3f_39278bd3_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_S_49e5fc40_2eb2fcd_E " "Found entity 3: ID_S_49e5fc40_2eb2fcd_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "4 ID_S_40d79062_5b05bec_E " "Found entity 4: ID_S_40d79062_5b05bec_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "5 ID_S_1b58793a_7890c465_E " "Found entity 5: ID_S_1b58793a_7890c465_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "6 ID_S_13bb3fed_719c024a_E " "Found entity 6: ID_S_13bb3fed_719c024a_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "7 ID_S_5ad7685_4a903964_E " "Found entity 7: ID_S_5ad7685_4a903964_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "8 ID_S_3737a5ef_84b9e8f_E " "Found entity 8: ID_S_3737a5ef_84b9e8f_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "9 sll_ca_hbc_t001 " "Found entity 9: sll_ca_hbc_t001" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "10 sll_ca_hbc_t001_io " "Found entity 10: sll_ca_hbc_t001_io" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "11 sll_ca_hbc_t001_ddio_out " "Found entity 11: sll_ca_hbc_t001_ddio_out" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "12 sll_ca_hbc_t001_syncpll " "Found entity 12: sll_ca_hbc_t001_syncpll" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""} { "Info" "ISGN_ENTITY_NAME" "13 sll_hyperbus_controller_top " "Found entity 13: sll_hyperbus_controller_top" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517694388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/q_sys/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517694398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/userhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/q_sys/submodules/userhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userhw-userhw_arch " "Found design unit 1: userhw-userhw_arch" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694432 ""} { "Info" "ISGN_ENTITY_NAME" "1 userhw " "Found entity 1: userhw" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517694432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "db/ip/q_sys/submodules/write_burst_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517694483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517694558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "db/ip/q_sys/submodules/write_signal_breakout.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517694583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517694583 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_top i2c_master_top.v(86) " "Verilog HDL Parameter Declaration warning at i2c_master_top.v(86): Parameter Declaration in module \"i2c_master_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694881 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(368) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(368): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 368 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694881 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(369) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(369): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 369 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694881 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(370) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(370): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 370 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694881 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(371) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(371): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 371 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694881 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(372) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(372): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 372 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694881 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(373) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(373): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 373 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(374) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(374): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 374 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(375) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(375): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 375 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(376) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(376): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 376 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(377) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(377): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 377 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(378) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(378): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 378 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(379) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(379): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 379 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(380) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(380): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 380 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694882 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(381) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(381): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 381 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694883 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(382) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(382): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 382 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694883 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(383) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(383): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 383 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694883 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(384) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(384): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 384 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694883 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(385) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(385): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 385 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1763517694883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c10lp_rgmii " "Elaborating entity \"c10lp_rgmii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763517700823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "system_resetn c10lp_rgmii.v(88) " "Verilog HDL or VHDL warning at c10lp_rgmii.v(88): object \"system_resetn\" assigned a value but never read" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517700831 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 c10lp_rgmii.v(117) " "Verilog HDL assignment warning at c10lp_rgmii.v(117): truncated value with size 32 to match size of target (21)" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517700833 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 c10lp_rgmii.v(119) " "Verilog HDL assignment warning at c10lp_rgmii.v(119): truncated value with size 32 to match size of target (21)" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517700834 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usb_full c10lp_rgmii.v(37) " "Output port \"usb_full\" at c10lp_rgmii.v(37) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763517700837 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usb_empty c10lp_rgmii.v(38) " "Output port \"usb_empty\" at c10lp_rgmii.v(38) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763517700837 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "arduino_rstn c10lp_rgmii.v(50) " "Output port \"arduino_rstn\" at c10lp_rgmii.v(50) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763517700838 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hbus_cs1n c10lp_rgmii.v(66) " "Output port \"hbus_cs1n\" at c10lp_rgmii.v(66) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763517700838 "|c10lp_rgmii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enet_clk_ddio enet_clk_ddio:enet_clk_ddio_inst " "Elaborating entity \"enet_clk_ddio\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\"" {  } { { "c10lp_rgmii.v" "enet_clk_ddio_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517700910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517701483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517701499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517701506 ""}  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517701506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_knj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_knj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_knj " "Found entity 1: ddio_out_knj" {  } { { "db/ddio_out_knj.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_knj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517701734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517701734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_knj enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_knj:auto_generated " "Elaborating entity \"ddio_out_knj\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_knj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517701755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys q_sys:q_sys_inst " "Elaborating entity \"q_sys\" for hierarchy \"q_sys:q_sys_inst\"" {  } { { "c10lp_rgmii.v" "q_sys_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517701881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu q_sys:q_sys_inst\|q_sys_cpu:cpu " "Elaborating entity \"q_sys_cpu\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\"" {  } { { "db/ip/q_sys/q_sys.v" "cpu" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517702029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu " "Elaborating entity \"q_sys_cpu_cpu\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu.v" "cpu" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517702169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_test_bench q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_test_bench:the_q_sys_cpu_cpu_test_bench " "Elaborating entity \"q_sys_cpu_cpu_test_bench\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_test_bench:the_q_sys_cpu_cpu_test_bench\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_test_bench" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 5995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517702969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ic_data_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data " "Elaborating entity \"q_sys_cpu_cpu_ic_data_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ic_data" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 6997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517703087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517703778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_5jd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517704071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517704071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517704106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ic_tag_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag " "Elaborating entity \"q_sys_cpu_cpu_ic_tag_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ic_tag" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517704348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517704503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ad1 " "Found entity 1: altsyncram_2ad1" {  } { { "db/altsyncram_2ad1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_2ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517704755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517704755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ad1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ad1:auto_generated " "Elaborating entity \"altsyncram_2ad1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517704787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_bht_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht " "Elaborating entity \"q_sys_cpu_cpu_bht_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_bht" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517704992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517705085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_27d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517705353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517705353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517705391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_register_bank_a_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a " "Elaborating entity \"q_sys_cpu_cpu_register_bank_a_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_register_bank_a" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517705602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517705713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_8ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517705977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517705977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517706015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_register_bank_b_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_b_module:q_sys_cpu_cpu_register_bank_b " "Elaborating entity \"q_sys_cpu_cpu_register_bank_b_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_b_module:q_sys_cpu_cpu_register_bank_b\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_register_bank_b" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517706250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_mult_cell q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell " "Elaborating entity \"q_sys_cpu_cpu_mult_cell\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_mult_cell" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517706516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517706883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altera_mult_add_hkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517707136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517707136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517707173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517707782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517707970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517708153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517708276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517708687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517709882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517710005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517710420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517710861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517711001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517711148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517711584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517714732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517715570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517715705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517716026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517716143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517716540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517716920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_tag_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag " "Elaborating entity \"q_sys_cpu_cpu_dc_tag_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_tag" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517734362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517734486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulc1 " "Found entity 1: altsyncram_ulc1" {  } { { "db/altsyncram_ulc1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_ulc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517734761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517734761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulc1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ulc1:auto_generated " "Elaborating entity \"altsyncram_ulc1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ulc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517734801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_data_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data " "Elaborating entity \"q_sys_cpu_cpu_dc_data_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_data" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517735008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517735133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rif1 " "Found entity 1: altsyncram_rif1" {  } { { "db/altsyncram_rif1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_rif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517735405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517735405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rif1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_rif1:auto_generated " "Elaborating entity \"altsyncram_rif1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_rif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517735443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_victim_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim " "Elaborating entity \"q_sys_cpu_cpu_dc_victim_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_victim" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517735672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517735787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_k3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517736075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517736075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517736109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517736327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_debug q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_debug\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_debug" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517736461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517736693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_break q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_break:the_q_sys_cpu_cpu_nios2_oci_break " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_break\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_break:the_q_sys_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_break" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517736805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_xbrk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_xbrk:the_q_sys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_xbrk:the_q_sys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_xbrk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517736954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_dbrk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dbrk:the_q_sys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dbrk:the_q_sys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_dbrk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_itrace q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_dtrace q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_dtrace" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_td_mode q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\|q_sys_cpu_cpu_nios2_oci_td_mode:q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\|q_sys_cpu_cpu_nios2_oci_td_mode:q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_pib q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_pib:the_q_sys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_pib\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_pib:the_q_sys_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_pib" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517737976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_im q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_im:the_q_sys_cpu_cpu_nios2_oci_im " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_im\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_im:the_q_sys_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_im" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517738075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_avalon_reg q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_avalon_reg:the_q_sys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"q_sys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_avalon_reg:the_q_sys_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_avalon_reg" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517738178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_ocimem q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem " "Elaborating entity \"q_sys_cpu_cpu_nios2_ocimem\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_ocimem" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517738289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ociram_sp_ram_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"q_sys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ociram_sp_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517738404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517738516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517738791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517738791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517738827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_wrapper q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_debug_slave_wrapper" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517738988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_tck q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_tck:the_q_sys_cpu_cpu_debug_slave_tck " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_tck\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_tck:the_q_sys_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "the_q_sys_cpu_cpu_debug_slave_tck" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517739035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_sysclk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_sysclk:the_q_sys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_sysclk:the_q_sys_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "the_q_sys_cpu_cpu_debug_slave_sysclk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517739215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "q_sys_cpu_cpu_debug_slave_phy" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517739582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517739656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517739987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517740391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_descriptor_memory q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory " "Elaborating entity \"q_sys_descriptor_memory\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\"" {  } { { "db/ip/q_sys/q_sys.v" "descriptor_memory" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517740566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517740678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517740703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file q_sys_descriptor_memory.hex " "Parameter \"init_file\" = \"q_sys_descriptor_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517740704 ""}  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517740704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6h1 " "Found entity 1: altsyncram_q6h1" {  } { { "db/altsyncram_q6h1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_q6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517740962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517740962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6h1 q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated " "Elaborating entity \"altsyncram_q6h1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517741003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll " "Elaborating entity \"q_sys_enet_pll\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\"" {  } { { "db/ip/q_sys/q_sys.v" "enet_pll" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517742471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_stdsync_sv6 q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"q_sys_enet_pll_stdsync_sv6\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "stdsync2" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517742524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_dffpipe_l2c q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\|q_sys_enet_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"q_sys_enet_pll_dffpipe_l2c\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\|q_sys_enet_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "dffpipe3" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517742566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_altpll_bju2 q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1 " "Elaborating entity \"q_sys_enet_pll_altpll_bju2\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "sd1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517742611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_eth_tse q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse " "Elaborating entity \"q_sys_eth_tse\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\"" {  } { { "db/ip/q_sys/q_sys.v" "eth_tse" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517742668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "i_tse_mac" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517742765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517742876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517743030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "U_REG" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517743188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517743461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517743490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517743691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517743969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517744616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517744733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517745097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517745250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517745280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517745280 ""}  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517745280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dpl1 " "Found entity 1: altsyncram_dpl1" {  } { { "db/altsyncram_dpl1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_dpl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517745536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517745536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dpl1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dpl1:auto_generated " "Elaborating entity \"altsyncram_dpl1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517745566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517746062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517746218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517746374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517746403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517746403 ""}  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517746403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dml1 " "Found entity 1: altsyncram_dml1" {  } { { "db/altsyncram_dml1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_dml1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517746654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517746654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dml1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dml1:auto_generated " "Elaborating entity \"altsyncram_dml1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517746683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517747203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517747335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517747568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517747730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517747881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517748059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517748199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517748251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517748679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517748705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517748706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517748706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517748706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517748706 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517748706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_q2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_q2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_q2e " "Found entity 1: ddio_in_q2e" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517748928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517748928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_q2e q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated " "Elaborating entity \"ddio_in_q2e\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517748958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749219 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517749219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_n2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_n2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_n2e " "Found entity 1: ddio_in_n2e" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517749408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517749408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_n2e q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated " "Elaborating entity \"ddio_in_n2e\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517749740 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517749740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_qnb " "Found entity 1: ddio_out_qnb" {  } { { "db/ddio_out_qnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_qnb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517749946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517749946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_qnb q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_qnb:auto_generated " "Elaborating entity \"ddio_out_qnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_qnb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517749979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517750099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517750201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517750225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517750226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517750226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517750226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517750226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517750226 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517750226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nnb " "Found entity 1: ddio_out_nnb" {  } { { "db/ddio_out_nnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_nnb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517750422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517750422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nnb q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_nnb:auto_generated " "Elaborating entity \"ddio_out_nnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_nnb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517750454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517750628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517750874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517751053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517751195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517751347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517751537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517751697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517751870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_RX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517752065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517752505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517752643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517752839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517753026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_TX" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517753189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517753403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517753597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517753782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517753907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517754087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517754245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517754760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517754913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517755067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1i1 " "Found entity 1: altsyncram_i1i1" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517755384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517755384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1i1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated " "Elaborating entity \"altsyncram_i1i1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517755417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517755631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517756621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517756773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517756872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esh1 " "Found entity 1: altsyncram_esh1" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517757138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517757138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_esh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated " "Elaborating entity \"altsyncram_esh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517757939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517758348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517758429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sh1 " "Found entity 1: altsyncram_0sh1" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517758712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517758712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated " "Elaborating entity \"altsyncram_0sh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517758741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517758970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517759073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517759188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsh1 " "Found entity 1: altsyncram_fsh1" {  } { { "db/altsyncram_fsh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_fsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517759472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517759472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated " "Elaborating entity \"altsyncram_fsh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517759503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517759728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517760628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517760774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517760875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ph1 " "Found entity 1: altsyncram_2ph1" {  } { { "db/altsyncram_2ph1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_2ph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517761140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ph1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_2ph1:auto_generated " "Elaborating entity \"altsyncram_2ph1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_2ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517761172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_WRT" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517761367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517761477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash " "Elaborating entity \"q_sys_ext_epcq_flash\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\"" {  } { { "db/ip/q_sys/q_sys.v" "ext_epcq_flash" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517761805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "asmi2_inst_epcq_ctrl" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517761865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "csr_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517761933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_rd_status q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(157) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(157): object \"write_csr_rd_status\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_isr q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(160) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(160): object \"write_csr_isr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_ier q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(161) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(161): object \"write_csr_ier\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_10 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(164) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(164): object \"write_csr_com_10\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_11 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(165) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(165): object \"write_csr_com_11\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761938 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_12 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(166) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(166): object \"write_csr_com_12\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_14 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(168) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(168): object \"write_csr_misc_14\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_15 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(169) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(169): object \"write_csr_misc_15\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_0 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(177) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(177): object \"write_csr_device_id_data_0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(178) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(178): object \"write_csr_device_id_data_1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761939 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_2 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(179) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(179): object \"write_csr_device_id_data_2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_3 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(180) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(180): object \"write_csr_device_id_data_3\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_4 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(181) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(181): object \"write_csr_device_id_data_4\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_enable q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(183) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(183): object \"read_csr_wr_enable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_disable q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(184) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(184): object \"read_csr_wr_disable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_status q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(185) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(185): object \"read_csr_wr_status\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_erase q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(187) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(187): object \"read_csr_sector_erase\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761940 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_subsector_erase q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(188) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(188): object \"read_csr_subsector_erase\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_isr q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(189) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(189): object \"read_csr_isr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_ier q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(190) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(190): object \"read_csr_ier\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_control q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(191) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(191): object \"read_csr_control\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_10 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(193) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(193): object \"read_csr_com_10\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_11 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(194) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(194): object \"read_csr_com_11\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_12 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(195) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(195): object \"read_csr_com_12\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_13 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(196) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(196): object \"read_csr_misc_13\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_16 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(199) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(199): object \"read_csr_misc_16\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_17 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(200) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(200): object \"read_csr_misc_17\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761941 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_18 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(201) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(201): object \"read_csr_misc_18\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_en q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(202) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(202): object \"read_csr_4bytes_addr_en\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_ex q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(203) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(203): object \"read_csr_4bytes_addr_ex\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_protect q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(204) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(204): object \"read_csr_sector_protect\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_0 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(208) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(208): object \"read_csr_device_id_data_0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(209) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(209): object \"read_csr_device_id_data_1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_2 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(210) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(210): object \"read_csr_device_id_data_2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_3 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(211) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(211): object \"read_csr_device_id_data_3\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_4 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(212) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(212): object \"read_csr_device_id_data_4\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761942 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_14_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(493) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(493): object csr_misc_14_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 493 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761945 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_15_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(494) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(494): object csr_misc_15_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 494 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761945 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_18_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(497) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(497): object csr_misc_18_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 497 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761945 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_rd_device_id_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(506) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(506): object \"csr_rd_device_id_data_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517761946 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_0_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(507) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(507): object csr_device_id_data_0_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 507 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761946 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_1_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(508) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(508): object csr_device_id_data_1_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 508 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761946 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_2_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(509) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(509): object csr_device_id_data_2_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 509 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761947 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_3_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(510) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(510): object csr_device_id_data_3_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 510 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761947 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_4_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(511) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(511): object csr_device_id_data_4_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 511 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517761947 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(432) " "Verilog HDL assignment warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(432): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517761956 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_control_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Verilog HDL Always Construct warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564): inferring latch(es) for variable \"csr_control_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763517761960 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[1\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[1\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761987 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[2\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[2\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761988 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[3\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[3\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761988 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[8\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[8\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761988 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[9\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[9\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761988 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[10\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[10\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761989 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[11\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[11\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761989 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[12\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[12\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761989 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[13\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[13\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761989 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[14\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[14\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761989 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[15\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[15\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761990 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[16\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[16\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761990 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[17\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[17\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761990 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[18\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[18\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761990 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[19\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[19\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761990 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[20\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[20\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761990 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[21\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[21\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[22\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[22\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[23\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[23\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[24\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[24\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[25\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[25\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[26\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[26\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[27\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[27\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[28\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[28\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[29\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[29\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761991 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[30\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[30\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761992 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[31\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[31\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517761992 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_xip_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller " "Elaborating entity \"altera_asmi2_xip_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "xip_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr_combi_reg altera_asmi2_xip_controller.sv(60) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(60): object \"mem_wr_combi_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762088 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_burstcount_cnt_done altera_asmi2_xip_controller.sv(75) " "Verilog HDL warning at altera_asmi2_xip_controller.sv(75): object wr_burstcount_cnt_done used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517762088 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_burst altera_asmi2_xip_controller.sv(506) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(506): object \"is_burst\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762088 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avst_fifo q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst " "Elaborating entity \"avst_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "avst_fifo_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\"" {  } { { "db/ip/q_sys/submodules/avst_fifo.v" "avst_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0 " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "merlin_demultiplexer_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "multiplexer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_cmd_generator q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0 " "Elaborating entity \"altera_asmi2_cmd_generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "asmi2_cmd_generator_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_dummy altera_asmi2_cmd_generator.sv(86) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(86): object \"has_dummy\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762444 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_word_in altera_asmi2_cmd_generator.sv(111) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(111): object \"last_data_word_in\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762445 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "discard_rsp_pck altera_asmi2_cmd_generator.sv(112) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(112): object \"discard_rsp_pck\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762445 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cmd_eop_reg altera_asmi2_cmd_generator.sv(114) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(114): object \"in_cmd_eop_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762445 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_data_in_reg altera_asmi2_cmd_generator.sv(498) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(498): object \"has_data_in_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762445 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_asmi2_cmd_generator.sv(144) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(144): truncated value with size 9 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762446 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_asmi2_cmd_generator.sv(216) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(216): truncated value with size 4 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762448 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(446) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(446): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762453 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(453) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762453 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(460) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762453 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_32_8 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst " "Elaborating entity \"data_adapter_32_8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_32_8_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(615) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(615): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762504 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 altera_asmi2_cmd_generator.sv(619) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(619): object \"state_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762504 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 altera_asmi2_cmd_generator.sv(621) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(621): object \"in_ready_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762504 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire altera_asmi2_cmd_generator.sv(640) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(640): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762505 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 altera_asmi2_cmd_generator.sv(646) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(646): object \"mem_readdata0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762505 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 altera_asmi2_cmd_generator.sv(651) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(651): object \"mem_readdata1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762505 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 altera_asmi2_cmd_generator.sv(656) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(656): object \"mem_readdata2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762506 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(663) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(663): object state_waitrequest used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 663 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517762506 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(664) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(664): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762506 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(667) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(667): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762506 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket altera_asmi2_cmd_generator.sv(671) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(671): object \"out_startofpacket\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762506 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket altera_asmi2_cmd_generator.sv(672) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(672): object \"out_endofpacket\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762506 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty altera_asmi2_cmd_generator.sv(675) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(675): object \"out_empty\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762507 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(678) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(678): object \"out_error\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762507 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_asmi2_cmd_generator.sv(716) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(716): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762508 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(844) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(844): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762513 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(861) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(861): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762513 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_8_32 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst " "Elaborating entity \"data_adapter_8_32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_8_32_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(942) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(942): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 942 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762547 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(987) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(987): object state_waitrequest used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 987 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763517762547 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(988) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(988): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 988 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762547 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(991) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(991): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762548 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(997) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(997): object \"out_error\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 997 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762548 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1141) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1141): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762551 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1164) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1164): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762553 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1190) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1190): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762553 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1213) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1213): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517762554 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0 " "Elaborating entity \"altera_asmi2_qspi_interface\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "asmi2_qspi_interface_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface_asmiblock q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface " "Elaborating entity \"altera_asmi2_qspi_interface_asmiblock\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "dedicated_interface" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762628 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "atom_ports_datain\[0\] altera_asmi2_qspi_interface_asmiblock.sv(29) " "Output port \"atom_ports_datain\[0\]\" at altera_asmi2_qspi_interface_asmiblock.sv(29) has no driver" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1763517762630 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "rst_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0 " "Elaborating entity \"altera_qspi_address_adaption\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "addr_adaption_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_write altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_write\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762766 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_read altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_read\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762766 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_addr altera_qspi_address_adaption.sv(73) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(73): object \"temp_mem_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762766 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_wrdata altera_qspi_address_adaption.sv(74) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(74): object \"temp_mem_wrdata\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762766 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_byteenable altera_qspi_address_adaption.sv(75) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(75): object \"temp_mem_byteenable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762766 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_burstcount altera_qspi_address_adaption.sv(76) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(76): object \"temp_mem_burstcount\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762767 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption_core q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption " "Elaborating entity \"altera_qspi_address_adaption_core\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption\"" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "addr_adaption" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_0_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_0_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762811 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_1_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_1_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_2_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_2_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_3_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_3_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_4_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_4_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sid_combi altera_qspi_address_adaption_core.sv(92) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(92): object \"write_sid_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"read_mem_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"write_mem_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_trigger_pulse altera_qspi_address_adaption_core.sv(114) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(114): object \"reset_trigger_pulse\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763517762813 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_qspi_address_adaption_core.sv(395) " "Verilog HDL Case Statement warning at altera_qspi_address_adaption_core.sv(395): incomplete case statement has no default case item" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763517762817 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart " "Elaborating entity \"q_sys_jtag_uart\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\"" {  } { { "db/ip/q_sys/q_sys.v" "jtag_uart" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart_scfifo_w q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w " "Elaborating entity \"q_sys_jtag_uart_scfifo_w\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "the_q_sys_jtag_uart_scfifo_w" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517762946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "wfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517763953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517763970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517763970 ""}  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517763970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517764235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517764235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517764275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517764461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517764461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517764520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517764663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517764663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517764730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517764943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517764943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517765035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517765281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517765281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517765352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517765548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517765548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517765623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart_scfifo_r q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_r:the_q_sys_jtag_uart_scfifo_r " "Elaborating entity \"q_sys_jtag_uart_scfifo_r\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_r:the_q_sys_jtag_uart_scfifo_r\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "the_q_sys_jtag_uart_scfifo_r" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517765873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "q_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517767273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517767273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517767273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517767273 ""}  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517767273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_led_pio q_sys:q_sys_inst\|q_sys_led_pio:led_pio " "Elaborating entity \"q_sys_led_pio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_led_pio:led_pio\"" {  } { { "db/ip/q_sys/q_sys.v" "led_pio" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge q_sys:q_sys_inst\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"q_sys:q_sys_inst\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "db/ip/q_sys/q_sys.v" "mm_bridge_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_msgdma_rx q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx " "Elaborating entity \"q_sys_msgdma_rx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\"" {  } { { "db/ip/q_sys/q_sys.v" "msgdma_rx" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "dispatcher_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517767905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517768010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517768078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517768149 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763517768153 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517768301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517768332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517768333 ""}  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517768333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2d1 " "Found entity 1: altsyncram_g2d1" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517768615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517768615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2d1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated " "Elaborating entity \"altsyncram_g2d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517768634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_csr_block" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517769123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_response_block" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517769193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "db/ip/q_sys/submodules/response_block.v" "the_response_FIFO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517769555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517769574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 51 " "Parameter \"lpm_width\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517769574 ""}  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517769574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9l01 " "Found entity 1: scfifo_9l01" {  } { { "db/scfifo_9l01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_9l01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517769803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517769803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9l01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated " "Elaborating entity \"scfifo_9l01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517769844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gr01 " "Found entity 1: a_dpfifo_gr01" {  } { { "db/a_dpfifo_gr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517770023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517770023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gr01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo " "Elaborating entity \"a_dpfifo_gr01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\"" {  } { { "db/scfifo_9l01.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_9l01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517770081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdh1 " "Found entity 1: altsyncram_sdh1" {  } { { "db/altsyncram_sdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_sdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517770346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517770346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdh1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|altsyncram_sdh1:FIFOram " "Elaborating entity \"altsyncram_sdh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|altsyncram_sdh1:FIFOram\"" {  } { { "db/a_dpfifo_gr01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517770423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cmpr_es8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517770704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517770704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gr01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517770782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:three_comparison " "Elaborating entity \"cmpr_es8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:three_comparison\"" {  } { { "db/a_dpfifo_gr01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517770917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rnb " "Found entity 1: cntr_rnb" {  } { { "db/cntr_rnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_rnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517771139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517771139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rnb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_rnb:rd_ptr_msb " "Elaborating entity \"cntr_rnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_rnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gr01.tdf" "rd_ptr_msb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517771215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517771418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517771418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_gr01.tdf" "usedw_counter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517771493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517771729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517771729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_gr01.tdf" "wr_ptr" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_gr01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517771803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal " "Elaborating entity \"altera_msgdma_prefetcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "prefetcher_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517771956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_read q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_read:u_prefetcher_read " "Elaborating entity \"altera_msgdma_prefetcher_read\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_read:u_prefetcher_read\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_read" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(231) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(231): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772025 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(233) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(233): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772026 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(252) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(252): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772026 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(254) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(254): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772027 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_msgdma_prefetcher_read.v(275) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(275): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772028 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_read.v(310) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(310): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772029 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_msgdma_prefetcher_read.v(315) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(315): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772029 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_read.v(487) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(487): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772037 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_write_back q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back " "Elaborating entity \"altera_msgdma_prefetcher_write_back\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_write_back" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_msgdma_prefetcher_write_back.v(195) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(195): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772117 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_msgdma_prefetcher_write_back.v(215) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(215): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772117 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(355) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(355): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772118 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(358) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(358): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772118 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(359) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(359): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772119 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(360) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(360): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517772119 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_fifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo " "Elaborating entity \"altera_msgdma_prefetcher_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772161 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_msgdma_prefetcher_fifo.v(124) " "Verilog HDL Case Statement information at altera_msgdma_prefetcher_fifo.v(124): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763517772163 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "the_dp_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517772312 ""}  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517772312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvb1 " "Found entity 1: altsyncram_tvb1" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517772577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517772577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvb1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated " "Elaborating entity \"altsyncram_tvb1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_csr q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_csr:u_prefetcher_csr " "Elaborating entity \"altera_msgdma_prefetcher_csr\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_csr:u_prefetcher_csr\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_csr" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_interrupt q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt " "Elaborating entity \"altera_msgdma_prefetcher_interrupt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_interrupt" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "write_mstr_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517772882 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763517772898 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517773256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517773270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 42 " "Parameter \"lpm_width\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517773270 ""}  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517773270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8211 " "Found entity 1: scfifo_8211" {  } { { "db/scfifo_8211.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_8211.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517773515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517773515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8211 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated " "Elaborating entity \"scfifo_8211\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517773559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rp01 " "Found entity 1: a_dpfifo_rp01" {  } { { "db/a_dpfifo_rp01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517773738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517773738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rp01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo " "Elaborating entity \"a_dpfifo_rp01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\"" {  } { { "db/scfifo_8211.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_8211.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517773801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iah1 " "Found entity 1: altsyncram_iah1" {  } { { "db/altsyncram_iah1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_iah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517774065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517774065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iah1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram " "Elaborating entity \"altsyncram_iah1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram\"" {  } { { "db/a_dpfifo_rp01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517774153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cs8 " "Found entity 1: cmpr_cs8" {  } { { "db/cmpr_cs8.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cmpr_cs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517774415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517774415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cs8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:almost_full_comparer " "Elaborating entity \"cmpr_cs8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rp01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517774503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cs8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:three_comparison " "Elaborating entity \"cmpr_cs8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:three_comparison\"" {  } { { "db/a_dpfifo_rp01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517774611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pnb " "Found entity 1: cntr_pnb" {  } { { "db/cntr_pnb.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_pnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517774824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517774824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pnb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cntr_pnb:rd_ptr_msb " "Elaborating entity \"cntr_pnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cntr_pnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rp01.tdf" "rd_ptr_msb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517774901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_write_burst_control" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775431 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/write_burst_control.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763517775437 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_msgdma_tx q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx " "Elaborating entity \"q_sys_msgdma_tx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\"" {  } { { "db/ip/q_sys/q_sys.v" "msgdma_tx" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "dispatcher_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517775738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "read_mstr_internal" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517777923 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763517777937 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517778001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517778359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517778379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517778380 ""}  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517778380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t311.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t311.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t311 " "Found entity 1: scfifo_t311" {  } { { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517778609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517778609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t311 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated " "Elaborating entity \"scfifo_t311\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517778654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr01 " "Found entity 1: a_dpfifo_hr01" {  } { { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517778830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517778830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr01 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo " "Elaborating entity \"a_dpfifo_hr01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\"" {  } { { "db/scfifo_t311.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517778891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdh1 " "Found entity 1: altsyncram_tdh1" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517779109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517779109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdh1 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram " "Elaborating entity \"altsyncram_tdh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\"" {  } { { "db/a_dpfifo_hr01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517779188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ds8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ds8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ds8 " "Found entity 1: cmpr_ds8" {  } { { "db/cmpr_ds8.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cmpr_ds8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517779413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517779413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ds8 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:almost_full_comparer " "Elaborating entity \"cmpr_ds8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517779490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ds8 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:three_comparison " "Elaborating entity \"cmpr_ds8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:three_comparison\"" {  } { { "db/a_dpfifo_hr01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517779613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7o7 " "Found entity 1: cntr_7o7" {  } { { "db/cntr_7o7.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_7o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517779937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517779937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7o7 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cntr_7o7:usedw_counter " "Elaborating entity \"cntr_7o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cntr_7o7:usedw_counter\"" {  } { { "db/a_dpfifo_hr01.tdf" "usedw_counter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517780013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_read_burst_control" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517780278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_onchip_ram q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram " "Elaborating entity \"q_sys_onchip_ram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\"" {  } { { "db/ip/q_sys/q_sys.v" "onchip_ram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517780325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517780436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517780469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file q_sys_onchip_ram.hex " "Parameter \"init_file\" = \"q_sys_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517780469 ""}  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517780469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9g1 " "Found entity 1: altsyncram_e9g1" {  } { { "db/altsyncram_e9g1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_e9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517780729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9g1 q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_e9g1:auto_generated " "Elaborating entity \"altsyncram_e9g1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_e9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517780768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opencores_i2c q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0 " "Elaborating entity \"opencores_i2c\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\"" {  } { { "db/ip/q_sys/q_sys.v" "opencores_i2c_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517782345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/q_sys/submodules/opencores_i2c.v" "i2c_master_top_inst" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/opencores_i2c.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517782425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master_top.v(202) " "Verilog HDL assignment warning at i2c_master_top.v(202): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517782427 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "byte_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517782503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517782573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master_bit_ctrl.v(229) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(229): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517782576 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(260) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(260): truncated value with size 16 to match size of target (14)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517782576 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(261) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(261): truncated value with size 32 to match size of target (14)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763517782577 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(413) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(413): ignoring full_case attribute on case statement with explicit default case item" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 413 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1763517782579 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(413) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(413): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 413 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763517782579 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(409) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(409): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 409 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1763517782580 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_remote_update q_sys:q_sys_inst\|q_sys_remote_update:remote_update " "Elaborating entity \"q_sys_remote_update\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\"" {  } { { "db/ip/q_sys/q_sys.v" "remote_update" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517782752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_remote_update_core q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core " "Elaborating entity \"altera_remote_update_core\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "remote_update_core" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517782803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Elaborating entity \"lpm_counter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "cntr5" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517783697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517783725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517783725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517783725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517783725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517783725 ""}  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517783725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iaj " "Found entity 1: cntr_iaj" {  } { { "db/cntr_iaj.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_iaj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517784012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517784012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_iaj q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\|cntr_iaj:auto_generated " "Elaborating entity \"cntr_iaj\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\|cntr_iaj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517784043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Elaborating entity \"lpm_counter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "cntr6" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517784357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517784380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517784381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517784381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517784381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517784381 ""}  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517784381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_haj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_haj " "Found entity 1: cntr_haj" {  } { { "db/cntr_haj.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/cntr_haj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517784676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517784676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_haj q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\|cntr_haj:auto_generated " "Elaborating entity \"cntr_haj\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\|cntr_haj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517784703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_remote_update_remote_update_controller q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller " "Elaborating entity \"q_sys_remote_update_remote_update_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "remote_update_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517784906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avl_controller_cycloneiii_iv q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\|avl_controller_cycloneiii_iv:cycloneiii_iv_ctrl " "Elaborating entity \"avl_controller_cycloneiii_iv\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\|avl_controller_cycloneiii_iv:cycloneiii_iv_ctrl\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "cycloneiii_iv_ctrl" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517784979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_hyperbus_controller_top q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0 " "Elaborating entity \"sll_hyperbus_controller_top\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\"" {  } { { "db/ip/q_sys/q_sys.v" "sll_hyperbus_controller_top_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517785088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_io q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO " "Elaborating entity \"sll_ca_hbc_t001_io\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_IO" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517785363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_syncpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL " "Elaborating entity \"sll_ca_hbc_t001_syncpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "pll_.U_SLL_HBC_T001_PLL" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517785484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "altpll_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517785996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/syncpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/syncpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncpll_altpll " "Found entity 1: syncpll_altpll" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517786340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517786340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncpll_altpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated " "Elaborating entity \"syncpll_altpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517786385 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1666.66666666667  1666  " "Time value \"1666.66666666667 \" truncated to \"1666 \"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517786392 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "3333.33333333333  3333  " "Time value \"3333.33333333333 \" truncated to \"3333 \"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517786393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_DQ" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517786572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517786708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_62l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_62l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_62l " "Found entity 1: ddio_out_62l" {  } { { "db/ddio_out_62l.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_62l.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517786957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517786957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_62l q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\|ddio_out_62l:auto_generated " "Elaborating entity \"ddio_out_62l\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\|ddio_out_62l:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517787001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_RWDS" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517787184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517787312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_v1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_v1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_v1l " "Found entity 1: ddio_out_v1l" {  } { { "db/ddio_out_v1l.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_v1l.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517787538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517787538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_v1l q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\|ddio_out_v1l:auto_generated " "Elaborating entity \"ddio_out_v1l\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\|ddio_out_v1l:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517787584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0 " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_CLK0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517787737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517787865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_bqk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_bqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_bqk " "Found entity 1: ddio_out_bqk" {  } { { "db/ddio_out_bqk.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_bqk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517788097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517788097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_bqk q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_bqk:auto_generated " "Elaborating entity \"ddio_out_bqk\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_bqk:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517788140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_CLK0n" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517788321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517788403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_mqk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_mqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_mqk " "Found entity 1: ddio_out_mqk" {  } { { "db/ddio_out_mqk.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_out_mqk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517788632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517788632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_mqk q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\|ddio_out_mqk:auto_generated " "Elaborating entity \"ddio_out_mqk\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\|ddio_out_mqk:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517788679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC " "Elaborating entity \"sll_ca_hbc_t001\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_HBC" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517789670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5022eb8d_23b491dc_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_5022eb8d_23b491dc_E:ID_S_19bb2790_485a74a7_E " "Elaborating entity \"ID_S_5022eb8d_23b491dc_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_5022eb8d_23b491dc_E:ID_S_19bb2790_485a74a7_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_19bb2790_485a74a7_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517789782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_40d79062_5b05bec_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E " "Elaborating entity \"ID_S_40d79062_5b05bec_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30981c79_49c7799c_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517789887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5ad7685_4a903964_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_5ad7685_4a903964_E:ID_S_30999148_68db8198_E " "Elaborating entity \"ID_S_5ad7685_4a903964_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_5ad7685_4a903964_E:ID_S_30999148_68db8198_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30999148_68db8198_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517789997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30a0d7d7_4d5dde42_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517790156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okk1 " "Found entity 1: altsyncram_okk1" {  } { { "db/altsyncram_okk1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_okk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517790451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517790451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okk1 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\|altsyncram_okk1:auto_generated " "Elaborating entity \"altsyncram_okk1\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\|altsyncram_okk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517790495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_3737a5ef_84b9e8f_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_188b96de_42e07c61_E " "Elaborating entity \"ID_S_3737a5ef_84b9e8f_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_188b96de_42e07c61_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_188b96de_42e07c61_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517790710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_13bb3fed_719c024a_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_13bb3fed_719c024a_E:ID_S_2a827d2_3b32e4e1_E " "Elaborating entity \"ID_S_13bb3fed_719c024a_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_13bb3fed_719c024a_E:ID_S_2a827d2_3b32e4e1_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_2a827d2_3b32e4e1_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517790815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_1b58793a_7890c465_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E " "Elaborating entity \"ID_S_1b58793a_7890c465_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_64e31859_6660ca3d_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517790938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_3737a5ef_84b9e8f_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_6961e689_3db461_E " "Elaborating entity \"ID_S_3737a5ef_84b9e8f_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_6961e689_3db461_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_6961e689_3db461_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517791049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5ad7685_4a903964_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_5ad7685_4a903964_E:ID_S_44ce66ed_3f2dbafc_E " "Elaborating entity \"ID_S_5ad7685_4a903964_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_5ad7685_4a903964_E:ID_S_44ce66ed_3f2dbafc_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_44ce66ed_3f2dbafc_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517791161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_44d5ad7c_1aabe526_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517791297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkk1 " "Found entity 1: altsyncram_vkk1" {  } { { "db/altsyncram_vkk1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_vkk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517791571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517791571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkk1 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\|altsyncram_vkk1:auto_generated " "Elaborating entity \"altsyncram_vkk1\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\|altsyncram_vkk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517791614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_4a300f3f_39278bd3_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E " "Elaborating entity \"ID_S_4a300f3f_39278bd3_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_1595f496_71604ea4_E" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517791839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_sys_clk_timer q_sys:q_sys_inst\|q_sys_sys_clk_timer:sys_clk_timer " "Elaborating entity \"q_sys_sys_clk_timer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/q_sys/q_sys.v" "sys_clk_timer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517791936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_sysid q_sys:q_sys_inst\|q_sys_sysid:sysid " "Elaborating entity \"q_sys_sysid\" for hierarchy \"q_sys:q_sys_inst\|q_sys_sysid:sysid\"" {  } { { "db/ip/q_sys/q_sys.v" "sysid" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517792028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_user_dipsw q_sys:q_sys_inst\|q_sys_user_dipsw:user_dipsw " "Elaborating entity \"q_sys_user_dipsw\" for hierarchy \"q_sys:q_sys_inst\|q_sys_user_dipsw:user_dipsw\"" {  } { { "db/ip/q_sys/q_sys.v" "user_dipsw" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517792093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userhw q_sys:q_sys_inst\|userhw:userhw_0 " "Elaborating entity \"userhw\" for hierarchy \"q_sys:q_sys_inst\|userhw:userhw_0\"" {  } { { "db/ip/q_sys/q_sys.v" "userhw_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517792194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 q_sys:q_sys_inst\|userhw:userhw_0\|reg32:con " "Elaborating entity \"reg32\" for hierarchy \"q_sys:q_sys_inst\|userhw:userhw_0\|reg32:con\"" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "con" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517792243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"q_sys_mm_interconnect_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/q_sys/q_sys.v" "mm_interconnect_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517792278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517792940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517792991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_tx_mm_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_tx_mm_read_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_tx_mm_read_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_rx_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:msgdma_rx_mm_write_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_rx_mm_write_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:remote_update_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:remote_update_avl_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "remote_update_avl_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_epcq_flash_avl_mem_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sll_hyperbus_controller_top_0_iavs0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sll_hyperbus_controller_top_0_iavs0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "sll_hyperbus_controller_top_0_iavs0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_tx_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_tx_mm_read_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_tx_mm_read_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_rx_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:msgdma_rx_mm_write_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "msgdma_rx_mm_write_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_csr_agent_rdata_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_agent_rdata_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_epcq_flash_avl_mem_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_agent_rdata_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517793966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sll_hyperbus_controller_top_0_iavs0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sll_hyperbus_controller_top_0_iavs0_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "sll_hyperbus_controller_top_0_iavs0_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router " "Elaborating entity \"q_sys_mm_interconnect_0_router\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router\|q_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router:router\|q_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"q_sys_mm_interconnect_0_router_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_001_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001\|q_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_001:router_001\|q_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"q_sys_mm_interconnect_0_router_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_002_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002\|q_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_002:router_002\|q_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"q_sys_mm_interconnect_0_router_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_004_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004\|q_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_004:router_004\|q_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517794986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_006 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"q_sys_mm_interconnect_0_router_006\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_006" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_006_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006\|q_sys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_006:router_006\|q_sys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_008 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"q_sys_mm_interconnect_0_router_008\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "router_008" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_router_008_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008\|q_sys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_router_008:router_008\|q_sys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_csr_burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517795924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "ext_epcq_flash_avl_mem_burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517796200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_epcq_flash_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517796238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517796486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517796540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_demux_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_demux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_mux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_cmd_mux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"q_sys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux_003 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_demux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517797970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_mux_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_rsp_mux_002 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"q_sys_mm_interconnect_0_rsp_mux_002\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "crosser" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_avalon_st_adapter q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"q_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 4277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|q_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517798987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"q_sys_mm_interconnect_1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/q_sys/q_sys.v" "mm_interconnect_1" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517799424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_read_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_read_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:msgdma_rx_descriptor_write_master_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_write_master_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "mm_bridge_0_m0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:descriptor_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:descriptor_memory_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "descriptor_memory_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:opencores_i2c_0_avalon_slave_0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "opencores_i2c_0_avalon_slave_0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:userhw_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:userhw_0_avalon_slave_0_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "userhw_0_avalon_slave_0_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:eth_tse_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:eth_tse_control_port_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "eth_tse_control_port_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_rx_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_rx_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_tx_prefetcher_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:msgdma_tx_prefetcher_csr_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_tx_prefetcher_csr_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "sys_clk_timer_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_read_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_read_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_read_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_tx_descriptor_read_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_rx_descriptor_write_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_rx_descriptor_write_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:msgdma_tx_descriptor_write_master_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "msgdma_tx_descriptor_write_master_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "mm_bridge_0_m0_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "descriptor_memory_s1_agent" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:descriptor_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517800997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "descriptor_memory_s1_agent_rsp_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517801050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router " "Elaborating entity \"q_sys_mm_interconnect_1_router\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517801455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router\|q_sys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router:router\|q_sys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517801532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"q_sys_mm_interconnect_1_router_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517801791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_004_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004\|q_sys_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_004_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_004:router_004\|q_sys_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517801881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_005 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"q_sys_mm_interconnect_1_router_005\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router_005" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517801937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_005_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005\|q_sys_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_005_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_005:router_005\|q_sys_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517802007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_006 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006 " "Elaborating entity \"q_sys_mm_interconnect_1_router_006\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "router_006" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517802063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_router_006_default_decode q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006\|q_sys_mm_interconnect_1_router_006_default_decode:the_default_decode " "Elaborating entity \"q_sys_mm_interconnect_1_router_006_default_decode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_router_006:router_006\|q_sys_mm_interconnect_1_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "the_default_decode" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517802123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "mm_bridge_0_m0_limiter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517803019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517803075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_demux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_demux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_demux_004:cmd_demux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_demux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 4987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517803236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517803327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517803405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_cmd_mux_001 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"q_sys_mm_interconnect_1_cmd_mux_001\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "cmd_mux_001" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517803473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_rsp_demux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"q_sys_mm_interconnect_1_rsp_demux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "rsp_demux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517803943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_rsp_mux q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"q_sys_mm_interconnect_1_rsp_mux\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "rsp_mux" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517804398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_mm_interconnect_1_rsp_mux_004 q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"q_sys_mm_interconnect_1_rsp_mux_004\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "rsp_mux_004" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 5674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517804573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" "arb" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517804713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_mm_interconnect_1:mm_interconnect_1\|q_sys_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517804739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_irq_mapper q_sys:q_sys_inst\|q_sys_irq_mapper:irq_mapper " "Elaborating entity \"q_sys_irq_mapper\" for hierarchy \"q_sys:q_sys_inst\|q_sys_irq_mapper:irq_mapper\"" {  } { { "db/ip/q_sys/q_sys.v" "irq_mapper" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517805670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_avalon_st_adapter q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"q_sys_avalon_st_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/q_sys/q_sys.v" "avalon_st_adapter" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517805719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_avalon_st_adapter_timing_adapter_0 q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"q_sys_avalon_st_adapter_timing_adapter_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517805763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_avalon_st_adapter_timing_adapter_0_fifo q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"q_sys_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" "q_sys_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517805819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller q_sys:q_sys_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"q_sys:q_sys_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/q_sys/q_sys.v" "rst_controller" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517805879 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 4 5 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 4. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "altpll_component" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2381 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1763517812637 "|c10lp_rgmii|q_sys:q_sys_inst|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0|sll_ca_hbc_t001_io:U_IO|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL|altpll:altpll_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_q_sys_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_q_sys_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1763517813210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_cpu:cpu|q_sys_cpu_cpu:cpu|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1763517816563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.11.19.00:03:45 Progress: Loading slda9471cee/alt_sld_fab_wrapper_hw.tcl " "2025.11.19.00:03:45 Progress: Loading slda9471cee/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517825346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517830943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517831429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517838122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517838308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517838508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517838757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517838804 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517838806 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1763517839656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda9471cee/alt_sld_fab.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517840302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517840302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517840574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517840574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517840707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517840707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517840894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517840894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517841132 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517841132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517841132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/slda9471cee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517841347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517841347 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1191 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1223 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1255 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1287 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1319 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1351 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1383 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tdh1.tdf" 1415 2 0 } } { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_hr01.tdf" 46 2 0 } } { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_t311.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 572 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_t311:auto_generated|a_dpfifo_hr01:dpfifo|altsyncram_tdh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 2083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_iah1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_iah1.tdf" 1095 2 0 } } { "db/a_dpfifo_rp01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/a_dpfifo_rp01.tdf" 46 2 0 } } { "db/scfifo_8211.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/scfifo_8211.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 588 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 198 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_8211:auto_generated|a_dpfifo_rp01:dpfifo|altsyncram_iah1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 2083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2978 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[2\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[3\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_0sh1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[4\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[5\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[6\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[7\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[8\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[9\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[10\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[11\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[12\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[15\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[16\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[17\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[18\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[19\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[20\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[22\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_esh1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_esh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[34\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[35\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[36\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[37\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_i1i1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 399 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847770 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_eth_tse:eth_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_i1i1:auto_generated|ram_block1a37"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763517847770 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763517847770 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 3643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517847971 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a103"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763517847971 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763517847971 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk_to_the_tse_mac " "Found clock multiplexer tx_clk_to_the_tse_mac" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1763517849585 "|c10lp_rgmii|tx_clk_to_the_tse_mac"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk_to_the_tse_mac~0 " "Found clock multiplexer tx_clk_to_the_tse_mac~0" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1763517849585 "|c10lp_rgmii|tx_clk_to_the_tse_mac~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1763517849585 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[8\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[8\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[7\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[7\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[6\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[6\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[5\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[5\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[4\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[4\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[3\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[3\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[2\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[2\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[1\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[1\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[0\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[0\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[9\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[9\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[10\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[10\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[11\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[11\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[12\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[12\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[13\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[13\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[14\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[14\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[15\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[15\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[16\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[16\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[17\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[17\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[18\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[18\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[19\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[19\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[20\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[20\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[21\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[21\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[22\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[22\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[23\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[23\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[24\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[24\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[25\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[25\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[26\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[26\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[27\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[27\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[28\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[28\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[29\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[29\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[30\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[30\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[31\] " "Converted tri-state buffer \"q_sys:q_sys_inst\|userhw:userhw_0\|readdata\[31\]\" feeding internal logic into a wire" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 79 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1763517851490 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1763517851490 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517852045 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 150 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517852045 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517852045 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_tvb1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } } { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517852045 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_tvb1:auto_generated|ram_block1a14"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763517852045 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763517852045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517865438 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885673 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885673 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885673 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885673 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763517885673 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763517885673 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885765 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885765 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 570 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885765 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885765 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885765 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\] " "Synthesized away node \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_g2d1.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } } { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v" 318 0 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } } { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 528 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517885765 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_g2d1:auto_generated|ram_block1a56"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1763517885765 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1763517885765 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 42 " "Parameter WIDTH_A set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 42 " "Parameter WIDTH_B set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1763517887800 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1763517887800 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763517887800 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|Add7\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "Add7" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8225 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517887817 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517887817 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517887817 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517887817 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763517887817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517887970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_avalon_st_adapter:avalon_st_adapter\|q_sys_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|q_sys_avalon_st_adapter_timing_adapter_0_fifo:q_sys_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 42 " "Parameter \"WIDTH_A\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 42 " "Parameter \"WIDTH_B\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517887970 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517887970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsg1 " "Found entity 1: altsyncram_bsg1" {  } { { "db/altsyncram_bsg1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_bsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517888229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517888229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517888441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888441 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517888441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsg1 " "Found entity 1: altsyncram_lsg1" {  } { { "db/altsyncram_lsg1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_lsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517888712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517888712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517888914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_epcq_flash_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517888914 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517888914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sg1 " "Found entity 1: altsyncram_9sg1" {  } { { "db/altsyncram_9sg1.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/altsyncram_9sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517889169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517889169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8225 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517889915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517889916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517889916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517889916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517889916 ""}  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8225 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517889916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jvi " "Found entity 1: add_sub_jvi" {  } { { "db/add_sub_jvi.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/add_sub_jvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517890186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517890186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517891004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891004 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517891004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dp01 " "Found entity 1: mult_dp01" {  } { { "db/mult_dp01.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/mult_dp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517891270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517891270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763517891599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517891599 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763517891599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/mult_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763517891845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517891845 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1763517898455 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1763517898455 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10min_trial_edition (AE7C_0014) " "\"SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10min_trial_edition (AE7C_0014)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1763517898455 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1763517898455 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1763517898714 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1763517898714 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "sll_hyperbus_controller_top " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature sll_hyperbus_controller_top" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "This IP will be held in reset when the hardware evaluation time expires. " "This IP will be held in reset when the hardware evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1763517898714 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1763517898714 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1763517898714 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1763517898714 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1763517898714 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "10 minutes " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 10 minutes after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1763517898715 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763517898798 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 130 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 130 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1763517899281 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI_HDR" "" "WYSIWYG ASMI primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\] " "WYSIWYG SPI primitive \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|atom_ports_datain\[1\]\" converted to equivalent logic" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 456 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 239 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 148 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 429 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } }  } 0 17011 "WYSIWYG SPI primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1763517899477 ""}  } {  } 0 17010 "WYSIWYG ASMI primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1763517899477 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[0\] " "bidirectional pin \"pmod_d\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[1\] " "bidirectional pin \"pmod_d\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[2\] " "bidirectional pin \"pmod_d\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[3\] " "bidirectional pin \"pmod_d\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[4\] " "bidirectional pin \"pmod_d\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[5\] " "bidirectional pin \"pmod_d\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[6\] " "bidirectional pin \"pmod_d\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pmod_d\[7\] " "bidirectional pin \"pmod_d\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[0\] " "bidirectional pin \"usb_data\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[1\] " "bidirectional pin \"usb_data\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[2\] " "bidirectional pin \"usb_data\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[3\] " "bidirectional pin \"usb_data\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[4\] " "bidirectional pin \"usb_data\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[5\] " "bidirectional pin \"usb_data\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[6\] " "bidirectional pin \"usb_data\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_data\[7\] " "bidirectional pin \"usb_data\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_addr\[0\] " "bidirectional pin \"usb_addr\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_addr\[1\] " "bidirectional pin \"usb_addr\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_scl " "bidirectional pin \"usb_scl\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "usb_sda " "bidirectional pin \"usb_sda\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[0\] " "bidirectional pin \"gpio\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "bidirectional pin \"gpio\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "bidirectional pin \"gpio\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "bidirectional pin \"gpio\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "bidirectional pin \"gpio\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "bidirectional pin \"gpio\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[6\] " "bidirectional pin \"gpio\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "bidirectional pin \"gpio\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[8\] " "bidirectional pin \"gpio\[8\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "bidirectional pin \"gpio\[9\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[10\] " "bidirectional pin \"gpio\[10\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "bidirectional pin \"gpio\[11\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "bidirectional pin \"gpio\[12\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "bidirectional pin \"gpio\[13\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[14\] " "bidirectional pin \"gpio\[14\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[15\] " "bidirectional pin \"gpio\[15\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[16\] " "bidirectional pin \"gpio\[16\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[17\] " "bidirectional pin \"gpio\[17\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[18\] " "bidirectional pin \"gpio\[18\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[19\] " "bidirectional pin \"gpio\[19\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[20\] " "bidirectional pin \"gpio\[20\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[21\] " "bidirectional pin \"gpio\[21\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[22\] " "bidirectional pin \"gpio\[22\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[23\] " "bidirectional pin \"gpio\[23\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[24\] " "bidirectional pin \"gpio\[24\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[25\] " "bidirectional pin \"gpio\[25\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[26\] " "bidirectional pin \"gpio\[26\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[27\] " "bidirectional pin \"gpio\[27\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[28\] " "bidirectional pin \"gpio\[28\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[29\] " "bidirectional pin \"gpio\[29\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[30\] " "bidirectional pin \"gpio\[30\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[31\] " "bidirectional pin \"gpio\[31\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[32\] " "bidirectional pin \"gpio\[32\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[33\] " "bidirectional pin \"gpio\[33\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[34\] " "bidirectional pin \"gpio\[34\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[35\] " "bidirectional pin \"gpio\[35\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[0\] " "bidirectional pin \"arduino_io\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[1\] " "bidirectional pin \"arduino_io\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[2\] " "bidirectional pin \"arduino_io\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[3\] " "bidirectional pin \"arduino_io\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[4\] " "bidirectional pin \"arduino_io\[4\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[5\] " "bidirectional pin \"arduino_io\[5\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[6\] " "bidirectional pin \"arduino_io\[6\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[7\] " "bidirectional pin \"arduino_io\[7\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[8\] " "bidirectional pin \"arduino_io\[8\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[9\] " "bidirectional pin \"arduino_io\[9\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[10\] " "bidirectional pin \"arduino_io\[10\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[11\] " "bidirectional pin \"arduino_io\[11\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[12\] " "bidirectional pin \"arduino_io\[12\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[13\] " "bidirectional pin \"arduino_io\[13\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_sda " "bidirectional pin \"arduino_sda\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_scl " "bidirectional pin \"arduino_scl\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[0\] " "bidirectional pin \"c10_m10_io\[0\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[1\] " "bidirectional pin \"c10_m10_io\[1\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[2\] " "bidirectional pin \"c10_m10_io\[2\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "c10_m10_io\[3\] " "bidirectional pin \"c10_m10_io\[3\]\" has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763517899734 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1763517899734 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/q_sys/submodules/q_sys_led_pio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_led_pio.v" 58 -1 0 } } { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 87 -1 0 } } { "db/ip/q_sys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "db/ip/q_sys/submodules/altera_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1938 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 246 -1 0 } } { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 85 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 352 -1 0 } } { "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 66 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 167 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 87 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 80 -1 0 } } { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 106 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" 278 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 852 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 881 -1 0 } } { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 398 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 83 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 181 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1160 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7639 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 94 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 273 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 255 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 177 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 178 -1 0 } } { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1130 -1 0 } } { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 139 -1 0 } } { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v" 203 -1 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 149 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 245 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 183 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 270 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2618 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 5913 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7648 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" 65 -1 0 } } { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v" 228 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 155 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 127 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 193 -1 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 845 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 446 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 193 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 5835 -1 0 } } { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 4046 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 926 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 807 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 568 -1 0 } } { "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" 167 -1 0 } } { "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" 176 -1 0 } } { "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 378 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v" 119 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 2215 -1 0 } } { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v" 231 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 2178 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 3222 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 1756 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 899 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v" 1220 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 380 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 317 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 276 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 187 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 395 -1 0 } } { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 2386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1763517900121 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1763517900124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "usb_full GND " "Pin \"usb_full\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763517920180 "|c10lp_rgmii|usb_full"} { "Warning" "WMLS_MLS_STUCK_PIN" "usb_empty GND " "Pin \"usb_empty\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763517920180 "|c10lp_rgmii|usb_empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "arduino_rstn GND " "Pin \"arduino_rstn\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763517920180 "|c10lp_rgmii|arduino_rstn"} { "Warning" "WMLS_MLS_STUCK_PIN" "hbus_cs1n GND " "Pin \"hbus_cs1n\" is stuck at GND" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763517920180 "|c10lp_rgmii|hbus_cs1n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763517920180 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E\|ck_en " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E\|ck_en\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 72 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517950109 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "7 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|dq_out_en_270_r " "Inserted 7 logic cells for Maximum Fan-Out assignment on \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|dq_out_en_270_r\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1748 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1763517950109 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1763517950109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "674 " "674 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763517950613 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk " "Logic cell \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "rds_clk" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1637 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1763517950896 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1763517950896 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517952850 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1763517958849 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   c10_clk50m " "  20.000   c10_clk50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666      clkout0 " "   6.666      clkout0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_clk_125m " "   8.000 enet_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_rx_clk_2m5 " " 400.000 enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_rx_clk_25m " "  40.000 enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_rx_clk_125m " "   8.000 enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_tx_clk_2m5 " " 400.000 enet_tx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_tx_clk_25m " "  40.000 enet_tx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_tx_clk_125m " "   8.000 enet_tx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 hbus_clk_50m " "  20.000 hbus_clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666     rds_clk0 " "   6.666     rds_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 virt_enet_rx_clk_2m5 " " 400.000 virt_enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 virt_enet_rx_clk_25m " "  40.000 virt_enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 virt_enet_rx_clk_125m " "   8.000 virt_enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 virt_rwds_clk " "   6.666 virt_rwds_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763517958853 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517958853 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517960680 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1763517961370 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:09 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:09" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517961428 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1763517962378 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517963555 ""}
{ "Warning" "WCSYN_PHYSICAL_SYNTHESIS_SKIPPED_DUE_TO_TIMING_NETLIST" "" "Physical synthesis is skipping optimizations because it could not initialize the timing netlist" {  } {  } 0 128011 "Physical synthesis is skipping optimizations because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1763517964005 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517964006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.map.smsg " "Generated suppressed messages file C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763517980914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763518006867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763518006867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_clk_adj " "No output dependent on input pin \"c10_clk_adj\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|c10_clk_adj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enet_int " "No output dependent on input pin \"enet_int\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|enet_int"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_reset_n " "No output dependent on input pin \"usb_reset_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|usb_reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_usb_clk " "No output dependent on input pin \"c10_usb_clk\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|c10_usb_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_wr_n " "No output dependent on input pin \"usb_wr_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|usb_wr_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_rd_n " "No output dependent on input pin \"usb_rd_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|usb_rd_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "usb_oe_n " "No output dependent on input pin \"usb_oe_n\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|usb_oe_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hbus_rston " "No output dependent on input pin \"hbus_rston\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|hbus_rston"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hbus_intn " "No output dependent on input pin \"hbus_intn\"" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763518010368 "|c10lp_rgmii|hbus_intn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763518010368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19746 " "Implemented 19746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763518010370 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763518010370 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Implemented 88 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1763518010370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18550 " "Implemented 18550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763518010370 ""} { "Info" "ICUT_CUT_TM_RAMS" "1026 " "Implemented 1026 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1763518010370 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763518010370 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1763518010370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763518010370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 831 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 831 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5405 " "Peak virtual memory: 5405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763518010989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 23:06:50 2025 " "Processing ended: Tue Nov 18 23:06:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763518010989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:55 " "Elapsed time: 00:09:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763518010989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:24 " "Total CPU time (on all processors): 00:09:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763518010989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763518010989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1763518015708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763518015722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 23:06:53 2025 " "Processing started: Tue Nov 18 23:06:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763518015722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763518015722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGAEncrypt -c FPGAEncrypt " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGAEncrypt -c FPGAEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763518015722 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1763518017898 ""}
{ "Info" "0" "" "Project  = FPGAEncrypt" {  } {  } 0 0 "Project  = FPGAEncrypt" 0 0 "Fitter" 0 0 1763518017900 ""}
{ "Info" "0" "" "Revision = FPGAEncrypt" {  } {  } 0 0 "Revision = FPGAEncrypt" 0 0 "Fitter" 0 0 1763518017900 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1763518018795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763518018838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763518018838 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAEncrypt 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"FPGAEncrypt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763518019105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763518019193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763518019194 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019558 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 90 1667 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 90 degrees (1667 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019558 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] 3 1 180 3333 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 180 degrees (3333 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019558 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019558 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763518019558 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7 Cyclone 10 LP PLL " "Implemented PLL \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019563 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019563 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019563 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] 1 1 90 2000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2000 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019563 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] 1 5 90 10000 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 90 degrees (10000 ps) for q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1763518019563 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1763518019563 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1763518020364 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763518020376 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763518022542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763518022542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763518022542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763518022542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763518022542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763518022542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763518022542 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763518022542 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763518022610 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763518022610 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763518022610 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763518022610 ""}
{ "Warning" "WFIOMGR_RUBLOCK_IS_ACTIVE_SERIAL_BUT_UPDATE_MODE_IS_NOT_REMOTE" "" "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v" 746 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169143 "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" 0 0 "Fitter" 0 -1 1763518022610 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763518022628 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1763518024248 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_SIGNAL_ASGN_NOT_SUPPORTED_FOR_DEVICE" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk Regional Clock " "Ignored Regional Clock setting for node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk -- setting is not supported by target device" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1637 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176320 "Ignored %2!s! setting for node %1!s! -- setting is not supported by target device" 0 0 "Fitter" 0 -1 1763518025845 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sll_ca_hbc_t001_io " "Entity sll_ca_hbc_t001_io" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518028845 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1763518028845 ""}
{ "Info" "ISTA_SDC_FOUND" "c10lp_rgmii.sdc " "Reading SDC File: 'c10lp_rgmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763518029862 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1763518029865 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518029923 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1763518029923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_125 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_125 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_25 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_25 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_2p5 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_2p5 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 173 enet_rx_clk clock " "Ignored filter at c10lp_rgmii.sdc(173): enet_rx_clk could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029932 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\] " "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029932 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029932 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1763518029933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 183 qspi_io\[*\] port " "Ignored filter at c10lp_rgmii.sdc(183): qspi_io\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029933 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 184 qspi_clk port " "Ignored filter at c10lp_rgmii.sdc(184): qspi_clk could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029934 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 185 qspi_csn port " "Ignored filter at c10lp_rgmii.sdc(185): qspi_csn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029935 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay c10lp_rgmii.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at c10lp_rgmii.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\] " "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029935 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 189 fpga_resetn port " "Ignored filter at c10lp_rgmii.sdc(189): fpga_resetn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 189 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(189): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_resetn\}\]  " "set_false_path -from \[get_ports \{fpga_resetn\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029936 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 190 user_dipsw\[*\] port " "Ignored filter at c10lp_rgmii.sdc(190): user_dipsw\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 190 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(190): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\]  " "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029937 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 195 enet_gtx_clk_ddio* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(195): enet_gtx_clk_ddio* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 195 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(195): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\} " "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029942 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 201 sld_signaltap:auto_signaltap_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(201): sld_signaltap:auto_signaltap_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 201 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(201): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\} " "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029955 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 202 Argument <from> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(202): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to * " "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to *" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029956 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 207 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] clock " "Ignored filter at c10lp_rgmii.sdc(207): q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1763518029958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 207 Argument <to> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(207): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] " "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518029958 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1763518029958 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763518029978 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763518030035 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763518031076 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763518031168 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1763518031307 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Fitter" 0 -1 1763518031309 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763518031310 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763518031310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1763518031310 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763518031337 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1763518031337 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518031757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518031757 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763518031757 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck fall min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763518031816 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck rise min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763518031816 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck fall min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763518031816 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck rise min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1763518031816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763518031941 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Fitter" 0 -1 1763518031994 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1763518032276 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 25 clocks " "Found 25 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667 altera_reserved_tck " "  41.667 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   c10_clk50m " "  20.000   c10_clk50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666      clkout0 " "   6.666      clkout0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_clk_125m " "   8.000 enet_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_rx_clk_2m5 " " 400.000 enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_rx_clk_25m " "  40.000 enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_rx_clk_125m " "   8.000 enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 enet_tx_clk_2m5 " " 400.000 enet_tx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 enet_tx_clk_25m " "  40.000 enet_tx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_tx_clk_125m " "   8.000 enet_tx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 hbus_clk_50m " "  20.000 hbus_clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " " 400.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " "   8.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " "  40.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.666 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  13.333 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666     rds_clk0 " "   6.666     rds_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 virt_enet_rx_clk_2m5 " " 400.000 virt_enet_rx_clk_2m5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 virt_enet_rx_clk_25m " "  40.000 virt_enet_rx_clk_25m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 virt_enet_rx_clk_125m " "   8.000 virt_enet_rx_clk_125m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 virt_rwds_clk " "   6.666 virt_rwds_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1763518032276 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1763518032276 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c10_clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node c10_clk50m~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] (placed in counter C4 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[2\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] (placed in counter C2 of PLL_4) " "Automatically promoted node q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|wire_pll7_clk\[4\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_to_the_tse_mac  " "Automatically promoted node tx_clk_to_the_tse_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 15218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enet_rx_clk~input (placed in PIN B8 (CLK11, DIFFCLK_4p)) " "Automatically promoted node enet_rx_clk~input (placed in PIN B8 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hbus_clk_50m~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node hbus_clk_50m~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 51757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk  " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1637 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|rds_clk" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 4495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035798 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763518035798 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 51847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035800 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 51869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk_to_the_tse_mac_shift~1  " "Automatically promoted node tx_clk_to_the_tse_mac_shift~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035800 ""}  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|locked~0  " "Automatically promoted node q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\|locked~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[0\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[0\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[1\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[1\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[2\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[2\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[3\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[3\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[4\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[4\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[5\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[5\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[7\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[7\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[6\] " "Destination node q_sys:q_sys_inst\|userhw:userhw_0\|data_out\[6\]" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763518035800 ""}  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/syncpll_altpll.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763518035800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 12319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763518035800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763518035800 ""}  } { { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 19990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763518035800 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_h\[0\] LAB_X14_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_l\[0\] LAB_X14_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_latch_l\[0\] LAB_X14_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_n2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_dv~input IOIBUF_X14_Y34_N22 " "Node \"enet_rx_dv~input\" is constrained to location IOIBUF_X14_Y34_N22 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_dv PIN A5 " "Node \"enet_rx_dv\" is constrained to location PIN A5 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_dv } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_dv" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[3\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[3\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[3\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[3\]~input IOIBUF_X16_Y34_N8 " "Node \"enet_rx_d\[3\]~input\" is constrained to location IOIBUF_X16_Y34_N8 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[3\] PIN B6 " "Node \"enet_rx_d\[3\]\" is constrained to location PIN B6 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[2\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[2\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[2\] LAB_X16_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[2\]~input IOIBUF_X16_Y34_N1 " "Node \"enet_rx_d\[2\]~input\" is constrained to location IOIBUF_X16_Y34_N1 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[2\] PIN A6 " "Node \"enet_rx_d\[2\]\" is constrained to location PIN A6 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[0\] LAB_X20_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[0\] LAB_X20_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[0\] LAB_X20_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[0\]~input IOIBUF_X20_Y34_N22 " "Node \"enet_rx_d\[0\]~input\" is constrained to location IOIBUF_X20_Y34_N22 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[0\] PIN A7 " "Node \"enet_rx_d\[0\]\" is constrained to location PIN A7 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[1\] LAB_X18_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[1\] LAB_X18_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[1\] LAB_X18_Y33_N0 " "Node \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ddio_in_q2e.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 10258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[1\]~input IOIBUF_X18_Y34_N1 " "Node \"enet_rx_d\[1\]~input\" is constrained to location IOIBUF_X18_Y34_N1 to improve DDIO timing" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 52694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "enet_rx_d\[1\] PIN B7 " "Node \"enet_rx_d\[1\]\" is constrained to location PIN B7 to improve DDIO timing" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1763518036014 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1763518036014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763518038450 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763518038471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763518038472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763518038495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763518038532 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763518038564 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763518039376 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "77 Block RAM " "Packed 77 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763518039393 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763518039393 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1763518039393 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1763518039393 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763518039393 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7 clk\[1\] q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK_OBUF " "PLL \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\|pll7\" output port clk\[1\] feeds output pin \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK_OBUF\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 150 -1 0 } } { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v" 306 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 346 0 0 } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 207 0 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 456 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 239 0 0 } } { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 148 0 0 } } { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v" 429 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1763518039603 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1763518040156 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1763518051467 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763518052004 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1763518052070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763518058864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763518061828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763518061959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763518095759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763518095759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763518098479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.03 " "Router is attempting to preserve 0.03 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1763518099483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1763518108131 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763518108131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763518121514 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.15 " "Total time spent on timing analysis during the Fitter is 21.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1763518121996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763518122091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763518122910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763518122917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763518124148 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763518128114 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1763518129027 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "4 " "Following 4 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK 3.3-V LVTTL H1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE 3.3-V LVTTL D2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO 3.3-V LVTTL C1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 3.3-V LVTTL H2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1763518129114 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "103 Cyclone 10 LP " "103 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_clk_adj 3.3-V LVTTL E16 " "Pin c10_clk_adj uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_clk_adj } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_clk_adj" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_int 3.3-V LVTTL B5 " "Pin enet_int uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_int } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_int" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_reset_n 3.3-V LVTTL C9 " "Pin usb_reset_n uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_reset_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_reset_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_usb_clk 3.3-V LVTTL B9 " "Pin c10_usb_clk uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_usb_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_usb_clk" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_wr_n 3.3-V LVTTL B11 " "Pin usb_wr_n uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_wr_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_wr_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_rd_n 3.3-V LVTTL D11 " "Pin usb_rd_n uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_rd_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_rd_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_oe_n 3.3-V LVTTL F9 " "Pin usb_oe_n uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_oe_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_oe_n" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[0\] 3.3-V LVTTL D16 " "Pin pmod_d\[0\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[1\] 3.3-V LVTTL F13 " "Pin pmod_d\[1\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[2\] 3.3-V LVTTL D15 " "Pin pmod_d\[2\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[3\] 3.3-V LVTTL F16 " "Pin pmod_d\[3\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[4\] 3.3-V LVTTL C16 " "Pin pmod_d\[4\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[5\] 3.3-V LVTTL F15 " "Pin pmod_d\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[6\] 3.3-V LVTTL C15 " "Pin pmod_d\[6\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pmod_d\[7\] 3.3-V LVTTL B16 " "Pin pmod_d\[7\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[0\] 3.3-V LVTTL A15 " "Pin usb_data\[0\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[1\] 3.3-V LVTTL B14 " "Pin usb_data\[1\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[2\] 3.3-V LVTTL A14 " "Pin usb_data\[2\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[3\] 3.3-V LVTTL B13 " "Pin usb_data\[3\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[4\] 3.3-V LVTTL A13 " "Pin usb_data\[4\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[5\] 3.3-V LVTTL B12 " "Pin usb_data\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[6\] 3.3-V LVTTL A12 " "Pin usb_data\[6\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_data\[7\] 3.3-V LVTTL B10 " "Pin usb_data\[7\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_addr\[0\] 3.3-V LVTTL A10 " "Pin usb_addr\[0\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_addr\[1\] 3.3-V LVTTL A11 " "Pin usb_addr\[1\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_scl 3.3-V LVTTL C14 " "Pin usb_scl uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "usb_sda 3.3-V LVTTL E9 " "Pin usb_sda uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVTTL L13 " "Pin gpio\[0\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVTTL L16 " "Pin gpio\[1\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVTTL L15 " "Pin gpio\[2\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVTTL K16 " "Pin gpio\[3\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVTTL P16 " "Pin gpio\[4\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[5\] 3.3-V LVTTL R16 " "Pin gpio\[5\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[6\] 3.3-V LVTTL N16 " "Pin gpio\[6\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[7\] 3.3-V LVTTL N15 " "Pin gpio\[7\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[8\] 3.3-V LVTTL N14 " "Pin gpio\[8\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[9\] 3.3-V LVTTL P15 " "Pin gpio\[9\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[10\] 3.3-V LVTTL N8 " "Pin gpio\[10\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[11\] 3.3-V LVTTL P8 " "Pin gpio\[11\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[12\] 3.3-V LVTTL M8 " "Pin gpio\[12\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[13\] 3.3-V LVTTL L8 " "Pin gpio\[13\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[14\] 3.3-V LVTTL R7 " "Pin gpio\[14\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[15\] 3.3-V LVTTL T7 " "Pin gpio\[15\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[16\] 3.3-V LVTTL L7 " "Pin gpio\[16\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[17\] 3.3-V LVTTL M7 " "Pin gpio\[17\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[18\] 3.3-V LVTTL R6 " "Pin gpio\[18\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[19\] 3.3-V LVTTL T6 " "Pin gpio\[19\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[20\] 3.3-V LVTTL T2 " "Pin gpio\[20\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[21\] 3.3-V LVTTL M6 " "Pin gpio\[21\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[22\] 3.3-V LVTTL R5 " "Pin gpio\[22\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[23\] 3.3-V LVTTL T5 " "Pin gpio\[23\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[24\] 3.3-V LVTTL N5 " "Pin gpio\[24\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[25\] 3.3-V LVTTL N6 " "Pin gpio\[25\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[26\] 3.3-V LVTTL R4 " "Pin gpio\[26\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[27\] 3.3-V LVTTL T4 " "Pin gpio\[27\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[28\] 3.3-V LVTTL N3 " "Pin gpio\[28\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[29\] 3.3-V LVTTL P3 " "Pin gpio\[29\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[30\] 3.3-V LVTTL R3 " "Pin gpio\[30\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[31\] 3.3-V LVTTL T3 " "Pin gpio\[31\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[32\] 3.3-V LVTTL P6 " "Pin gpio\[32\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[33\] 3.3-V LVTTL P2 " "Pin gpio\[33\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[34\] 3.3-V LVTTL P1 " "Pin gpio\[34\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[35\] 3.3-V LVTTL R1 " "Pin gpio\[35\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[0\] 3.3-V LVTTL B1 " "Pin arduino_io\[0\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[1\] 3.3-V LVTTL C2 " "Pin arduino_io\[1\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[2\] 3.3-V LVTTL F3 " "Pin arduino_io\[2\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[3\] 3.3-V LVTTL D1 " "Pin arduino_io\[3\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[4\] 3.3-V LVTTL G2 " "Pin arduino_io\[4\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[5\] 3.3-V LVTTL G1 " "Pin arduino_io\[5\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[6\] 3.3-V LVTTL J2 " "Pin arduino_io\[6\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[7\] 3.3-V LVTTL J1 " "Pin arduino_io\[7\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[8\] 3.3-V LVTTL K2 " "Pin arduino_io\[8\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[9\] 3.3-V LVTTL K5 " "Pin arduino_io\[9\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[10\] 3.3-V LVTTL L4 " "Pin arduino_io\[10\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[11\] 3.3-V LVTTL K1 " "Pin arduino_io\[11\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[12\] 3.3-V LVTTL L2 " "Pin arduino_io\[12\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[13\] 3.3-V LVTTL L1 " "Pin arduino_io\[13\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_sda 3.3-V LVTTL N2 " "Pin arduino_sda uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_scl 3.3-V LVTTL N1 " "Pin arduino_scl uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[0\] 3.3-V LVTTL E8 " "Pin c10_m10_io\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[1\] 3.3-V LVTTL E7 " "Pin c10_m10_io\[1\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[2\] 3.3-V LVTTL F8 " "Pin c10_m10_io\[2\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_m10_io\[3\] 3.3-V LVTTL C3 " "Pin c10_m10_io\[3\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_mdio 3.3-V LVTTL A4 " "Pin enet_mdio uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_mdio } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_mdio" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_adc_sda 3.3-V LVTTL C8 " "Pin arduino_adc_sda uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_adc_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_adc_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_adc_scl 3.3-V LVTTL D8 " "Pin arduino_adc_scl uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_adc_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_adc_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[0\] 3.3-V LVTTL E15 " "Pin user_pb\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hbus_clk_50m 3.3-V LVTTL M15 " "Pin hbus_clk_50m uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hbus_clk_50m } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hbus_clk_50m" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_resetn 3.3-V LVTTL J15 " "Pin c10_resetn uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_resetn } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_resetn" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c10_clk50m 3.3-V LVTTL E1 " "Pin c10_clk50m uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_clk50m } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_clk50m" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_clk_125m 3.3-V LVTTL T8 " "Pin enet_clk_125m uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_clk_125m } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_clk_125m" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_clk 3.3-V LVTTL B8 " "Pin enet_rx_clk uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_clk" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[0\] 3.3-V LVTTL M16 " "Pin user_dip\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_dip[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[1\] 3.3-V LVTTL A8 " "Pin user_dip\[1\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_dip[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[1\] 3.3-V LVTTL F14 " "Pin user_pb\[1\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[3\] 3.3-V LVTTL D9 " "Pin user_pb\[3\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_dip\[2\] 3.3-V LVTTL A9 " "Pin user_dip\[2\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_dip[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_dip\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_pb\[2\] 3.3-V LVTTL C11 " "Pin user_pb\[2\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { user_pb[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_pb\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_dv 3.3-V LVTTL A5 " "Pin enet_rx_dv uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_dv } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_dv" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[3\] 3.3-V LVTTL B6 " "Pin enet_rx_d\[3\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[2\] 3.3-V LVTTL A6 " "Pin enet_rx_d\[2\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[0\] 3.3-V LVTTL A7 " "Pin enet_rx_d\[0\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enet_rx_d\[1\] 3.3-V LVTTL B7 " "Pin enet_rx_d\[1\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { enet_rx_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_rx_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129114 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1763518129114 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "4 " "PCI-clamp diode is not supported in this mode. The following 4 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK 3.3-V LVTTL H1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK uses I/O standard 3.3-V LVTTL at H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DCLK" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129119 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE 3.3-V LVTTL D2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SCE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SCE" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129119 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO 3.3-V LVTTL C1 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_SDO" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129119 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 3.3-V LVTTL H2 " "Pin q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface|dut_asmiblock~ALTERA_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\|dut_asmiblock~ALTERA_DATA0" } } } } { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 21636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763518129119 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1763518129119 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "76 " "Following 76 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[0\] a permanently disabled " "Pin pmod_d\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[1\] a permanently disabled " "Pin pmod_d\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[2\] a permanently disabled " "Pin pmod_d\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[3\] a permanently disabled " "Pin pmod_d\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[4\] a permanently disabled " "Pin pmod_d\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[5\] a permanently disabled " "Pin pmod_d\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[6\] a permanently disabled " "Pin pmod_d\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pmod_d\[7\] a permanently disabled " "Pin pmod_d\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pmod_d[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pmod_d\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[0\] a permanently disabled " "Pin usb_data\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[1\] a permanently disabled " "Pin usb_data\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[2\] a permanently disabled " "Pin usb_data\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[3\] a permanently disabled " "Pin usb_data\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[4\] a permanently disabled " "Pin usb_data\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[5\] a permanently disabled " "Pin usb_data\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[6\] a permanently disabled " "Pin usb_data\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_data\[7\] a permanently disabled " "Pin usb_data\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_data\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_addr\[0\] a permanently disabled " "Pin usb_addr\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_addr\[1\] a permanently disabled " "Pin usb_addr\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_addr[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_addr\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_scl a permanently disabled " "Pin usb_scl has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_sda a permanently disabled " "Pin usb_sda has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { usb_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "usb_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently disabled " "Pin gpio\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently disabled " "Pin gpio\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently disabled " "Pin gpio\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently disabled " "Pin gpio\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently disabled " "Pin gpio\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently disabled " "Pin gpio\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently disabled " "Pin gpio\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently disabled " "Pin gpio\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently disabled " "Pin gpio\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently disabled " "Pin gpio\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently disabled " "Pin gpio\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently disabled " "Pin arduino_io\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently disabled " "Pin arduino_io\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently disabled " "Pin arduino_io\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently disabled " "Pin arduino_io\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_sda a permanently disabled " "Pin arduino_sda has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_sda } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_sda" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_scl a permanently disabled " "Pin arduino_scl has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_scl } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_scl" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[0\] a permanently disabled " "Pin c10_m10_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[0\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[1\] a permanently disabled " "Pin c10_m10_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[1\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[2\] a permanently disabled " "Pin c10_m10_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[2\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c10_m10_io\[3\] a permanently disabled " "Pin c10_m10_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { c10_m10_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "c10_m10_io\[3\]" } } } } { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/vhdl/projetofinal/FPGAEncrypt/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1763518129120 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1763518129119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.fit.smsg " "Generated suppressed messages file C:/vhdl/projetofinal/FPGAEncrypt/output_files/FPGAEncrypt.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763518129962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6217 " "Peak virtual memory: 6217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763518133240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 23:08:53 2025 " "Processing ended: Tue Nov 18 23:08:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763518133240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763518133240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:05 " "Total CPU time (on all processors): 00:05:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763518133240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763518133240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1763518134549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763518134552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 23:08:54 2025 " "Processing started: Tue Nov 18 23:08:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763518134552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763518134552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGAEncrypt -c FPGAEncrypt " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGAEncrypt -c FPGAEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763518134553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1763518135006 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1763518137078 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763518137112 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1763518137158 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1763518137351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763518137462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 23:08:57 2025 " "Processing ended: Tue Nov 18 23:08:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763518137462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763518137462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763518137462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763518137462 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1763518138161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1763518138955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763518138958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 23:08:58 2025 " "Processing started: Tue Nov 18 23:08:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763518138958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763518138958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGAEncrypt -c FPGAEncrypt " "Command: quartus_sta FPGAEncrypt -c FPGAEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763518138960 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763518139092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763518139573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763518139573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518139608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518139608 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sll_ca_hbc_t001_io " "Entity sll_ca_hbc_t001_io" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763518140327 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1763518140327 ""}
{ "Info" "ISTA_SDC_FOUND" "c10lp_rgmii.sdc " "Reading SDC File: 'c10lp_rgmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763518140692 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763518140693 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763518140703 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518140703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_125 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_125 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_25 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_25 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_2p5 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_2p5 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 173 enet_rx_clk clock " "Ignored filter at c10lp_rgmii.sdc(173): enet_rx_clk could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140705 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\] " "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140706 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 183 qspi_io\[*\] port " "Ignored filter at c10lp_rgmii.sdc(183): qspi_io\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140706 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 184 qspi_clk port " "Ignored filter at c10lp_rgmii.sdc(184): qspi_clk could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140706 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 185 qspi_csn port " "Ignored filter at c10lp_rgmii.sdc(185): qspi_csn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140706 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay c10lp_rgmii.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at c10lp_rgmii.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\] " "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140707 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 189 fpga_resetn port " "Ignored filter at c10lp_rgmii.sdc(189): fpga_resetn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 189 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(189): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_resetn\}\]  " "set_false_path -from \[get_ports \{fpga_resetn\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140707 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 190 user_dipsw\[*\] port " "Ignored filter at c10lp_rgmii.sdc(190): user_dipsw\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 190 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(190): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\]  " "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140707 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 195 enet_gtx_clk_ddio* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(195): enet_gtx_clk_ddio* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 195 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(195): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\} " "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140708 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 201 sld_signaltap:auto_signaltap_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(201): sld_signaltap:auto_signaltap_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 201 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(201): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\} " "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140711 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 202 Argument <from> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(202): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to * " "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to *" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140711 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 207 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] clock " "Ignored filter at c10lp_rgmii.sdc(207): q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 207 Argument <to> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(207): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] " "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763518140711 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763518140711 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763518140721 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763518140734 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763518141066 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763518141095 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763518141127 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Timing Analyzer" 0 -1 1763518141127 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763518141128 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763518141128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1763518141128 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763518141136 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763518141136 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518141260 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518141260 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763518141260 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck fall min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763518141280 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck rise min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763518141280 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck fall min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763518141280 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck rise min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763518141280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141309 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1763518141324 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763518141424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1763518141454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763518141631 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763518141631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.312 " "Worst-case setup slack is -0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.312 clkout0  " "   -0.312              -0.312 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.279               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 enet_tx_clk_125m  " "    0.795               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.858               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 rds_clk0  " "    0.905               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.129               0.000 enet_rx_clk_125m  " "    1.129               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.143               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.546               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.795               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    1.795               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.947               0.000 altera_reserved_tck  " "    2.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.679               0.000 enet_tx_clk_25m  " "    7.679               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.129               0.000 enet_rx_clk_25m  " "    9.129               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.024               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   10.024               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.738               0.000 hbus_clk_50m  " "   16.738               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.955               0.000 c10_clk50m  " "   18.955               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   91.558               0.000 enet_tx_clk_2m5  " "   91.558               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.129               0.000 enet_rx_clk_2m5  " "   99.129               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  100.586               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  100.586               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518141633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.252 " "Worst-case hold slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 enet_tx_clk_125m  " "    0.252               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.323               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 enet_rx_clk_125m  " "    0.342               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 enet_rx_clk_25m  " "    0.342               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 enet_rx_clk_2m5  " "    0.342               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.400               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 altera_reserved_tck  " "    0.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 hbus_clk_50m  " "    0.417               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.417               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.417               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.417               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 rds_clk0  " "    0.417               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clkout0  " "    0.438               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 c10_clk50m  " "    0.443               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.251               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.251               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.057               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.057               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.378               0.000 enet_tx_clk_25m  " "    9.378               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  105.407               0.000 enet_tx_clk_2m5  " "  105.407               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518141657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.108 " "Worst-case recovery slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.108               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.621               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.621               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.440               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.440               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.083               0.000 enet_rx_clk_125m  " "    4.083               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.752               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.752               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.701               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   16.701               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.785               0.000 altera_reserved_tck  " "   18.785               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.083               0.000 enet_rx_clk_25m  " "   36.083               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.476               0.000 enet_rx_clk_2m5  " "   96.476               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.319               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   97.319               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518141672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.053 " "Worst-case removal slack is 1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    1.053               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 enet_rx_clk_125m  " "    1.085               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 enet_rx_clk_25m  " "    1.085               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 enet_rx_clk_2m5  " "    1.085               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.182               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    1.248               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    1.248               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 altera_reserved_tck  " "    1.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.475               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.582               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.582               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518141684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.666 " "Worst-case minimum pulse width slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 rds_clk0  " "    2.666               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.956               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.956               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.147               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.147               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.158               0.000 clkout0  " "    3.158               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.507               0.000 enet_rx_clk_125m  " "    3.507               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.636               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.636               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet_tx_clk_125m  " "    3.790               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.812               0.000 enet_clk_125m  " "    3.812               0.000 enet_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.814               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]  " "    3.814               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.233               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.233               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.635               0.000 hbus_clk_50m  " "    9.635               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 c10_clk50m  " "    9.636               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    9.685               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.507               0.000 enet_rx_clk_25m  " "   19.507               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.776               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]  " "   19.776               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.825               0.000 enet_tx_clk_25m  " "   19.825               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.444               0.000 altera_reserved_tck  " "   20.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.507               0.000 enet_rx_clk_2m5  " "  199.507               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.675               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  199.675               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  200.000               0.000 enet_tx_clk_2m5  " "  200.000               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518141709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518141709 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.153 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.153 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.157 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.157 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.202 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.202 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.440 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 5.440 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.968 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 5.968 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.995 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 5.995 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.163 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.163 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.175 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.175 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.188 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.188 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.530 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.530 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.579 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.579 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.868 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.868 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141722 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Slow 1200mV 100C Model Net Delay Summary " "Slow 1200mV 100C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.267  4.000  1.733 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] " "set_net_delay  2.267  4.000  1.733 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max  " "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.408  6.000  3.592 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  2.408  6.000  3.592 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.410  6.000  1.590 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] " "set_net_delay  4.410  6.000  1.590 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.518  6.000  1.482 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.518  6.000  1.482 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.589  6.000  1.411 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  4.589  6.000  1.411 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.656  6.000  1.344 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] " "set_net_delay  4.656  6.000  1.344 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.780  6.000  1.220 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.780  6.000  1.220 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.917  6.000  1.083 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.917  6.000  1.083 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.934  6.000  1.066 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.934  6.000  1.066 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.257  6.000  0.743 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.257  6.000  0.743 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  6.738 10.666  3.928 \[get_registers *\] " "set_net_delay  6.738 10.666  3.928 \[get_registers *\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  7.495 10.666  3.171 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] " "set_net_delay  7.495 10.666  3.171 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518141726 ""}  } {  } 0 332163 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518141726 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 464 synchronizer chains. " "Report Metastability: Found 464 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 464 " "Number of Synchronizer Chains Found: 464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.743 ns " "Worst Case Available Settling Time: 7.743 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518142232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518142232 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763518142253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763518142293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763518143589 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518144199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518144199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763518144199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144201 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1763518144216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763518144434 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763518144434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.081 " "Worst-case setup slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.081 clkout0  " "   -0.081              -0.081 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.568               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 rds_clk0  " "    0.700               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 enet_tx_clk_125m  " "    0.804               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 enet_rx_clk_125m  " "    1.072               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.322               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.379               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.372               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    2.372               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.588               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.588               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.067               0.000 altera_reserved_tck  " "    4.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.842               0.000 enet_tx_clk_25m  " "    7.842               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.072               0.000 enet_rx_clk_25m  " "    9.072               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.603               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   10.603               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.102               0.000 hbus_clk_50m  " "   17.102               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.051               0.000 c10_clk50m  " "   19.051               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.299               0.000 enet_tx_clk_2m5  " "   92.299               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.072               0.000 enet_rx_clk_2m5  " "   99.072               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  100.393               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  100.393               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518144442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 enet_tx_clk_125m  " "    0.274               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.330               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 enet_rx_clk_125m  " "    0.344               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 enet_rx_clk_25m  " "    0.344               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 enet_rx_clk_2m5  " "    0.344               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.347               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 hbus_clk_50m  " "    0.362               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.362               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.363               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.363               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 rds_clk0  " "    0.364               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 c10_clk50m  " "    0.406               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clkout0  " "    0.453               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.071               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.071               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.933               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.933               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.309               0.000 enet_tx_clk_25m  " "    9.309               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  104.746               0.000 enet_tx_clk_2m5  " "  104.746               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518144463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.401 " "Worst-case recovery slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.401               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.925               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.925               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.805               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.805               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.506               0.000 enet_rx_clk_125m  " "    4.506               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.314               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.314               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.963               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   16.963               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.097               0.000 altera_reserved_tck  " "   19.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.506               0.000 enet_rx_clk_25m  " "   36.506               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.856               0.000 enet_rx_clk_2m5  " "   96.856               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.560               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   97.560               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518144480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.953 " "Worst-case removal slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.953               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 enet_rx_clk_125m  " "    0.985               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 enet_rx_clk_25m  " "    0.985               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 enet_rx_clk_2m5  " "    0.985               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.084               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.084               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    1.140               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    1.140               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 altera_reserved_tck  " "    1.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.332               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.362               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.362               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518144497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.666 " "Worst-case minimum pulse width slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 rds_clk0  " "    2.666               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.010               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.010               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.146               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.158               0.000 clkout0  " "    3.158               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.512               0.000 enet_rx_clk_125m  " "    3.512               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.581               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.581               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.767               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]  " "    3.767               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet_tx_clk_125m  " "    3.790               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.797               0.000 enet_clk_125m  " "    3.797               0.000 enet_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.264               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.264               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 c10_clk50m  " "    9.646               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 hbus_clk_50m  " "    9.647               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    9.742               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 enet_rx_clk_25m  " "   19.512               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.723               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]  " "   19.723               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.782               0.000 enet_tx_clk_25m  " "   19.782               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.385               0.000 altera_reserved_tck  " "   20.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.512               0.000 enet_rx_clk_2m5  " "  199.512               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.658               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  199.658               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  200.000               0.000 enet_tx_clk_2m5  " "  200.000               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518144527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518144527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.422 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.422 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.439 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.439 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.442 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.442 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.640 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 5.640 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.100 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.100 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.110 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.110 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.308 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.308 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.313 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.313 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.323 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.323 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.609 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.609 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.689 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.689 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.933 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.933 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144542 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Slow 1200mV 0C Model Net Delay Summary " "Slow 1200mV 0C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.432  4.000  1.568 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] " "set_net_delay  2.432  4.000  1.568 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max  " "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.795  6.000  3.205 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  2.795  6.000  3.205 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.523  6.000  1.477 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] " "set_net_delay  4.523  6.000  1.477 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.659  6.000  1.341 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.659  6.000  1.341 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.724  6.000  1.276 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  4.724  6.000  1.276 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.767  6.000  1.233 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] " "set_net_delay  4.767  6.000  1.233 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.911  6.000  1.089 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.911  6.000  1.089 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.030  6.000  0.970 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  5.030  6.000  0.970 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.050  6.000  0.950 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.050  6.000  0.950 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.326  6.000  0.674 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.326  6.000  0.674 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  7.108 10.666  3.558 \[get_registers *\] " "set_net_delay  7.108 10.666  3.558 \[get_registers *\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  7.725 10.666  2.941 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] " "set_net_delay  7.725 10.666  2.941 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518144555 ""}  } {  } 0 332163 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518144555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 464 synchronizer chains. " "Report Metastability: Found 464 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 464 " "Number of Synchronizer Chains Found: 464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.241 ns " "Worst Case Available Settling Time: 8.241 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518145320 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145320 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763518145336 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518145720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763518145720 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763518145720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145722 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1763518145736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.093 " "Worst-case setup slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 rds_clk0  " "    0.093               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 enet_rx_clk_125m  " "    0.480               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 clkout0  " "    0.554               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 enet_tx_clk_125m  " "    0.862               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.737               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.737               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.228               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.228               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.013               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.013               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.962               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    4.962               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.450               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.450               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.271               0.000 enet_tx_clk_25m  " "    8.271               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.480               0.000 enet_rx_clk_25m  " "    8.480               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.775               0.000 altera_reserved_tck  " "    8.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.245               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   15.245               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.422               0.000 hbus_clk_50m  " "   18.422               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 c10_clk50m  " "   19.512               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.117               0.000 enet_tx_clk_2m5  " "   95.117               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.480               0.000 enet_rx_clk_2m5  " "   98.480               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  100.122               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  100.122               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518145851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.127               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 enet_rx_clk_125m  " "    0.136               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 enet_rx_clk_25m  " "    0.136               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 enet_rx_clk_2m5  " "    0.136               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.178               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 rds_clk0  " "    0.185               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 hbus_clk_50m  " "    0.186               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.187               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.187               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 c10_clk50m  " "    0.195               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clkout0  " "    0.545               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 enet_tx_clk_125m  " "    0.621               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.347               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.347               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.154               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.154               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.231               0.000 enet_tx_clk_25m  " "    9.231               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.297               0.000 enet_tx_clk_2m5  " "  102.297               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518145877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.695 " "Worst-case recovery slack is 1.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.695               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.695               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.601               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.601               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.631               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    5.631               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.918               0.000 enet_rx_clk_125m  " "    5.918               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.432               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   10.432               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.271               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   18.271               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.144               0.000 altera_reserved_tck  " "   20.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.918               0.000 enet_rx_clk_25m  " "   37.918               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.095               0.000 enet_rx_clk_2m5  " "   98.095               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.591               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   98.591               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518145900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.500               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 enet_rx_clk_125m  " "    0.514               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 enet_rx_clk_25m  " "    0.514               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 enet_rx_clk_2m5  " "    0.514               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.562               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.583               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.583               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 altera_reserved_tck  " "    0.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.694               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.400               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.400               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518145923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.666 " "Worst-case minimum pulse width slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 rds_clk0  " "    2.666               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.066               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.066               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.142               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.142               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.179               0.000 enet_rx_clk_125m  " "    3.179               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.329               0.000 clkout0  " "    3.329               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.416               0.000 enet_clk_125m  " "    3.416               0.000 enet_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.671               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.671               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.735               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]  " "    3.735               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.959               0.000 enet_tx_clk_125m  " "    3.959               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.386               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.386               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.248               0.000 c10_clk50m  " "    9.248               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.250               0.000 hbus_clk_50m  " "    9.250               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    9.817               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.179               0.000 enet_rx_clk_25m  " "   19.179               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.745               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]  " "   19.745               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.969               0.000 enet_tx_clk_25m  " "   19.969               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.165               0.000 altera_reserved_tck  " "   20.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.179               0.000 enet_rx_clk_2m5  " "  199.179               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.702               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  199.702               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  200.000               0.000 enet_tx_clk_2m5  " "  200.000               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763518145959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763518145959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.270 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.270 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.277 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.277 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.314 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.314 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.416 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.416 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.684 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.684 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.721 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.721 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.784 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.784 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.792 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.792 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.817 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.817 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.914 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.914 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 7.023 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 7.023 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 7.165 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 7.165 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145978 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Fast 1200mV 0C Model Net Delay Summary " "Fast 1200mV 0C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  3.097  4.000  0.903 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] " "set_net_delay  3.097  4.000  0.903 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max  " "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.073  6.000  1.927 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  4.073  6.000  1.927 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.176  6.000  0.824 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] " "set_net_delay  5.176  6.000  0.824 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.204  6.000  0.796 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  5.204  6.000  0.796 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.261  6.000  0.739 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  5.261  6.000  0.739 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.304  6.000  0.696 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] " "set_net_delay  5.304  6.000  0.696 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.406  6.000  0.594 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.406  6.000  0.594 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.446  6.000  0.554 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  5.446  6.000  0.554 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.453  6.000  0.547 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.453  6.000  0.547 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.638  6.000  0.362 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.638  6.000  0.362 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  8.564 10.666  2.102 \[get_registers *\] " "set_net_delay  8.564 10.666  2.102 \[get_registers *\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  8.974 10.666  1.692 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] " "set_net_delay  8.974 10.666  1.692 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763518145994 ""}  } {  } 0 332163 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518145994 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 464 synchronizer chains. " "Report Metastability: Found 464 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 464 " "Number of Synchronizer Chains Found: 464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.505 ns " "Worst Case Available Settling Time: 10.505 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763518147072 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763518147072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763518147476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763518147477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763518147803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 23:09:07 2025 " "Processing ended: Tue Nov 18 23:09:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763518147803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763518147803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763518147803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763518147803 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 919 s " "Quartus Prime Full Compilation was successful. 0 errors, 919 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763518148766 ""}
