$date
	Fri Feb 02 17:12:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! OUT $end
$var reg 4 " IN [3:0] $end
$scope module U1 $end
$var wire 4 # IN [3:0] $end
$var wire 1 ! OUT $end
$var wire 1 $ and0 $end
$var wire 1 % and1 $end
$var wire 1 & and2 $end
$var wire 1 ' and3 $end
$var wire 4 ( _IN [3:0] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin stim $end
$var reg 5 ) iv [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
bx (
x'
x&
x%
x$
bx #
bx "
x!
$end
#20
1!
1$
b1111 (
0%
0&
0'
b1 )
b0 "
b0 #
#40
0!
0$
b1110 (
b10 )
b1 "
b1 #
#60
1!
1$
1&
b1101 (
b11 )
b10 "
b10 #
#80
0!
0$
0&
b1100 (
b100 )
b11 "
b11 #
#100
1!
1$
b1011 (
b101 )
b100 "
b100 #
#120
0!
0$
b1010 (
b110 )
b101 "
b101 #
#140
1!
1$
b1001 (
b111 )
b110 "
b110 #
#160
0!
0$
b1000 (
b1000 )
b111 "
b111 #
#180
b111 (
b1001 )
b1000 "
b1000 #
#200
1!
b110 (
1%
b1010 )
b1001 "
b1001 #
#220
1&
1!
b101 (
0%
b1011 )
b1010 "
b1010 #
#240
0!
0&
b100 (
b1100 )
b1011 "
b1011 #
#260
b11 (
b1101 )
b1100 "
b1100 #
#280
1!
b10 (
1%
1'
b1110 )
b1101 "
b1101 #
#300
0!
b1 (
0%
0'
b1111 )
b1110 "
b1110 #
#320
1!
b0 (
1'
b10000 )
b1111 "
b1111 #
#340
