module module_0 (
    id_1,
    output [1 'b0 : 1] id_2,
    output id_3,
    output id_4,
    id_5
);
  id_6 id_7 (
      .id_6(id_3),
      .id_5(id_2 != 1),
      .id_6(id_4)
  );
  logic id_8;
  id_9 id_10 (
      .id_4(id_8),
      .id_1(1),
      .id_9(id_8),
      .id_3(id_1),
      .id_7(id_4),
      .id_4(id_8)
  );
  id_11 id_12 (
      .id_8(1),
      .id_1(id_4),
      .id_9(id_3)
  );
  id_13 id_14;
  id_15 id_16 (
      .id_10(1),
      .id_6 (id_2),
      .id_13(id_13),
      .id_1 (id_7[id_6])
  );
  id_17 id_18 (
      .id_6 (id_13),
      .id_15(1),
      .id_17(id_2),
      .id_5 (1),
      .id_2 (1'b0)
  );
  id_19 id_20 (
      .id_11(id_7 & id_19),
      .id_1 (id_16)
  );
  id_21 id_22 ();
  id_23 id_24 (
      .id_23((id_10)),
      .id_4 (id_13)
  );
  logic id_25;
  logic [(  1  ) : id_5] id_26;
  id_27 id_28 (
      .id_11(1),
      .id_2 (id_21),
      .id_20(id_20)
  );
  logic id_29;
  assign id_10 = 1;
  id_30 id_31 (
      .id_11(id_22 == 1),
      .id_30(id_1[id_10]),
      .id_7 (1)
  );
  id_32 id_33 (
      (id_30),
      .id_16(id_13),
      .id_23(id_9),
      .id_29(id_10),
      .id_12(id_24),
      .id_18(id_22)
  );
  logic id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41;
  logic id_42;
  logic id_43 (
      id_37,
      .id_28(id_7[id_27]),
      .id_38(id_1),
      .id_20(id_20),
      id_2
  );
  assign id_2 = id_34[id_27[1]];
  logic id_44 (
      .id_1 (~id_30),
      .id_37(~id_16[id_36]),
      .id_24(id_36[id_13]),
      id_40
  );
  assign id_6 = id_2;
  logic
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69,
      id_70,
      id_71,
      id_72,
      id_73,
      id_74,
      id_75,
      id_76,
      id_77,
      id_78,
      id_79;
  assign id_3[id_1] = 1'b0;
  id_80 id_81 (
      .id_27(1),
      .id_53(1'b0),
      .id_34(1),
      .id_35(id_37),
      .id_6 (id_4),
      .id_70({id_75, id_36[id_29]}),
      .id_52(1),
      .id_38(1)
  );
  id_82 id_83 (
      .id_12(id_14),
      .id_25(~id_40)
  );
  logic id_84 (
      .id_43(id_8[1'd0]),
      .id_13(1)
  );
  id_85 id_86 ();
  logic [id_6 : id_41] id_87;
  logic id_88 (
      .id_73(id_19),
      id_23
  );
  always @(posedge 1) begin
    id_85 <= 1;
  end
  id_89 id_90 (
      .id_89(id_89),
      .id_89(id_89)
  );
  assign id_89 = 1'd0;
  logic id_91 (
      .id_90(id_89 == id_92[id_90[id_89]]),
      .id_89(id_92[id_92]),
      id_89,
      id_92,
      .id_89(1),
      id_89
  );
  logic id_93 (
      .id_90(id_90),
      id_94,
      id_91,
      .id_94(id_89),
      id_92
  );
  id_95 id_96 (
      .id_91(1),
      .id_90(1),
      .id_93(1)
  );
  logic id_97;
  logic id_98 (
      .id_97(id_93),
      .id_89(id_90[{(id_94), id_90[1'b0]}]),
      .id_97(id_95)
  );
  assign id_98 = id_94;
  logic id_99;
  assign id_98 = 1;
  assign id_94 = id_91;
  id_100 id_101 (
      1,
      .id_94(id_99[1 : id_94]),
      .id_89(id_93),
      .id_96(id_97)
  );
  assign id_91 = 1;
  assign id_89[id_90] = 1;
  id_102 id_103 (
      .id_101(id_90),
      .id_98 (~id_101),
      .id_94 (id_102),
      .id_95 (1'b0)
  );
  id_104 id_105 (
      id_92#(.id_100((id_93))) [1],
      .id_100(1'b0 & id_101)
  );
  logic id_106;
  logic id_107;
  logic id_108;
  logic id_109;
  id_110 id_111 ();
  logic id_112;
  id_113 id_114 (
      id_104,
      .id_106(1)
  );
  logic id_115, id_116, id_117, id_118, id_119, id_120, id_121, id_122, id_123, id_124, id_125;
  id_126 id_127 (
      .id_121(1'b0),
      .id_115(id_103[id_91[id_101]]),
      .id_99 (1)
  );
  id_128 id_129 ();
  id_130 id_131 (
      id_124[id_129],
      .id_111(id_97)
  );
  id_132 id_133 (
      .id_108(id_99),
      .id_120(~id_130[id_115]),
      .id_109(id_106)
  );
  id_134 id_135 ();
  id_136 id_137 (
      .id_112((id_110)),
      .id_116(id_124)
  );
  logic id_138 (
      .id_105((1)),
      .id_98 (1),
      id_89
  );
  input id_139;
  input [id_138 : id_128] id_140;
  id_141 id_142 (
      .id_132(1'd0),
      .id_136(1),
      .id_95 (~id_113[id_104]),
      .id_126(id_103),
      .id_104(id_136)
  );
  logic id_143;
  id_144 id_145 ();
  always @(posedge id_104) begin
    id_126[1'b0] = id_103;
  end
  id_146 id_147 (
      .id_146(id_148[id_146]),
      .id_146(id_148),
      .id_146(id_148),
      .id_146(id_149[id_146[id_148]])
  );
  id_150 id_151 (
      .id_150(id_150),
      .id_147(id_146)
  );
  id_152 id_153 (
      .id_154(""),
      .id_147(id_151),
      .id_148(id_146),
      .id_149(id_148)
  );
  id_155 id_156 (
      .id_154(id_152),
      .id_152(id_153[id_148[0]] == 1),
      .id_151(1'd0),
      .id_153(id_149),
      .id_151(id_154),
      .id_147(id_152)
  );
  id_157 id_158 (
      .id_146(id_147),
      .id_152({1, id_155})
  );
  id_159 id_160 (
      .id_146(1),
      .id_150(1'b0),
      1,
      .id_157(id_156[1'b0]),
      .id_149(1),
      .id_146(id_159),
      .id_151(id_157)
  );
  logic id_161;
  logic id_162;
  id_163 id_164 (
      .id_152(id_162),
      .id_155(),
      .id_147(1),
      .id_163(id_149[id_155[id_162&id_152 : 1'b0]])
  );
  logic id_165;
  always @(posedge 1 or posedge id_161) begin
    if (id_149) begin
      if (id_163) begin
        id_149[1] <= id_158;
      end else if (id_166[id_166]) begin
        if (id_166) id_166 <= 1;
        else begin
          if (id_166) begin
            id_166[id_166] <= id_166;
          end
        end
      end
    end else begin
      id_167[id_167] = id_167;
    end
  end
  logic [1 : 1] id_168;
  id_169 id_170 (
      (1),
      .id_168(1),
      .id_168(id_168)
  );
  logic id_171;
  logic id_172;
  id_173 id_174 (
      id_170,
      .id_168(id_168),
      .id_170(1'b0),
      .id_172(id_168),
      .id_168(id_169),
      .id_172(1)
  );
  assign id_172 = id_171;
  logic id_175 (
      .id_171(id_172[id_174[1]]),
      .id_171(id_168),
      .id_169(id_173),
      1 & id_176
  );
  logic id_177 (
      .id_175(id_168),
      .id_171(1'd0)
  );
  id_178 id_179 (
      .id_178(id_173[id_171]),
      .id_175(id_171),
      .id_177(id_178),
      .id_170(1)
  );
  assign id_177 = id_172;
  always @(posedge id_175[1'b0] or posedge id_177) begin
    id_180;
  end
  logic id_181;
  id_182 id_183 (
      .id_181(1),
      .id_182(id_181),
      .id_181((1))
  );
  id_184 id_185 (
      id_183,
      .id_168(1),
      .id_182(id_182),
      .id_181(~id_184),
      .id_183(1'b0),
      .id_181(id_168),
      .id_168(id_182[id_183 : id_184])
  );
  input signed [1 : id_181] id_186;
  id_187 id_188 (
      .id_184(~id_168[id_181[id_184[id_184[id_183 : id_184]]] : id_186]),
      .id_187(id_184),
      .id_186(~id_182[id_182]),
      .id_184(1'b0),
      1,
      .id_181((1))
  );
  input id_189;
  assign id_187 = id_183 - id_185;
  id_190 id_191 (
      id_190,
      .id_185(id_192)
  );
  id_193 id_194 (
      .id_190(1'b0),
      .id_187(~id_191),
      .id_191(1),
      .id_191(id_188)
  );
  logic id_195 (
      .id_187(1),
      id_186
  );
  logic id_196 (
      .id_192(id_192),
      .id_188(1),
      id_194
  );
  assign {id_194, 1, id_190, id_168} = ~id_187;
  logic id_197;
  logic id_198 (
      id_188[id_194],
      id_197[1]
  );
  logic id_199;
  logic id_200;
  logic id_201;
  assign id_193 = id_195;
  specify
    (id_202 => id_203[1]) = (id_191  : id_198  : ~id_186, id_181);
    if (~id_196) (id_204[1] => id_205) = (id_168, id_168[id_188] : id_168[id_185] : id_203[1]);
    (id_206 => id_207[1]) = (1  : 1  : 1, id_206[id_183] : id_183  : id_200);
    (posedge id_208 => (id_209 +: 1)) = (1'b0 : id_201  : id_182, id_200  : 1  : 1'b0);
  endspecify
endmodule
