<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>AND—Logical AND</title>
</head>
<body>
<h1 id="and-logical-and">AND—Logical AND</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>24 ib</td>
	<td>AND AL, imm8</td>
	<td>I</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>AL AND imm8.</td>
</tr>
<tr>
	<td>25 iw</td>
	<td>AND AX, imm16</td>
	<td>I</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>AX AND imm16.</td>
</tr>
<tr>
	<td>25 id</td>
	<td>AND EAX, imm32</td>
	<td>I</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>EAX AND imm32.</td>
</tr>
<tr>
	<td>REX.W + 25 id</td>
	<td>AND RAX, imm32</td>
	<td>I</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>RAX AND imm32 sign-extended to 64-bits.</td>
</tr>
<tr>
	<td>80 /4 ib</td>
	<td>AND r/m8, imm8</td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m8 AND imm8.</td>
</tr>
<tr>
	<td>REX + 80 /4 ib</td>
	<td>AND r/m8*, imm8</td>
	<td>MI</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>r/m8 AND imm8.</td>
</tr>
<tr>
	<td>81 /4 iw</td>
	<td>AND r/m16, imm16</td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m16 AND imm16.</td>
</tr>
<tr>
	<td>81 /4 id</td>
	<td>AND r/m32, imm32</td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m32 AND imm32.</td>
</tr>
<tr>
	<td>REX.W + 81 /4 id</td>
	<td>AND r/m64, imm32</td>
	<td>MI</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>r/m64 AND imm32 sign extended to 64-bits.</td>
</tr>
<tr>
	<td>83 /4 ib</td>
	<td>AND r/m16, imm8</td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m16 AND imm8 (sign-extended).</td>
</tr>
<tr>
	<td>83 /4 ib</td>
	<td>AND r/m32, imm8</td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m32 AND imm8 (sign-extended).</td>
</tr>
<tr>
	<td>REX.W + 83 /4 ib</td>
	<td>AND r/m64, imm8</td>
	<td>MI</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>r/m64 AND imm8 (sign-extended).</td>
</tr>
<tr>
	<td>20 /r</td>
	<td>AND r/m8, r8</td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m8 AND r8.</td>
</tr>
<tr>
	<td>REX + 20 /r</td>
	<td>AND r/m8*, r8*</td>
	<td>MR</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>r/m64 AND r8 (sign-extended).</td>
</tr>
<tr>
	<td>21 /r</td>
	<td>AND r/m16, r16</td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m16 AND r16.</td>
</tr>
<tr>
	<td>21 /r</td>
	<td>AND r/m32, r32</td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r/m32 AND r32.</td>
</tr>
<tr>
	<td>REX.W + 21 /r</td>
	<td>AND r/m64, r64</td>
	<td>MR</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>r/m64 AND r32.</td>
</tr>
<tr>
	<td>22 /r</td>
	<td>AND r8, r/m8</td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r8 AND r/m8.</td>
</tr>
<tr>
	<td>REX + 22 /r</td>
	<td>AND r8*, r/m8*</td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>r/m64 AND r8 (sign-extended).</td>
</tr>
<tr>
	<td>23 /r</td>
	<td>AND r16, r/m16</td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r16 AND r/m16.</td>
</tr>
<tr>
	<td>23 /r</td>
	<td>AND r32, r/m32</td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>r32 AND r/m32.</td>
</tr>
<tr>
	<td>REX.W + 23 /r</td>
	<td>AND r64, r/m64</td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>r64 AND r/m64.</td>
</tr>
</table>
<p class="notes">Notes: *In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (r, w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MI</td>
	<td>ModRM:r/m (r, w)</td>
	<td>imm8</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>I</td>
	<td>AL/AX/EAX/RAX</td>
	<td>imm8</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a bitwise AND operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is set to 1 if both corresponding bits of the first and second operands are 1; otherwise, it is set to 0.</p>
<p>This instruction can be used with a LOCK prefix to allow the it to be executed atomically.</p>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation</h2>
<pre>DEST ← DEST AND SRC;
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#SS(0)</td>
	<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
</body>
</html>
