
*** Running vivado
    with args -log jtag_axi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source jtag_axi_0.tcl -notrace
Command: synth_design -top jtag_axi_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1347.750 ; gain = 84.895 ; free physical = 2754 ; free virtual = 6464
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'jtag_axi_v1_2_7_jtag_axi' is not compiled in library jtag_axi [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:57]
INFO: [Synth 8-638] synthesizing module 'jtag_axi_0' [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:85]
	Parameter RD_TXN_QUEUE_LENGTH bound to: 1 - type: integer 
	Parameter WR_TXN_QUEUE_LENGTH bound to: 1 - type: integer 
	Parameter M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter FAMILY bound to: zynq - type: string 
	Parameter M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter M_HAS_BURST bound to: 1 - type: integer 
	Parameter PROTOCOL bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'jtag_axi_v1_2_7_jtag_axi' declared at '/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/hdl/jtag_axi_v1_2_syn_rfs.v:2003' bound to instance 'U0' of component 'jtag_axi_v1_2_7_jtag_axi' [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (10#1) [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (33#1) [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_0' (39#1) [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:85]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_read_axilite has unconnected port axi_rd_reset
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_read_axilite has unconnected port rx_fifo_full
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_write_axilite has unconnected port axi_wr_reset
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_write_axilite has unconnected port tx_fifo_empty
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_write_axilite has unconnected port write_data_valid
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awid[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[7]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[6]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[5]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[4]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[3]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlen[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awsize[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awsize[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awsize[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awburst[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awburst[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awlock
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awcache[3]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awcache[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awcache[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awcache[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awqos[3]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awqos[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awqos[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_awqos[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_wlast
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arid[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[7]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[6]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[5]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[4]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[3]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlen[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arsize[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arsize[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arsize[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arburst[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arburst[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arlock
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arcache[3]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arcache[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arcache[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arcache[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arqos[3]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arqos[2]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arqos[1]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_arqos[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_bid[0]
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_rlast
WARNING: [Synth 8-3331] design jtag_axi_v1_2_7_axi_bridge has unconnected port axi_rid[0]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized0 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized0 has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized0 has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized0 has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized0 has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized0 has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized0 has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr__parameterized0 has unconnected port RST
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port ALMOST_FULL_FB
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:02:13 . Memory (MB): peak = 1631.516 ; gain = 368.660 ; free physical = 2717 ; free virtual = 6430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[36] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[35] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[34] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[33] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[32] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[31] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[30] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[29] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[28] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[27] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[26] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[25] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[24] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[23] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[22] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[21] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[20] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[19] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[18] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[17] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[16] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[15] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[14] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[13] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[12] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[11] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[10] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[9] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[8] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[7] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[6] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[5] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[4] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[3] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[2] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[1] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[0] to constant 0 [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/synth/jtag_axi_0.vhd:175]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:14 . Memory (MB): peak = 1631.516 ; gain = 368.660 ; free physical = 2729 ; free virtual = 6441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:56 ; elapsed = 00:02:14 . Memory (MB): peak = 1631.516 ; gain = 368.660 ; free physical = 2729 ; free virtual = 6441
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/jtag_axi_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/jtag_axi_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'U0'
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/constraints/jtag_axi.xdc] for cell 'U0'
Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest/src/ip/managed_ip_project/managed_ip_project.runs/jtag_axi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/petr/Projects/zedboard/wrk/axitest/src/ip/managed_ip_project/managed_ip_project.runs/jtag_axi_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/petr/fld_0/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/jtag_axi_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/jtag_axi_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1765.484 ; gain = 0.000 ; free physical = 2455 ; free virtual = 6167
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2517 ; free virtual = 6257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2517 ; free virtual = 6257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/petr/Projects/zedboard/wrk/axitest/src/ip/managed_ip_project/managed_ip_project.runs/jtag_axi_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:44 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2519 ; free virtual = 6259
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tx_fifowr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fifowr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rst_xsdbfifo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_7_cmd_decode'
INFO: [Synth 8-5544] ROM "rd_cmd_fifo" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wr_done_state_reg' in module 'jtag_axi_v1_2_7_jtag_axi_engine'
INFO: [Synth 8-802] inferred FSM for state register 'rd_done_state_reg' in module 'jtag_axi_v1_2_7_jtag_axi_engine'
INFO: [Synth 8-5546] ROM "s_axi_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_wr_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rd_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rd_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_wr_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_done_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_done_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rd_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_done_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rd_done_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_7_write_axilite'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_7_read_axilite'
INFO: [Synth 8-5544] ROM "rx_fifo_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm14FC68400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_done_state_reg' in module 'fsm210A6AA01'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'wr_done_state_reg' in module 'fsm210A6AA00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm245C93400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm1CF204200'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:46 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2535 ; free virtual = 6248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 142   
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 9     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 153   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 29    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 54    
	   3 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 31    
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jtag_axi_v1_2_7_xsdb2txfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jtag_axi_v1_2_7_xsdb2txfifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jtag_axi_v1_2_7_rxfifo2xsdb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module jtag_axi_v1_2_7_xsdb_fifo_interface 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module jtag_axi_v1_2_7_cmd_decode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jtag_axi_v1_2_7_jtag_axi_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 12    
Module jtag_axi_v1_2_7_write_axilite 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 11    
Module jtag_axi_v1_2_7_read_axilite 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "xsdb2write_cmdfifo/tx_fifowr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsdb2read_cmdfifo/tx_fifowr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\jtag_axi_engine_u/loc_xsdb_rst_cntr0_inferred /\jtag_axi_engine_u/loc_xsdb_rst_cntr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\jtag_axi_engine_u/u_xsdb_fifo_interface/protocol_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/protocol_i_reg[1]' (FDR) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/axi_has_burst_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[0]' (FD) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[4]' (FD) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[1]' (FD) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[2]' (FD) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_fifo_depth_i_reg[3]' (FD) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/axi_64bit_reg_reg' (FD) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[0]' (FD) to 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/u_xsdb_fifo_interface/idw_reg[1]' (FD) to 'U0/jtag_axi_engine_u/loc_xsdb_rst_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\jtag_axi_engine_u/loc_xsdb_rst_reg )
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[16]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[15]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[14]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[13]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[12]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[11]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[10]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[9]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/s_daddr_i_reg[8]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/loc_xsdb_rst_reg) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3332] Sequential element (jtag_axi_engine_u/u_xsdb_fifo_interface/protocol_i_reg[0]) is unused and will be removed from module jtag_axi_v1_2_7_jtag_axi.
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:50 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2513 ; free virtual = 6238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                  | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|U0          | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:59 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2387 ; free virtual = 6113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:59 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2385 ; free virtual = 6111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                  | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|U0          | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:03:00 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2381 ; free virtual = 6107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/wr_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin jtag_axi_engine_u/rd_cmd_fifowren_axi_ff3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin U0:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2382 ; free virtual = 6108
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2382 ; free virtual = 6108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2382 ; free virtual = 6108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2382 ; free virtual = 6108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2381 ; free virtual = 6107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2381 ; free virtual = 6107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|jtag_axi_v1_2_7_jtag_axi | jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    18|
|2     |LUT2     |   114|
|3     |LUT3     |   100|
|4     |LUT4     |   101|
|5     |LUT5     |    78|
|6     |LUT6     |   166|
|7     |RAM64M   |    40|
|8     |RAM64X1D |     8|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     2|
|11    |SRL16E   |     2|
|12    |FDRE     |  1751|
|13    |FDSE     |    12|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+--------------------------------------------------------+------+
|      |Instance                                                   |Module                                                  |Cells |
+------+-----------------------------------------------------------+--------------------------------------------------------+------+
|1     |top                                                        |                                                        |  2393|
|2     |  U0                                                       |jtag_axi_v1_2_7_jtag_axi                                |  2393|
|3     |    axi_bridge_u                                           |jtag_axi_v1_2_7_axi_bridge                              |   256|
|4     |      read_axi_lite_u                                      |jtag_axi_v1_2_7_read_axilite                            |   118|
|5     |      write_axi_lite_u                                     |jtag_axi_v1_2_7_write_axilite                           |   138|
|6     |    jtag_axi_engine_u                                      |jtag_axi_v1_2_7_jtag_axi_engine                         |  2137|
|7     |      U_XSDB_SLAVE                                         |xsdbs_v1_0_2_xsdbs                                      |   247|
|8     |      cmd_decode_rd_channel                                |jtag_axi_v1_2_7_cmd_decode                              |     9|
|9     |      cmd_decode_wr_channel                                |jtag_axi_v1_2_7_cmd_decode_0                            |    11|
|10    |      rd_cmd_fifo_i                                        |fifo_generator_v13_2_2__parameterized1                  |   169|
|11    |        inst_fifo_gen                                      |fifo_generator_v13_2_2_synth__parameterized1            |   169|
|12    |          \gconvfifo.rf                                    |fifo_generator_top__parameterized1                      |   169|
|13    |            \grf.rf                                        |fifo_generator_ramfifo__parameterized1                  |   169|
|14    |              \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__parameterized0                             |    44|
|15    |                wr_pntr_cdc_inst                           |xpm_cdc_gray__parameterized0__4                         |    22|
|16    |                rd_pntr_cdc_inst                           |xpm_cdc_gray__parameterized0                            |    22|
|17    |              \gntv_or_sync_fifo.gl0.rd                    |rd_logic__parameterized0_10                             |    37|
|18    |                \gr1.gr1_int.rfwft                         |rd_fwft_21                                              |    19|
|19    |                \gras.rsts                                 |rd_status_flags_as__parameterized0_22                   |     2|
|20    |                rpntr                                      |rd_bin_cntr__parameterized0_23                          |    16|
|21    |              \gntv_or_sync_fifo.gl0.wr                    |wr_logic__parameterized0_11                             |    23|
|22    |                \gwas.wsts                                 |wr_status_flags_as__parameterized0_19                   |     3|
|23    |                wpntr                                      |wr_bin_cntr__parameterized0_20                          |    20|
|24    |              \gntv_or_sync_fifo.mem                       |memory__parameterized1_12                               |    65|
|25    |                \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1__parameterized1_13                   |     1|
|26    |                  inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0_14             |     1|
|27    |                    \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0_15                      |     1|
|28    |                      \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0_16             |     1|
|29    |                        \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0_17               |     1|
|30    |                          \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_18             |     1|
|31    |      rx_fifo_i                                            |fifo_generator_v13_2_2__parameterized0                  |   226|
|32    |        inst_fifo_gen                                      |fifo_generator_v13_2_2_synth__parameterized0            |   226|
|33    |          \gconvfifo.rf                                    |fifo_generator_top__parameterized0                      |   226|
|34    |            \grf.rf                                        |fifo_generator_ramfifo__parameterized0                  |   226|
|35    |              \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                             |   101|
|36    |                wr_pntr_cdc_inst                           |xpm_cdc_gray__4                                         |    46|
|37    |                rd_pntr_cdc_inst                           |xpm_cdc_gray                                            |    46|
|38    |              \gntv_or_sync_fifo.gl0.rd                    |rd_logic_3                                              |    55|
|39    |                \gr1.gr1_int.rfwft                         |rd_fwft_7                                               |    18|
|40    |                \gras.rsts                                 |rd_status_flags_as_8                                    |     2|
|41    |                rpntr                                      |rd_bin_cntr_9                                           |    35|
|42    |              \gntv_or_sync_fifo.gl0.wr                    |wr_logic_4                                              |    35|
|43    |                \gwas.wsts                                 |wr_status_flags_as_5                                    |     2|
|44    |                wpntr                                      |wr_bin_cntr_6                                           |    33|
|45    |              \gntv_or_sync_fifo.mem                       |memory__parameterized0                                  |    35|
|46    |                \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                                      |     3|
|47    |                  inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                                |     3|
|48    |                    \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                         |     3|
|49    |                      \valid.cstr                          |blk_mem_gen_generic_cstr                                |     3|
|50    |                        \ramloop[0].ram.r                  |blk_mem_gen_prim_width                                  |     3|
|51    |                          \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                                |     1|
|52    |      tx_fifo_i                                            |fifo_generator_v13_2_2                                  |   336|
|53    |        inst_fifo_gen                                      |fifo_generator_v13_2_2_synth                            |   336|
|54    |          \gconvfifo.rf                                    |fifo_generator_top                                      |   336|
|55    |            \grf.rf                                        |fifo_generator_ramfifo                                  |   336|
|56    |              \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                                  |   101|
|57    |                wr_pntr_cdc_inst                           |xpm_cdc_gray__2                                         |    46|
|58    |                rd_pntr_cdc_inst                           |xpm_cdc_gray__3                                         |    46|
|59    |              \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                                |    52|
|60    |                \gr1.gr1_int.rfwft                         |rd_fwft_2                                               |    16|
|61    |                \gras.rsts                                 |rd_status_flags_as                                      |     2|
|62    |                rpntr                                      |rd_bin_cntr                                             |    34|
|63    |              \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                                |    39|
|64    |                \gwas.wsts                                 |wr_status_flags_as                                      |     2|
|65    |                wpntr                                      |wr_bin_cntr                                             |    37|
|66    |              \gntv_or_sync_fifo.mem                       |memory                                                  |   144|
|67    |                \gdm.dm_gen.dm                             |dmem                                                    |   112|
|68    |      u_xsdb_fifo_interface                                |jtag_axi_v1_2_7_xsdb_fifo_interface                     |   611|
|69    |        rxfifo2xsdb_i                                      |jtag_axi_v1_2_7_rxfifo2xsdb                             |   130|
|70    |        xsdb2read_cmdfifo                                  |jtag_axi_v1_2_7_xsdb2txfifo__parameterized0             |   143|
|71    |        xsdb2txfifo_i                                      |jtag_axi_v1_2_7_xsdb2txfifo                             |    76|
|72    |        xsdb2write_cmdfifo                                 |jtag_axi_v1_2_7_xsdb2txfifo__parameterized0_1           |   143|
|73    |      wr_cmd_fifo_i                                        |fifo_generator_v13_2_2__parameterized1__xdcDup__1       |   183|
|74    |        inst_fifo_gen                                      |fifo_generator_v13_2_2_synth__parameterized1__xdcDup__1 |   183|
|75    |          \gconvfifo.rf                                    |fifo_generator_top__parameterized1__xdcDup__1           |   183|
|76    |            \grf.rf                                        |fifo_generator_ramfifo__parameterized1__xdcDup__1       |   183|
|77    |              \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__parameterized0__xdcDup__1                  |    44|
|78    |                wr_pntr_cdc_inst                           |xpm_cdc_gray__parameterized0__2                         |    22|
|79    |                rd_pntr_cdc_inst                           |xpm_cdc_gray__parameterized0__3                         |    22|
|80    |              \gntv_or_sync_fifo.gl0.rd                    |rd_logic__parameterized0                                |    37|
|81    |                \gr1.gr1_int.rfwft                         |rd_fwft                                                 |    19|
|82    |                \gras.rsts                                 |rd_status_flags_as__parameterized0                      |     2|
|83    |                rpntr                                      |rd_bin_cntr__parameterized0                             |    16|
|84    |              \gntv_or_sync_fifo.gl0.wr                    |wr_logic__parameterized0                                |    23|
|85    |                \gwas.wsts                                 |wr_status_flags_as__parameterized0                      |     3|
|86    |                wpntr                                      |wr_bin_cntr__parameterized0                             |    20|
|87    |              \gntv_or_sync_fifo.mem                       |memory__parameterized1                                  |    79|
|88    |                \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1__parameterized1                      |    14|
|89    |                  inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0                |    14|
|90    |                    \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0                         |    14|
|91    |                      \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0                |    14|
|92    |                        \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0                  |    14|
|93    |                          \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0                |     2|
+------+-----------------------------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.484 ; gain = 502.629 ; free physical = 2381 ; free virtual = 6107
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:12 ; elapsed = 00:02:34 . Memory (MB): peak = 1765.484 ; gain = 368.660 ; free physical = 2438 ; free virtual = 6164
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:03:01 . Memory (MB): peak = 1765.492 ; gain = 502.629 ; free physical = 2448 ; free virtual = 6174
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:03:03 . Memory (MB): peak = 1765.492 ; gain = 514.195 ; free physical = 2436 ; free virtual = 6162
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axitest/src/ip/managed_ip_project/managed_ip_project.runs/jtag_axi_0_synth_1/jtag_axi_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/petr/Projects/zedboard/wrk/axitest/src/ip/jtag_axi_0/jtag_axi_0.xci
INFO: [Coretcl 2-1174] Renamed 92 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/zedboard/wrk/axitest/src/ip/managed_ip_project/managed_ip_project.runs/jtag_axi_0_synth_1/jtag_axi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jtag_axi_0_utilization_synth.rpt -pb jtag_axi_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1789.496 ; gain = 0.000 ; free physical = 2432 ; free virtual = 6161
INFO: [Common 17-206] Exiting Vivado at Wed Feb 13 13:06:09 2019...
