#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b63420dc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b6342a3c30_0 .net "PC", 31 0, L_000001b634328bf0;  1 drivers
v000001b6342a5710_0 .net "cycles_consumed", 31 0, v000001b6342a44f0_0;  1 drivers
v000001b6342a4130_0 .var "input_clk", 0 0;
v000001b6342a4a90_0 .var "rst", 0 0;
S_000001b634039f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b63420dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b6341e23d0 .functor NOR 1, v000001b6342a4130_0, v000001b63428f7e0_0, C4<0>, C4<0>;
L_000001b6341e3010 .functor AND 1, v000001b634276760_0, v000001b6342766c0_0, C4<1>, C4<1>;
L_000001b6341e1fe0 .functor AND 1, L_000001b6341e3010, L_000001b6342a57b0, C4<1>, C4<1>;
L_000001b6341e3080 .functor AND 1, v000001b6342644f0_0, v000001b634264b30_0, C4<1>, C4<1>;
L_000001b6341e3470 .functor AND 1, L_000001b6341e3080, L_000001b6342a5850, C4<1>, C4<1>;
L_000001b6341e2050 .functor AND 1, v000001b63428ede0_0, v000001b6342903c0_0, C4<1>, C4<1>;
L_000001b6341e31d0 .functor AND 1, L_000001b6341e2050, L_000001b6342a4810, C4<1>, C4<1>;
L_000001b6341e2670 .functor AND 1, v000001b634276760_0, v000001b6342766c0_0, C4<1>, C4<1>;
L_000001b6341e3320 .functor AND 1, L_000001b6341e2670, L_000001b6342a3870, C4<1>, C4<1>;
L_000001b6341e1aa0 .functor AND 1, v000001b6342644f0_0, v000001b634264b30_0, C4<1>, C4<1>;
L_000001b6341e1b80 .functor AND 1, L_000001b6341e1aa0, L_000001b6342a3cd0, C4<1>, C4<1>;
L_000001b6341e2130 .functor AND 1, v000001b63428ede0_0, v000001b6342903c0_0, C4<1>, C4<1>;
L_000001b6341e2440 .functor AND 1, L_000001b6341e2130, L_000001b6342a3f50, C4<1>, C4<1>;
L_000001b6342a78e0 .functor NOT 1, L_000001b6341e23d0, C4<0>, C4<0>, C4<0>;
L_000001b6342a8210 .functor NOT 1, L_000001b6341e23d0, C4<0>, C4<0>, C4<0>;
L_000001b6342bcc80 .functor NOT 1, L_000001b6341e23d0, C4<0>, C4<0>, C4<0>;
L_000001b6342bdf50 .functor NOT 1, L_000001b6341e23d0, C4<0>, C4<0>, C4<0>;
L_000001b6342be0a0 .functor NOT 1, L_000001b6341e23d0, C4<0>, C4<0>, C4<0>;
L_000001b634328bf0 .functor BUFZ 32, v000001b63428cb80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b634290500_0 .net "EX1_ALU_OPER1", 31 0, L_000001b6342a8600;  1 drivers
v000001b63428ee80_0 .net "EX1_ALU_OPER2", 31 0, L_000001b6342bceb0;  1 drivers
v000001b63428f1a0_0 .net "EX1_PC", 31 0, v000001b634273100_0;  1 drivers
v000001b634290c80_0 .net "EX1_PFC", 31 0, v000001b634273d80_0;  1 drivers
v000001b63428f740_0 .net "EX1_PFC_to_IF", 31 0, L_000001b6342a0fd0;  1 drivers
v000001b634290d20_0 .net "EX1_forward_to_B", 31 0, v000001b6342740a0_0;  1 drivers
v000001b63428f060_0 .net "EX1_is_beq", 0 0, v000001b634273740_0;  1 drivers
v000001b63428f560_0 .net "EX1_is_bne", 0 0, v000001b634273a60_0;  1 drivers
v000001b634292940_0 .net "EX1_is_jal", 0 0, v000001b6342731a0_0;  1 drivers
v000001b6342915e0_0 .net "EX1_is_jr", 0 0, v000001b634274be0_0;  1 drivers
v000001b6342937a0_0 .net "EX1_is_oper2_immed", 0 0, v000001b6342732e0_0;  1 drivers
v000001b634291860_0 .net "EX1_memread", 0 0, v000001b634275040_0;  1 drivers
v000001b634291ae0_0 .net "EX1_memwrite", 0 0, v000001b634274460_0;  1 drivers
v000001b6342923a0_0 .net "EX1_opcode", 11 0, v000001b634274500_0;  1 drivers
v000001b634292440_0 .net "EX1_predicted", 0 0, v000001b6342745a0_0;  1 drivers
v000001b634291680_0 .net "EX1_rd_ind", 4 0, v000001b634273380_0;  1 drivers
v000001b6342924e0_0 .net "EX1_rd_indzero", 0 0, v000001b634275360_0;  1 drivers
v000001b634292f80_0 .net "EX1_regwrite", 0 0, v000001b634273b00_0;  1 drivers
v000001b634291a40_0 .net "EX1_rs1", 31 0, v000001b634274640_0;  1 drivers
v000001b634292300_0 .net "EX1_rs1_ind", 4 0, v000001b6342737e0_0;  1 drivers
v000001b634293480_0 .net "EX1_rs2", 31 0, v000001b634275680_0;  1 drivers
v000001b634293980_0 .net "EX1_rs2_ind", 4 0, v000001b634275400_0;  1 drivers
v000001b6342921c0_0 .net "EX1_rs2_out", 31 0, L_000001b6342bda10;  1 drivers
v000001b6342912c0_0 .net "EX2_ALU_OPER1", 31 0, v000001b634275e00_0;  1 drivers
v000001b634291900_0 .net "EX2_ALU_OPER2", 31 0, v000001b634275ae0_0;  1 drivers
v000001b634291e00_0 .net "EX2_ALU_OUT", 31 0, L_000001b6342a1c50;  1 drivers
v000001b634291b80_0 .net "EX2_PC", 31 0, v000001b634276580_0;  1 drivers
v000001b634291720_0 .net "EX2_PFC_to_IF", 31 0, v000001b634275c20_0;  1 drivers
v000001b6342938e0_0 .net "EX2_forward_to_B", 31 0, v000001b6342763a0_0;  1 drivers
v000001b634292a80_0 .net "EX2_is_beq", 0 0, v000001b634275900_0;  1 drivers
v000001b634292800_0 .net "EX2_is_bne", 0 0, v000001b634276ee0_0;  1 drivers
v000001b6342933e0_0 .net "EX2_is_jal", 0 0, v000001b634275f40_0;  1 drivers
v000001b634292580_0 .net "EX2_is_jr", 0 0, v000001b634275fe0_0;  1 drivers
v000001b634293840_0 .net "EX2_is_oper2_immed", 0 0, v000001b6342769e0_0;  1 drivers
v000001b634291360_0 .net "EX2_memread", 0 0, v000001b6342768a0_0;  1 drivers
v000001b634291400_0 .net "EX2_memwrite", 0 0, v000001b634276120_0;  1 drivers
v000001b634291c20_0 .net "EX2_opcode", 11 0, v000001b634276080_0;  1 drivers
v000001b6342928a0_0 .net "EX2_predicted", 0 0, v000001b634276440_0;  1 drivers
v000001b634293160_0 .net "EX2_rd_ind", 4 0, v000001b634276260_0;  1 drivers
v000001b6342919a0_0 .net "EX2_rd_indzero", 0 0, v000001b6342766c0_0;  1 drivers
v000001b6342929e0_0 .net "EX2_regwrite", 0 0, v000001b634276760_0;  1 drivers
v000001b634293700_0 .net "EX2_rs1", 31 0, v000001b634276800_0;  1 drivers
v000001b634291f40_0 .net "EX2_rs1_ind", 4 0, v000001b634276b20_0;  1 drivers
v000001b634292760_0 .net "EX2_rs2_ind", 4 0, v000001b634276940_0;  1 drivers
v000001b634291cc0_0 .net "EX2_rs2_out", 31 0, v000001b634276bc0_0;  1 drivers
v000001b634292e40_0 .net "ID_INST", 31 0, v000001b63427f870_0;  1 drivers
v000001b634291d60_0 .net "ID_PC", 31 0, v000001b63427f9b0_0;  1 drivers
v000001b634291220_0 .net "ID_PFC_to_EX", 31 0, L_000001b63429fef0;  1 drivers
v000001b634292b20_0 .net "ID_PFC_to_IF", 31 0, L_000001b63429f090;  1 drivers
v000001b634292bc0_0 .net "ID_forward_to_B", 31 0, L_000001b63429f9f0;  1 drivers
v000001b6342914a0_0 .net "ID_is_beq", 0 0, L_000001b6342a02b0;  1 drivers
v000001b634291ea0_0 .net "ID_is_bne", 0 0, L_000001b63429ea50;  1 drivers
v000001b634292c60_0 .net "ID_is_j", 0 0, L_000001b6342a0cb0;  1 drivers
v000001b634291540_0 .net "ID_is_jal", 0 0, L_000001b6342a0490;  1 drivers
v000001b634291fe0_0 .net "ID_is_jr", 0 0, L_000001b63429f590;  1 drivers
v000001b634293520_0 .net "ID_is_oper2_immed", 0 0, L_000001b6342a7aa0;  1 drivers
v000001b634292080_0 .net "ID_memread", 0 0, L_000001b63429eb90;  1 drivers
v000001b634293020_0 .net "ID_memwrite", 0 0, L_000001b6342a0f30;  1 drivers
v000001b634292120_0 .net "ID_opcode", 11 0, v000001b634293ca0_0;  1 drivers
v000001b6342917c0_0 .net "ID_predicted", 0 0, v000001b634278610_0;  1 drivers
v000001b634292ee0_0 .net "ID_rd_ind", 4 0, v000001b634293fc0_0;  1 drivers
v000001b634292620_0 .net "ID_regwrite", 0 0, L_000001b63429e7d0;  1 drivers
v000001b634292260_0 .net "ID_rs1", 31 0, v000001b63427ce90_0;  1 drivers
v000001b6342926c0_0 .net "ID_rs1_ind", 4 0, v000001b634293c00_0;  1 drivers
v000001b634292d00_0 .net "ID_rs2", 31 0, v000001b63427ee70_0;  1 drivers
v000001b634292da0_0 .net "ID_rs2_ind", 4 0, v000001b634293de0_0;  1 drivers
v000001b6342930c0_0 .net "IF_INST", 31 0, L_000001b6342a6b50;  1 drivers
v000001b634293200_0 .net "IF_pc", 31 0, v000001b63428cb80_0;  1 drivers
v000001b6342932a0_0 .net "MEM_ALU_OUT", 31 0, v000001b6342652b0_0;  1 drivers
v000001b634293340_0 .net "MEM_Data_mem_out", 31 0, v000001b634290960_0;  1 drivers
v000001b6342935c0_0 .net "MEM_memread", 0 0, v000001b634264310_0;  1 drivers
v000001b634293660_0 .net "MEM_memwrite", 0 0, v000001b634265170_0;  1 drivers
v000001b6342a3b90_0 .net "MEM_opcode", 11 0, v000001b634264a90_0;  1 drivers
v000001b6342a5990_0 .net "MEM_rd_ind", 4 0, v000001b634263370_0;  1 drivers
v000001b6342a5df0_0 .net "MEM_rd_indzero", 0 0, v000001b634264b30_0;  1 drivers
v000001b6342a4b30_0 .net "MEM_regwrite", 0 0, v000001b6342644f0_0;  1 drivers
v000001b6342a4630_0 .net "MEM_rs2", 31 0, v000001b634265350_0;  1 drivers
v000001b6342a4090_0 .net "PC", 31 0, L_000001b634328bf0;  alias, 1 drivers
v000001b6342a3910_0 .net "STALL_ID1_FLUSH", 0 0, v000001b634277b70_0;  1 drivers
v000001b6342a4bd0_0 .net "STALL_ID2_FLUSH", 0 0, v000001b634277df0_0;  1 drivers
v000001b6342a4f90_0 .net "STALL_IF_FLUSH", 0 0, v000001b63427b3b0_0;  1 drivers
v000001b6342a4c70_0 .net "WB_ALU_OUT", 31 0, v000001b63428ed40_0;  1 drivers
v000001b6342a4d10_0 .net "WB_Data_mem_out", 31 0, v000001b63428fb00_0;  1 drivers
v000001b6342a5530_0 .net "WB_memread", 0 0, v000001b6342900a0_0;  1 drivers
v000001b6342a5ad0_0 .net "WB_rd_ind", 4 0, v000001b63428f4c0_0;  1 drivers
v000001b6342a4270_0 .net "WB_rd_indzero", 0 0, v000001b6342903c0_0;  1 drivers
v000001b6342a4db0_0 .net "WB_regwrite", 0 0, v000001b63428ede0_0;  1 drivers
v000001b6342a4e50_0 .net "Wrong_prediction", 0 0, L_000001b6342bdfc0;  1 drivers
v000001b6342a5c10_0 .net *"_ivl_1", 0 0, L_000001b6341e3010;  1 drivers
v000001b6342a4310_0 .net *"_ivl_13", 0 0, L_000001b6341e2050;  1 drivers
v000001b6342a5030_0 .net *"_ivl_14", 0 0, L_000001b6342a4810;  1 drivers
v000001b6342a39b0_0 .net *"_ivl_19", 0 0, L_000001b6341e2670;  1 drivers
v000001b6342a5b70_0 .net *"_ivl_2", 0 0, L_000001b6342a57b0;  1 drivers
v000001b6342a5490_0 .net *"_ivl_20", 0 0, L_000001b6342a3870;  1 drivers
v000001b6342a41d0_0 .net *"_ivl_25", 0 0, L_000001b6341e1aa0;  1 drivers
v000001b6342a58f0_0 .net *"_ivl_26", 0 0, L_000001b6342a3cd0;  1 drivers
v000001b6342a5f30_0 .net *"_ivl_31", 0 0, L_000001b6341e2130;  1 drivers
v000001b6342a4ef0_0 .net *"_ivl_32", 0 0, L_000001b6342a3f50;  1 drivers
v000001b6342a50d0_0 .net *"_ivl_40", 31 0, L_000001b63429eeb0;  1 drivers
L_000001b6342c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b6342a5e90_0 .net *"_ivl_43", 26 0, L_000001b6342c0c58;  1 drivers
L_000001b6342c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b6342a5170_0 .net/2u *"_ivl_44", 31 0, L_000001b6342c0ca0;  1 drivers
v000001b6342a3af0_0 .net *"_ivl_52", 31 0, L_000001b634316e30;  1 drivers
L_000001b6342c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b6342a4450_0 .net *"_ivl_55", 26 0, L_000001b6342c0d30;  1 drivers
L_000001b6342c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b6342a3d70_0 .net/2u *"_ivl_56", 31 0, L_000001b6342c0d78;  1 drivers
v000001b6342a3eb0_0 .net *"_ivl_7", 0 0, L_000001b6341e3080;  1 drivers
v000001b6342a53f0_0 .net *"_ivl_8", 0 0, L_000001b6342a5850;  1 drivers
v000001b6342a3a50_0 .net "alu_selA", 1 0, L_000001b6342a48b0;  1 drivers
v000001b6342a3ff0_0 .net "alu_selB", 1 0, L_000001b6342a6110;  1 drivers
v000001b6342a43b0_0 .net "clk", 0 0, L_000001b6341e23d0;  1 drivers
v000001b6342a44f0_0 .var "cycles_consumed", 31 0;
v000001b6342a5a30_0 .net "exhaz", 0 0, L_000001b6341e3470;  1 drivers
v000001b6342a5210_0 .net "exhaz2", 0 0, L_000001b6341e1b80;  1 drivers
v000001b6342a5cb0_0 .net "hlt", 0 0, v000001b63428f7e0_0;  1 drivers
v000001b6342a52b0_0 .net "idhaz", 0 0, L_000001b6341e1fe0;  1 drivers
v000001b6342a4950_0 .net "idhaz2", 0 0, L_000001b6341e3320;  1 drivers
v000001b6342a5d50_0 .net "if_id_write", 0 0, v000001b63427ab90_0;  1 drivers
v000001b6342a55d0_0 .net "input_clk", 0 0, v000001b6342a4130_0;  1 drivers
v000001b6342a5350_0 .net "is_branch_and_taken", 0 0, L_000001b6342a7db0;  1 drivers
v000001b6342a5670_0 .net "memhaz", 0 0, L_000001b6341e31d0;  1 drivers
v000001b6342a37d0_0 .net "memhaz2", 0 0, L_000001b6341e2440;  1 drivers
v000001b6342a3e10_0 .net "pc_src", 2 0, L_000001b63429f3b0;  1 drivers
v000001b6342a46d0_0 .net "pc_write", 0 0, v000001b63427c030_0;  1 drivers
v000001b6342a4590_0 .net "rst", 0 0, v000001b6342a4a90_0;  1 drivers
v000001b6342a4770_0 .net "store_rs2_forward", 1 0, L_000001b6342a61b0;  1 drivers
v000001b6342a49f0_0 .net "wdata_to_reg_file", 31 0, L_000001b6343282c0;  1 drivers
E_000001b6341ed800/0 .event negedge, v000001b634277f30_0;
E_000001b6341ed800/1 .event posedge, v000001b6342635f0_0;
E_000001b6341ed800 .event/or E_000001b6341ed800/0, E_000001b6341ed800/1;
L_000001b6342a57b0 .cmp/eq 5, v000001b634276260_0, v000001b6342737e0_0;
L_000001b6342a5850 .cmp/eq 5, v000001b634263370_0, v000001b6342737e0_0;
L_000001b6342a4810 .cmp/eq 5, v000001b63428f4c0_0, v000001b6342737e0_0;
L_000001b6342a3870 .cmp/eq 5, v000001b634276260_0, v000001b634275400_0;
L_000001b6342a3cd0 .cmp/eq 5, v000001b634263370_0, v000001b634275400_0;
L_000001b6342a3f50 .cmp/eq 5, v000001b63428f4c0_0, v000001b634275400_0;
L_000001b63429eeb0 .concat [ 5 27 0 0], v000001b634293fc0_0, L_000001b6342c0c58;
L_000001b63429ef50 .cmp/ne 32, L_000001b63429eeb0, L_000001b6342c0ca0;
L_000001b634316e30 .concat [ 5 27 0 0], v000001b634276260_0, L_000001b6342c0d30;
L_000001b6343167f0 .cmp/ne 32, L_000001b634316e30, L_000001b6342c0d78;
S_000001b633fbd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b6341e32b0 .functor NOT 1, L_000001b6341e3470, C4<0>, C4<0>, C4<0>;
L_000001b6341e1950 .functor AND 1, L_000001b6341e31d0, L_000001b6341e32b0, C4<1>, C4<1>;
L_000001b6341e19c0 .functor OR 1, L_000001b6341e1fe0, L_000001b6341e1950, C4<0>, C4<0>;
L_000001b6341e1a30 .functor OR 1, L_000001b6341e1fe0, L_000001b6341e3470, C4<0>, C4<0>;
v000001b634207cc0_0 .net *"_ivl_12", 0 0, L_000001b6341e1a30;  1 drivers
v000001b634209200_0 .net *"_ivl_2", 0 0, L_000001b6341e32b0;  1 drivers
v000001b634209340_0 .net *"_ivl_5", 0 0, L_000001b6341e1950;  1 drivers
v000001b634209520_0 .net *"_ivl_7", 0 0, L_000001b6341e19c0;  1 drivers
v000001b6342088a0_0 .net "alu_selA", 1 0, L_000001b6342a48b0;  alias, 1 drivers
v000001b634209840_0 .net "exhaz", 0 0, L_000001b6341e3470;  alias, 1 drivers
v000001b6342084e0_0 .net "idhaz", 0 0, L_000001b6341e1fe0;  alias, 1 drivers
v000001b634208800_0 .net "memhaz", 0 0, L_000001b6341e31d0;  alias, 1 drivers
L_000001b6342a48b0 .concat8 [ 1 1 0 0], L_000001b6341e19c0, L_000001b6341e1a30;
S_000001b633fbd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b6341e21a0 .functor NOT 1, L_000001b6341e1b80, C4<0>, C4<0>, C4<0>;
L_000001b6341e1d40 .functor AND 1, L_000001b6341e2440, L_000001b6341e21a0, C4<1>, C4<1>;
L_000001b6341e2210 .functor OR 1, L_000001b6341e3320, L_000001b6341e1d40, C4<0>, C4<0>;
L_000001b6341e2280 .functor NOT 1, v000001b6342732e0_0, C4<0>, C4<0>, C4<0>;
L_000001b6341e2360 .functor AND 1, L_000001b6341e2210, L_000001b6341e2280, C4<1>, C4<1>;
L_000001b6341e24b0 .functor OR 1, L_000001b6341e3320, L_000001b6341e1b80, C4<0>, C4<0>;
L_000001b6341e2520 .functor NOT 1, v000001b6342732e0_0, C4<0>, C4<0>, C4<0>;
L_000001b6341e3550 .functor AND 1, L_000001b6341e24b0, L_000001b6341e2520, C4<1>, C4<1>;
v000001b6342095c0_0 .net "EX1_is_oper2_immed", 0 0, v000001b6342732e0_0;  alias, 1 drivers
v000001b634209660_0 .net *"_ivl_11", 0 0, L_000001b6341e2360;  1 drivers
v000001b6342097a0_0 .net *"_ivl_16", 0 0, L_000001b6341e24b0;  1 drivers
v000001b634207fe0_0 .net *"_ivl_17", 0 0, L_000001b6341e2520;  1 drivers
v000001b6342079a0_0 .net *"_ivl_2", 0 0, L_000001b6341e21a0;  1 drivers
v000001b634207a40_0 .net *"_ivl_20", 0 0, L_000001b6341e3550;  1 drivers
v000001b634207d60_0 .net *"_ivl_5", 0 0, L_000001b6341e1d40;  1 drivers
v000001b634207e00_0 .net *"_ivl_7", 0 0, L_000001b6341e2210;  1 drivers
v000001b634207ea0_0 .net *"_ivl_8", 0 0, L_000001b6341e2280;  1 drivers
v000001b634207f40_0 .net "alu_selB", 1 0, L_000001b6342a6110;  alias, 1 drivers
v000001b634208080_0 .net "exhaz", 0 0, L_000001b6341e1b80;  alias, 1 drivers
v000001b634208120_0 .net "idhaz", 0 0, L_000001b6341e3320;  alias, 1 drivers
v000001b6342081c0_0 .net "memhaz", 0 0, L_000001b6341e2440;  alias, 1 drivers
L_000001b6342a6110 .concat8 [ 1 1 0 0], L_000001b6341e2360, L_000001b6341e3550;
S_000001b634006030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b6341e3780 .functor NOT 1, L_000001b6341e1b80, C4<0>, C4<0>, C4<0>;
L_000001b6341e37f0 .functor AND 1, L_000001b6341e2440, L_000001b6341e3780, C4<1>, C4<1>;
L_000001b6341e3630 .functor OR 1, L_000001b6341e3320, L_000001b6341e37f0, C4<0>, C4<0>;
L_000001b6341e3860 .functor OR 1, L_000001b6341e3320, L_000001b6341e1b80, C4<0>, C4<0>;
v000001b634208260_0 .net *"_ivl_12", 0 0, L_000001b6341e3860;  1 drivers
v000001b6342083a0_0 .net *"_ivl_2", 0 0, L_000001b6341e3780;  1 drivers
v000001b634208440_0 .net *"_ivl_5", 0 0, L_000001b6341e37f0;  1 drivers
v000001b634208580_0 .net *"_ivl_7", 0 0, L_000001b6341e3630;  1 drivers
v000001b6342086c0_0 .net "exhaz", 0 0, L_000001b6341e1b80;  alias, 1 drivers
v000001b634208760_0 .net "idhaz", 0 0, L_000001b6341e3320;  alias, 1 drivers
v000001b6341854b0_0 .net "memhaz", 0 0, L_000001b6341e2440;  alias, 1 drivers
v000001b634186770_0 .net "store_rs2_forward", 1 0, L_000001b6342a61b0;  alias, 1 drivers
L_000001b6342a61b0 .concat8 [ 1 1 0 0], L_000001b6341e3630, L_000001b6341e3860;
S_000001b6340061c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b6341855f0_0 .net "EX_ALU_OUT", 31 0, L_000001b6342a1c50;  alias, 1 drivers
v000001b634186950_0 .net "EX_memread", 0 0, v000001b6342768a0_0;  alias, 1 drivers
v000001b634170290_0 .net "EX_memwrite", 0 0, v000001b634276120_0;  alias, 1 drivers
v000001b63416ed50_0 .net "EX_opcode", 11 0, v000001b634276080_0;  alias, 1 drivers
v000001b634264630_0 .net "EX_rd_ind", 4 0, v000001b634276260_0;  alias, 1 drivers
v000001b634264590_0 .net "EX_rd_indzero", 0 0, L_000001b6343167f0;  1 drivers
v000001b634264db0_0 .net "EX_regwrite", 0 0, v000001b634276760_0;  alias, 1 drivers
v000001b634264450_0 .net "EX_rs2_out", 31 0, v000001b634276bc0_0;  alias, 1 drivers
v000001b6342652b0_0 .var "MEM_ALU_OUT", 31 0;
v000001b634264310_0 .var "MEM_memread", 0 0;
v000001b634265170_0 .var "MEM_memwrite", 0 0;
v000001b634264a90_0 .var "MEM_opcode", 11 0;
v000001b634263370_0 .var "MEM_rd_ind", 4 0;
v000001b634264b30_0 .var "MEM_rd_indzero", 0 0;
v000001b6342644f0_0 .var "MEM_regwrite", 0 0;
v000001b634265350_0 .var "MEM_rs2", 31 0;
v000001b6342655d0_0 .net "clk", 0 0, L_000001b6342bdf50;  1 drivers
v000001b6342635f0_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
E_000001b6341ed0c0 .event posedge, v000001b6342635f0_0, v000001b6342655d0_0;
S_000001b633fb69c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b634011490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b6340114c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b634011500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b634011538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b634011570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b6340115a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b6340115e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b634011618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b634011650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b634011688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b6340116c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b6340116f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b634011730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b634011768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b6340117a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b6340117d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b634011810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b634011848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b634011880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b6340118b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b6340118f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b634011928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b634011960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b634011998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b6340119d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b6342bdd20 .functor XOR 1, L_000001b6342bdb60, v000001b634276440_0, C4<0>, C4<0>;
L_000001b6342be030 .functor NOT 1, L_000001b6342bdd20, C4<0>, C4<0>, C4<0>;
L_000001b6342bdee0 .functor OR 1, v000001b6342a4a90_0, L_000001b6342be030, C4<0>, C4<0>;
L_000001b6342bdfc0 .functor NOT 1, L_000001b6342bdee0, C4<0>, C4<0>, C4<0>;
v000001b634267380_0 .net "ALU_OP", 3 0, v000001b634267240_0;  1 drivers
v000001b634269d60_0 .net "BranchDecision", 0 0, L_000001b6342bdb60;  1 drivers
v000001b63426a800_0 .net "CF", 0 0, v000001b6342690e0_0;  1 drivers
v000001b634269900_0 .net "EX_opcode", 11 0, v000001b634276080_0;  alias, 1 drivers
v000001b63426a440_0 .net "Wrong_prediction", 0 0, L_000001b6342bdfc0;  alias, 1 drivers
v000001b63426ad00_0 .net "ZF", 0 0, L_000001b6342bd000;  1 drivers
L_000001b6342c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b63426a1c0_0 .net/2u *"_ivl_0", 31 0, L_000001b6342c0ce8;  1 drivers
v000001b63426a4e0_0 .net *"_ivl_11", 0 0, L_000001b6342bdee0;  1 drivers
v000001b6342699a0_0 .net *"_ivl_2", 31 0, L_000001b6342a14d0;  1 drivers
v000001b634269b80_0 .net *"_ivl_6", 0 0, L_000001b6342bdd20;  1 drivers
v000001b63426a940_0 .net *"_ivl_8", 0 0, L_000001b6342be030;  1 drivers
v000001b63426a080_0 .net "alu_out", 31 0, L_000001b6342a1c50;  alias, 1 drivers
v000001b63426a260_0 .net "alu_outw", 31 0, v000001b6342671a0_0;  1 drivers
v000001b63426a300_0 .net "is_beq", 0 0, v000001b634275900_0;  alias, 1 drivers
v000001b634269e00_0 .net "is_bne", 0 0, v000001b634276ee0_0;  alias, 1 drivers
v000001b63426a760_0 .net "is_jal", 0 0, v000001b634275f40_0;  alias, 1 drivers
v000001b634269ea0_0 .net "oper1", 31 0, v000001b634275e00_0;  alias, 1 drivers
v000001b63426ab20_0 .net "oper2", 31 0, v000001b634275ae0_0;  alias, 1 drivers
v000001b63426a9e0_0 .net "pc", 31 0, v000001b634276580_0;  alias, 1 drivers
v000001b63426a8a0_0 .net "predicted", 0 0, v000001b634276440_0;  alias, 1 drivers
v000001b63426a580_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
L_000001b6342a14d0 .arith/sum 32, v000001b634276580_0, L_000001b6342c0ce8;
L_000001b6342a1c50 .functor MUXZ 32, v000001b6342671a0_0, L_000001b6342a14d0, v000001b634275f40_0, C4<>;
S_000001b633fb6b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b633fb69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b6342bd690 .functor AND 1, v000001b634275900_0, L_000001b6342bd620, C4<1>, C4<1>;
L_000001b6342bdbd0 .functor NOT 1, L_000001b6342bd620, C4<0>, C4<0>, C4<0>;
L_000001b6342bd770 .functor AND 1, v000001b634276ee0_0, L_000001b6342bdbd0, C4<1>, C4<1>;
L_000001b6342bdb60 .functor OR 1, L_000001b6342bd690, L_000001b6342bd770, C4<0>, C4<0>;
v000001b634268be0_0 .net "BranchDecision", 0 0, L_000001b6342bdb60;  alias, 1 drivers
v000001b634268460_0 .net *"_ivl_2", 0 0, L_000001b6342bdbd0;  1 drivers
v000001b6342680a0_0 .net "is_beq", 0 0, v000001b634275900_0;  alias, 1 drivers
v000001b634268280_0 .net "is_beq_taken", 0 0, L_000001b6342bd690;  1 drivers
v000001b634267ba0_0 .net "is_bne", 0 0, v000001b634276ee0_0;  alias, 1 drivers
v000001b634268c80_0 .net "is_bne_taken", 0 0, L_000001b6342bd770;  1 drivers
v000001b634268500_0 .net "is_eq", 0 0, L_000001b6342bd620;  1 drivers
v000001b634269040_0 .net "oper1", 31 0, v000001b634275e00_0;  alias, 1 drivers
v000001b6342683c0_0 .net "oper2", 31 0, v000001b634275ae0_0;  alias, 1 drivers
S_000001b634029aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b633fb6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b6342bc6d0 .functor XOR 1, L_000001b6342a2f10, L_000001b6342a2dd0, C4<0>, C4<0>;
L_000001b6342bc4a0 .functor XOR 1, L_000001b6342a1cf0, L_000001b6342a1d90, C4<0>, C4<0>;
L_000001b6342bda80 .functor XOR 1, L_000001b6342a25b0, L_000001b6342a26f0, C4<0>, C4<0>;
L_000001b6342bcf20 .functor XOR 1, L_000001b6342a2e70, L_000001b6342a32d0, C4<0>, C4<0>;
L_000001b6342bc7b0 .functor XOR 1, L_000001b6342a1070, L_000001b6342a1110, C4<0>, C4<0>;
L_000001b6342bc890 .functor XOR 1, L_000001b6342a1390, L_000001b6342a1570, C4<0>, C4<0>;
L_000001b6342bd070 .functor XOR 1, L_000001b634312ab0, L_000001b634314db0, C4<0>, C4<0>;
L_000001b6342bc900 .functor XOR 1, L_000001b634314310, L_000001b634313d70, C4<0>, C4<0>;
L_000001b6342bdc40 .functor XOR 1, L_000001b634313870, L_000001b634312790, C4<0>, C4<0>;
L_000001b6342bd2a0 .functor XOR 1, L_000001b634313550, L_000001b634314450, C4<0>, C4<0>;
L_000001b6342bd0e0 .functor XOR 1, L_000001b634314950, L_000001b634314e50, C4<0>, C4<0>;
L_000001b6342bdaf0 .functor XOR 1, L_000001b634313a50, L_000001b634313af0, C4<0>, C4<0>;
L_000001b6342bd150 .functor XOR 1, L_000001b6343144f0, L_000001b634314a90, C4<0>, C4<0>;
L_000001b6342bcba0 .functor XOR 1, L_000001b634313230, L_000001b634313f50, C4<0>, C4<0>;
L_000001b6342bc510 .functor XOR 1, L_000001b634313190, L_000001b6343148b0, C4<0>, C4<0>;
L_000001b6342bc270 .functor XOR 1, L_000001b634313730, L_000001b634313690, C4<0>, C4<0>;
L_000001b6342bd1c0 .functor XOR 1, L_000001b634313410, L_000001b634312e70, C4<0>, C4<0>;
L_000001b6342bc970 .functor XOR 1, L_000001b634312a10, L_000001b634312fb0, C4<0>, C4<0>;
L_000001b6342bccf0 .functor XOR 1, L_000001b634313e10, L_000001b6343149f0, C4<0>, C4<0>;
L_000001b6342bd380 .functor XOR 1, L_000001b634313cd0, L_000001b634314090, C4<0>, C4<0>;
L_000001b6342bcd60 .functor XOR 1, L_000001b634313eb0, L_000001b634314b30, C4<0>, C4<0>;
L_000001b6342bd310 .functor XOR 1, L_000001b634314ef0, L_000001b634313b90, C4<0>, C4<0>;
L_000001b6342bd3f0 .functor XOR 1, L_000001b634314c70, L_000001b6343146d0, C4<0>, C4<0>;
L_000001b6342bc5f0 .functor XOR 1, L_000001b634312f10, L_000001b634312dd0, C4<0>, C4<0>;
L_000001b6342bcf90 .functor XOR 1, L_000001b6343143b0, L_000001b634313c30, C4<0>, C4<0>;
L_000001b6342bd230 .functor XOR 1, L_000001b634313ff0, L_000001b634314bd0, C4<0>, C4<0>;
L_000001b6342bd460 .functor XOR 1, L_000001b634314590, L_000001b634314130, C4<0>, C4<0>;
L_000001b6342bd8c0 .functor XOR 1, L_000001b634314d10, L_000001b6343135f0, C4<0>, C4<0>;
L_000001b6342bd4d0 .functor XOR 1, L_000001b634313050, L_000001b634312b50, C4<0>, C4<0>;
L_000001b6342bd540 .functor XOR 1, L_000001b6343137d0, L_000001b6343141d0, C4<0>, C4<0>;
L_000001b6342bd5b0 .functor XOR 1, L_000001b634314270, L_000001b6343130f0, C4<0>, C4<0>;
L_000001b6342bd700 .functor XOR 1, L_000001b634313910, L_000001b634314630, C4<0>, C4<0>;
L_000001b6342bd620/0/0 .functor OR 1, L_000001b6343132d0, L_000001b6343139b0, L_000001b634314810, L_000001b634312830;
L_000001b6342bd620/0/4 .functor OR 1, L_000001b634312bf0, L_000001b6343128d0, L_000001b634312970, L_000001b634312c90;
L_000001b6342bd620/0/8 .functor OR 1, L_000001b634312d30, L_000001b634313370, L_000001b6343134b0, L_000001b6343164d0;
L_000001b6342bd620/0/12 .functor OR 1, L_000001b634316570, L_000001b634316cf0, L_000001b634315030, L_000001b6343153f0;
L_000001b6342bd620/0/16 .functor OR 1, L_000001b634316c50, L_000001b634316890, L_000001b6343157b0, L_000001b634315350;
L_000001b6342bd620/0/20 .functor OR 1, L_000001b634315f30, L_000001b634315530, L_000001b634316070, L_000001b6343173d0;
L_000001b6342bd620/0/24 .functor OR 1, L_000001b634316110, L_000001b634316d90, L_000001b6343150d0, L_000001b634316750;
L_000001b6342bd620/0/28 .functor OR 1, L_000001b634315490, L_000001b6343162f0, L_000001b6343152b0, L_000001b634317290;
L_000001b6342bd620/1/0 .functor OR 1, L_000001b6342bd620/0/0, L_000001b6342bd620/0/4, L_000001b6342bd620/0/8, L_000001b6342bd620/0/12;
L_000001b6342bd620/1/4 .functor OR 1, L_000001b6342bd620/0/16, L_000001b6342bd620/0/20, L_000001b6342bd620/0/24, L_000001b6342bd620/0/28;
L_000001b6342bd620 .functor NOR 1, L_000001b6342bd620/1/0, L_000001b6342bd620/1/4, C4<0>, C4<0>;
v000001b634263910_0 .net *"_ivl_0", 0 0, L_000001b6342bc6d0;  1 drivers
v000001b6342646d0_0 .net *"_ivl_101", 0 0, L_000001b634312e70;  1 drivers
v000001b634264ef0_0 .net *"_ivl_102", 0 0, L_000001b6342bc970;  1 drivers
v000001b6342643b0_0 .net *"_ivl_105", 0 0, L_000001b634312a10;  1 drivers
v000001b634263190_0 .net *"_ivl_107", 0 0, L_000001b634312fb0;  1 drivers
v000001b634264950_0 .net *"_ivl_108", 0 0, L_000001b6342bccf0;  1 drivers
v000001b634263730_0 .net *"_ivl_11", 0 0, L_000001b6342a1d90;  1 drivers
v000001b634263eb0_0 .net *"_ivl_111", 0 0, L_000001b634313e10;  1 drivers
v000001b634263230_0 .net *"_ivl_113", 0 0, L_000001b6343149f0;  1 drivers
v000001b634263b90_0 .net *"_ivl_114", 0 0, L_000001b6342bd380;  1 drivers
v000001b6342632d0_0 .net *"_ivl_117", 0 0, L_000001b634313cd0;  1 drivers
v000001b634264770_0 .net *"_ivl_119", 0 0, L_000001b634314090;  1 drivers
v000001b634264810_0 .net *"_ivl_12", 0 0, L_000001b6342bda80;  1 drivers
v000001b634264f90_0 .net *"_ivl_120", 0 0, L_000001b6342bcd60;  1 drivers
v000001b6342648b0_0 .net *"_ivl_123", 0 0, L_000001b634313eb0;  1 drivers
v000001b6342649f0_0 .net *"_ivl_125", 0 0, L_000001b634314b30;  1 drivers
v000001b6342637d0_0 .net *"_ivl_126", 0 0, L_000001b6342bd310;  1 drivers
v000001b634265710_0 .net *"_ivl_129", 0 0, L_000001b634314ef0;  1 drivers
v000001b634265490_0 .net *"_ivl_131", 0 0, L_000001b634313b90;  1 drivers
v000001b634264bd0_0 .net *"_ivl_132", 0 0, L_000001b6342bd3f0;  1 drivers
v000001b634265210_0 .net *"_ivl_135", 0 0, L_000001b634314c70;  1 drivers
v000001b634263870_0 .net *"_ivl_137", 0 0, L_000001b6343146d0;  1 drivers
v000001b634264130_0 .net *"_ivl_138", 0 0, L_000001b6342bc5f0;  1 drivers
v000001b634265030_0 .net *"_ivl_141", 0 0, L_000001b634312f10;  1 drivers
v000001b6342657b0_0 .net *"_ivl_143", 0 0, L_000001b634312dd0;  1 drivers
v000001b634264c70_0 .net *"_ivl_144", 0 0, L_000001b6342bcf90;  1 drivers
v000001b634264d10_0 .net *"_ivl_147", 0 0, L_000001b6343143b0;  1 drivers
v000001b634265670_0 .net *"_ivl_149", 0 0, L_000001b634313c30;  1 drivers
v000001b634263f50_0 .net *"_ivl_15", 0 0, L_000001b6342a25b0;  1 drivers
v000001b6342639b0_0 .net *"_ivl_150", 0 0, L_000001b6342bd230;  1 drivers
v000001b634263410_0 .net *"_ivl_153", 0 0, L_000001b634313ff0;  1 drivers
v000001b634263a50_0 .net *"_ivl_155", 0 0, L_000001b634314bd0;  1 drivers
v000001b6342650d0_0 .net *"_ivl_156", 0 0, L_000001b6342bd460;  1 drivers
v000001b6342634b0_0 .net *"_ivl_159", 0 0, L_000001b634314590;  1 drivers
v000001b634265850_0 .net *"_ivl_161", 0 0, L_000001b634314130;  1 drivers
v000001b6342653f0_0 .net *"_ivl_162", 0 0, L_000001b6342bd8c0;  1 drivers
v000001b634263550_0 .net *"_ivl_165", 0 0, L_000001b634314d10;  1 drivers
v000001b634263af0_0 .net *"_ivl_167", 0 0, L_000001b6343135f0;  1 drivers
v000001b634263690_0 .net *"_ivl_168", 0 0, L_000001b6342bd4d0;  1 drivers
v000001b634265530_0 .net *"_ivl_17", 0 0, L_000001b6342a26f0;  1 drivers
v000001b634263c30_0 .net *"_ivl_171", 0 0, L_000001b634313050;  1 drivers
v000001b6342630f0_0 .net *"_ivl_173", 0 0, L_000001b634312b50;  1 drivers
v000001b634263cd0_0 .net *"_ivl_174", 0 0, L_000001b6342bd540;  1 drivers
v000001b6342641d0_0 .net *"_ivl_177", 0 0, L_000001b6343137d0;  1 drivers
v000001b634263d70_0 .net *"_ivl_179", 0 0, L_000001b6343141d0;  1 drivers
v000001b634263e10_0 .net *"_ivl_18", 0 0, L_000001b6342bcf20;  1 drivers
v000001b634263ff0_0 .net *"_ivl_180", 0 0, L_000001b6342bd5b0;  1 drivers
v000001b634264090_0 .net *"_ivl_183", 0 0, L_000001b634314270;  1 drivers
v000001b634264270_0 .net *"_ivl_185", 0 0, L_000001b6343130f0;  1 drivers
v000001b634266390_0 .net *"_ivl_186", 0 0, L_000001b6342bd700;  1 drivers
v000001b634265ad0_0 .net *"_ivl_190", 0 0, L_000001b634313910;  1 drivers
v000001b634266cf0_0 .net *"_ivl_192", 0 0, L_000001b634314630;  1 drivers
v000001b634266bb0_0 .net *"_ivl_194", 0 0, L_000001b6343132d0;  1 drivers
v000001b634265e90_0 .net *"_ivl_196", 0 0, L_000001b6343139b0;  1 drivers
v000001b634265d50_0 .net *"_ivl_198", 0 0, L_000001b634314810;  1 drivers
v000001b6342667f0_0 .net *"_ivl_200", 0 0, L_000001b634312830;  1 drivers
v000001b634266ed0_0 .net *"_ivl_202", 0 0, L_000001b634312bf0;  1 drivers
v000001b634266d90_0 .net *"_ivl_204", 0 0, L_000001b6343128d0;  1 drivers
v000001b634266610_0 .net *"_ivl_206", 0 0, L_000001b634312970;  1 drivers
v000001b634266c50_0 .net *"_ivl_208", 0 0, L_000001b634312c90;  1 drivers
v000001b634266750_0 .net *"_ivl_21", 0 0, L_000001b6342a2e70;  1 drivers
v000001b634266890_0 .net *"_ivl_210", 0 0, L_000001b634312d30;  1 drivers
v000001b634266f70_0 .net *"_ivl_212", 0 0, L_000001b634313370;  1 drivers
v000001b634266570_0 .net *"_ivl_214", 0 0, L_000001b6343134b0;  1 drivers
v000001b634265b70_0 .net *"_ivl_216", 0 0, L_000001b6343164d0;  1 drivers
v000001b634265fd0_0 .net *"_ivl_218", 0 0, L_000001b634316570;  1 drivers
v000001b634265c10_0 .net *"_ivl_220", 0 0, L_000001b634316cf0;  1 drivers
v000001b634265cb0_0 .net *"_ivl_222", 0 0, L_000001b634315030;  1 drivers
v000001b634266070_0 .net *"_ivl_224", 0 0, L_000001b6343153f0;  1 drivers
v000001b634265df0_0 .net *"_ivl_226", 0 0, L_000001b634316c50;  1 drivers
v000001b634265f30_0 .net *"_ivl_228", 0 0, L_000001b634316890;  1 drivers
v000001b634266e30_0 .net *"_ivl_23", 0 0, L_000001b6342a32d0;  1 drivers
v000001b634266a70_0 .net *"_ivl_230", 0 0, L_000001b6343157b0;  1 drivers
v000001b6342666b0_0 .net *"_ivl_232", 0 0, L_000001b634315350;  1 drivers
v000001b634266110_0 .net *"_ivl_234", 0 0, L_000001b634315f30;  1 drivers
v000001b634266930_0 .net *"_ivl_236", 0 0, L_000001b634315530;  1 drivers
v000001b6342669d0_0 .net *"_ivl_238", 0 0, L_000001b634316070;  1 drivers
v000001b634266b10_0 .net *"_ivl_24", 0 0, L_000001b6342bc7b0;  1 drivers
v000001b6342658f0_0 .net *"_ivl_240", 0 0, L_000001b6343173d0;  1 drivers
v000001b6342661b0_0 .net *"_ivl_242", 0 0, L_000001b634316110;  1 drivers
v000001b634266430_0 .net *"_ivl_244", 0 0, L_000001b634316d90;  1 drivers
v000001b634265990_0 .net *"_ivl_246", 0 0, L_000001b6343150d0;  1 drivers
v000001b634266250_0 .net *"_ivl_248", 0 0, L_000001b634316750;  1 drivers
v000001b634265a30_0 .net *"_ivl_250", 0 0, L_000001b634315490;  1 drivers
v000001b6342662f0_0 .net *"_ivl_252", 0 0, L_000001b6343162f0;  1 drivers
v000001b6342664d0_0 .net *"_ivl_254", 0 0, L_000001b6343152b0;  1 drivers
v000001b634185910_0 .net *"_ivl_256", 0 0, L_000001b634317290;  1 drivers
v000001b6342674c0_0 .net *"_ivl_27", 0 0, L_000001b6342a1070;  1 drivers
v000001b6342677e0_0 .net *"_ivl_29", 0 0, L_000001b6342a1110;  1 drivers
v000001b634268f00_0 .net *"_ivl_3", 0 0, L_000001b6342a2f10;  1 drivers
v000001b634267d80_0 .net *"_ivl_30", 0 0, L_000001b6342bc890;  1 drivers
v000001b6342685a0_0 .net *"_ivl_33", 0 0, L_000001b6342a1390;  1 drivers
v000001b634268640_0 .net *"_ivl_35", 0 0, L_000001b6342a1570;  1 drivers
v000001b634269220_0 .net *"_ivl_36", 0 0, L_000001b6342bd070;  1 drivers
v000001b634267420_0 .net *"_ivl_39", 0 0, L_000001b634312ab0;  1 drivers
v000001b634269680_0 .net *"_ivl_41", 0 0, L_000001b634314db0;  1 drivers
v000001b6342679c0_0 .net *"_ivl_42", 0 0, L_000001b6342bc900;  1 drivers
v000001b634267ce0_0 .net *"_ivl_45", 0 0, L_000001b634314310;  1 drivers
v000001b634267560_0 .net *"_ivl_47", 0 0, L_000001b634313d70;  1 drivers
v000001b634267a60_0 .net *"_ivl_48", 0 0, L_000001b6342bdc40;  1 drivers
v000001b634268140_0 .net *"_ivl_5", 0 0, L_000001b6342a2dd0;  1 drivers
v000001b634267920_0 .net *"_ivl_51", 0 0, L_000001b634313870;  1 drivers
v000001b6342681e0_0 .net *"_ivl_53", 0 0, L_000001b634312790;  1 drivers
v000001b634269360_0 .net *"_ivl_54", 0 0, L_000001b6342bd2a0;  1 drivers
v000001b634268a00_0 .net *"_ivl_57", 0 0, L_000001b634313550;  1 drivers
v000001b634268000_0 .net *"_ivl_59", 0 0, L_000001b634314450;  1 drivers
v000001b634269720_0 .net *"_ivl_6", 0 0, L_000001b6342bc4a0;  1 drivers
v000001b6342694a0_0 .net *"_ivl_60", 0 0, L_000001b6342bd0e0;  1 drivers
v000001b634268820_0 .net *"_ivl_63", 0 0, L_000001b634314950;  1 drivers
v000001b6342692c0_0 .net *"_ivl_65", 0 0, L_000001b634314e50;  1 drivers
v000001b634268aa0_0 .net *"_ivl_66", 0 0, L_000001b6342bdaf0;  1 drivers
v000001b634268b40_0 .net *"_ivl_69", 0 0, L_000001b634313a50;  1 drivers
v000001b6342697c0_0 .net *"_ivl_71", 0 0, L_000001b634313af0;  1 drivers
v000001b6342686e0_0 .net *"_ivl_72", 0 0, L_000001b6342bd150;  1 drivers
v000001b634267600_0 .net *"_ivl_75", 0 0, L_000001b6343144f0;  1 drivers
v000001b634267e20_0 .net *"_ivl_77", 0 0, L_000001b634314a90;  1 drivers
v000001b6342676a0_0 .net *"_ivl_78", 0 0, L_000001b6342bcba0;  1 drivers
v000001b634267880_0 .net *"_ivl_81", 0 0, L_000001b634313230;  1 drivers
v000001b634267ec0_0 .net *"_ivl_83", 0 0, L_000001b634313f50;  1 drivers
v000001b634267740_0 .net *"_ivl_84", 0 0, L_000001b6342bc510;  1 drivers
v000001b634267c40_0 .net *"_ivl_87", 0 0, L_000001b634313190;  1 drivers
v000001b634269400_0 .net *"_ivl_89", 0 0, L_000001b6343148b0;  1 drivers
v000001b634268fa0_0 .net *"_ivl_9", 0 0, L_000001b6342a1cf0;  1 drivers
v000001b634268960_0 .net *"_ivl_90", 0 0, L_000001b6342bc270;  1 drivers
v000001b634267f60_0 .net *"_ivl_93", 0 0, L_000001b634313730;  1 drivers
v000001b634268780_0 .net *"_ivl_95", 0 0, L_000001b634313690;  1 drivers
v000001b6342688c0_0 .net *"_ivl_96", 0 0, L_000001b6342bd1c0;  1 drivers
v000001b634268dc0_0 .net *"_ivl_99", 0 0, L_000001b634313410;  1 drivers
v000001b634269540_0 .net "a", 31 0, v000001b634275e00_0;  alias, 1 drivers
v000001b634267b00_0 .net "b", 31 0, v000001b634275ae0_0;  alias, 1 drivers
v000001b634268320_0 .net "out", 0 0, L_000001b6342bd620;  alias, 1 drivers
v000001b634269180_0 .net "temp", 31 0, L_000001b634314770;  1 drivers
L_000001b6342a2f10 .part v000001b634275e00_0, 0, 1;
L_000001b6342a2dd0 .part v000001b634275ae0_0, 0, 1;
L_000001b6342a1cf0 .part v000001b634275e00_0, 1, 1;
L_000001b6342a1d90 .part v000001b634275ae0_0, 1, 1;
L_000001b6342a25b0 .part v000001b634275e00_0, 2, 1;
L_000001b6342a26f0 .part v000001b634275ae0_0, 2, 1;
L_000001b6342a2e70 .part v000001b634275e00_0, 3, 1;
L_000001b6342a32d0 .part v000001b634275ae0_0, 3, 1;
L_000001b6342a1070 .part v000001b634275e00_0, 4, 1;
L_000001b6342a1110 .part v000001b634275ae0_0, 4, 1;
L_000001b6342a1390 .part v000001b634275e00_0, 5, 1;
L_000001b6342a1570 .part v000001b634275ae0_0, 5, 1;
L_000001b634312ab0 .part v000001b634275e00_0, 6, 1;
L_000001b634314db0 .part v000001b634275ae0_0, 6, 1;
L_000001b634314310 .part v000001b634275e00_0, 7, 1;
L_000001b634313d70 .part v000001b634275ae0_0, 7, 1;
L_000001b634313870 .part v000001b634275e00_0, 8, 1;
L_000001b634312790 .part v000001b634275ae0_0, 8, 1;
L_000001b634313550 .part v000001b634275e00_0, 9, 1;
L_000001b634314450 .part v000001b634275ae0_0, 9, 1;
L_000001b634314950 .part v000001b634275e00_0, 10, 1;
L_000001b634314e50 .part v000001b634275ae0_0, 10, 1;
L_000001b634313a50 .part v000001b634275e00_0, 11, 1;
L_000001b634313af0 .part v000001b634275ae0_0, 11, 1;
L_000001b6343144f0 .part v000001b634275e00_0, 12, 1;
L_000001b634314a90 .part v000001b634275ae0_0, 12, 1;
L_000001b634313230 .part v000001b634275e00_0, 13, 1;
L_000001b634313f50 .part v000001b634275ae0_0, 13, 1;
L_000001b634313190 .part v000001b634275e00_0, 14, 1;
L_000001b6343148b0 .part v000001b634275ae0_0, 14, 1;
L_000001b634313730 .part v000001b634275e00_0, 15, 1;
L_000001b634313690 .part v000001b634275ae0_0, 15, 1;
L_000001b634313410 .part v000001b634275e00_0, 16, 1;
L_000001b634312e70 .part v000001b634275ae0_0, 16, 1;
L_000001b634312a10 .part v000001b634275e00_0, 17, 1;
L_000001b634312fb0 .part v000001b634275ae0_0, 17, 1;
L_000001b634313e10 .part v000001b634275e00_0, 18, 1;
L_000001b6343149f0 .part v000001b634275ae0_0, 18, 1;
L_000001b634313cd0 .part v000001b634275e00_0, 19, 1;
L_000001b634314090 .part v000001b634275ae0_0, 19, 1;
L_000001b634313eb0 .part v000001b634275e00_0, 20, 1;
L_000001b634314b30 .part v000001b634275ae0_0, 20, 1;
L_000001b634314ef0 .part v000001b634275e00_0, 21, 1;
L_000001b634313b90 .part v000001b634275ae0_0, 21, 1;
L_000001b634314c70 .part v000001b634275e00_0, 22, 1;
L_000001b6343146d0 .part v000001b634275ae0_0, 22, 1;
L_000001b634312f10 .part v000001b634275e00_0, 23, 1;
L_000001b634312dd0 .part v000001b634275ae0_0, 23, 1;
L_000001b6343143b0 .part v000001b634275e00_0, 24, 1;
L_000001b634313c30 .part v000001b634275ae0_0, 24, 1;
L_000001b634313ff0 .part v000001b634275e00_0, 25, 1;
L_000001b634314bd0 .part v000001b634275ae0_0, 25, 1;
L_000001b634314590 .part v000001b634275e00_0, 26, 1;
L_000001b634314130 .part v000001b634275ae0_0, 26, 1;
L_000001b634314d10 .part v000001b634275e00_0, 27, 1;
L_000001b6343135f0 .part v000001b634275ae0_0, 27, 1;
L_000001b634313050 .part v000001b634275e00_0, 28, 1;
L_000001b634312b50 .part v000001b634275ae0_0, 28, 1;
L_000001b6343137d0 .part v000001b634275e00_0, 29, 1;
L_000001b6343141d0 .part v000001b634275ae0_0, 29, 1;
L_000001b634314270 .part v000001b634275e00_0, 30, 1;
L_000001b6343130f0 .part v000001b634275ae0_0, 30, 1;
LS_000001b634314770_0_0 .concat8 [ 1 1 1 1], L_000001b6342bc6d0, L_000001b6342bc4a0, L_000001b6342bda80, L_000001b6342bcf20;
LS_000001b634314770_0_4 .concat8 [ 1 1 1 1], L_000001b6342bc7b0, L_000001b6342bc890, L_000001b6342bd070, L_000001b6342bc900;
LS_000001b634314770_0_8 .concat8 [ 1 1 1 1], L_000001b6342bdc40, L_000001b6342bd2a0, L_000001b6342bd0e0, L_000001b6342bdaf0;
LS_000001b634314770_0_12 .concat8 [ 1 1 1 1], L_000001b6342bd150, L_000001b6342bcba0, L_000001b6342bc510, L_000001b6342bc270;
LS_000001b634314770_0_16 .concat8 [ 1 1 1 1], L_000001b6342bd1c0, L_000001b6342bc970, L_000001b6342bccf0, L_000001b6342bd380;
LS_000001b634314770_0_20 .concat8 [ 1 1 1 1], L_000001b6342bcd60, L_000001b6342bd310, L_000001b6342bd3f0, L_000001b6342bc5f0;
LS_000001b634314770_0_24 .concat8 [ 1 1 1 1], L_000001b6342bcf90, L_000001b6342bd230, L_000001b6342bd460, L_000001b6342bd8c0;
LS_000001b634314770_0_28 .concat8 [ 1 1 1 1], L_000001b6342bd4d0, L_000001b6342bd540, L_000001b6342bd5b0, L_000001b6342bd700;
LS_000001b634314770_1_0 .concat8 [ 4 4 4 4], LS_000001b634314770_0_0, LS_000001b634314770_0_4, LS_000001b634314770_0_8, LS_000001b634314770_0_12;
LS_000001b634314770_1_4 .concat8 [ 4 4 4 4], LS_000001b634314770_0_16, LS_000001b634314770_0_20, LS_000001b634314770_0_24, LS_000001b634314770_0_28;
L_000001b634314770 .concat8 [ 16 16 0 0], LS_000001b634314770_1_0, LS_000001b634314770_1_4;
L_000001b634313910 .part v000001b634275e00_0, 31, 1;
L_000001b634314630 .part v000001b634275ae0_0, 31, 1;
L_000001b6343132d0 .part L_000001b634314770, 0, 1;
L_000001b6343139b0 .part L_000001b634314770, 1, 1;
L_000001b634314810 .part L_000001b634314770, 2, 1;
L_000001b634312830 .part L_000001b634314770, 3, 1;
L_000001b634312bf0 .part L_000001b634314770, 4, 1;
L_000001b6343128d0 .part L_000001b634314770, 5, 1;
L_000001b634312970 .part L_000001b634314770, 6, 1;
L_000001b634312c90 .part L_000001b634314770, 7, 1;
L_000001b634312d30 .part L_000001b634314770, 8, 1;
L_000001b634313370 .part L_000001b634314770, 9, 1;
L_000001b6343134b0 .part L_000001b634314770, 10, 1;
L_000001b6343164d0 .part L_000001b634314770, 11, 1;
L_000001b634316570 .part L_000001b634314770, 12, 1;
L_000001b634316cf0 .part L_000001b634314770, 13, 1;
L_000001b634315030 .part L_000001b634314770, 14, 1;
L_000001b6343153f0 .part L_000001b634314770, 15, 1;
L_000001b634316c50 .part L_000001b634314770, 16, 1;
L_000001b634316890 .part L_000001b634314770, 17, 1;
L_000001b6343157b0 .part L_000001b634314770, 18, 1;
L_000001b634315350 .part L_000001b634314770, 19, 1;
L_000001b634315f30 .part L_000001b634314770, 20, 1;
L_000001b634315530 .part L_000001b634314770, 21, 1;
L_000001b634316070 .part L_000001b634314770, 22, 1;
L_000001b6343173d0 .part L_000001b634314770, 23, 1;
L_000001b634316110 .part L_000001b634314770, 24, 1;
L_000001b634316d90 .part L_000001b634314770, 25, 1;
L_000001b6343150d0 .part L_000001b634314770, 26, 1;
L_000001b634316750 .part L_000001b634314770, 27, 1;
L_000001b634315490 .part L_000001b634314770, 28, 1;
L_000001b6343162f0 .part L_000001b634314770, 29, 1;
L_000001b6343152b0 .part L_000001b634314770, 30, 1;
L_000001b634317290 .part L_000001b634314770, 31, 1;
S_000001b634029c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b633fb69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b6341edb40 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b6342bd000 .functor NOT 1, L_000001b6342a2c90, C4<0>, C4<0>, C4<0>;
v000001b634268d20_0 .net "A", 31 0, v000001b634275e00_0;  alias, 1 drivers
v000001b6342695e0_0 .net "ALUOP", 3 0, v000001b634267240_0;  alias, 1 drivers
v000001b634268e60_0 .net "B", 31 0, v000001b634275ae0_0;  alias, 1 drivers
v000001b6342690e0_0 .var "CF", 0 0;
v000001b634269860_0 .net "ZF", 0 0, L_000001b6342bd000;  alias, 1 drivers
v000001b634267100_0 .net *"_ivl_1", 0 0, L_000001b6342a2c90;  1 drivers
v000001b6342671a0_0 .var "res", 31 0;
E_000001b6341edd80 .event anyedge, v000001b6342695e0_0, v000001b634269540_0, v000001b634267b00_0, v000001b6342690e0_0;
L_000001b6342a2c90 .reduce/or v000001b6342671a0_0;
S_000001b634070140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b633fb69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b63426b8c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b63426b8f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b63426b930 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b63426b968 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b63426b9a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b63426b9d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b63426ba10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b63426ba48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b63426ba80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b63426bab8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b63426baf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b63426bb28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b63426bb60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b63426bb98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b63426bbd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b63426bc08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b63426bc40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b63426bc78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b63426bcb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b63426bce8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b63426bd20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b63426bd58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b63426bd90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b63426bdc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b63426be00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b634267240_0 .var "ALU_OP", 3 0;
v000001b6342672e0_0 .net "opcode", 11 0, v000001b634276080_0;  alias, 1 drivers
E_000001b6341eddc0 .event anyedge, v000001b63416ed50_0;
S_000001b63426be40 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b634273420_0 .net "EX1_forward_to_B", 31 0, v000001b6342740a0_0;  alias, 1 drivers
v000001b634274c80_0 .net "EX_PFC", 31 0, v000001b634273d80_0;  alias, 1 drivers
v000001b6342746e0_0 .net "EX_PFC_to_IF", 31 0, L_000001b6342a0fd0;  alias, 1 drivers
v000001b634273600_0 .net "alu_selA", 1 0, L_000001b6342a48b0;  alias, 1 drivers
v000001b634273ec0_0 .net "alu_selB", 1 0, L_000001b6342a6110;  alias, 1 drivers
v000001b634275540_0 .net "ex_haz", 31 0, v000001b6342652b0_0;  alias, 1 drivers
v000001b6342750e0_0 .net "id_haz", 31 0, L_000001b6342a1c50;  alias, 1 drivers
v000001b634274a00_0 .net "is_jr", 0 0, v000001b634274be0_0;  alias, 1 drivers
v000001b634273560_0 .net "mem_haz", 31 0, L_000001b6343282c0;  alias, 1 drivers
v000001b634274b40_0 .net "oper1", 31 0, L_000001b6342a8600;  alias, 1 drivers
v000001b6342743c0_0 .net "oper2", 31 0, L_000001b6342bceb0;  alias, 1 drivers
v000001b634273920_0 .net "pc", 31 0, v000001b634273100_0;  alias, 1 drivers
v000001b6342741e0_0 .net "rs1", 31 0, v000001b634274640_0;  alias, 1 drivers
v000001b6342736a0_0 .net "rs2_in", 31 0, v000001b634275680_0;  alias, 1 drivers
v000001b634274820_0 .net "rs2_out", 31 0, L_000001b6342bda10;  alias, 1 drivers
v000001b6342739c0_0 .net "store_rs2_forward", 1 0, L_000001b6342a61b0;  alias, 1 drivers
L_000001b6342a0fd0 .functor MUXZ 32, v000001b634273d80_0, L_000001b6342a8600, v000001b634274be0_0, C4<>;
S_000001b6340702d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b63426be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b6341eda80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b6342a72c0 .functor NOT 1, L_000001b6342a1f70, C4<0>, C4<0>, C4<0>;
L_000001b6342a8360 .functor NOT 1, L_000001b6342a2790, C4<0>, C4<0>, C4<0>;
L_000001b6342a6990 .functor NOT 1, L_000001b6342a11b0, C4<0>, C4<0>, C4<0>;
L_000001b6342a6a00 .functor NOT 1, L_000001b6342a3730, C4<0>, C4<0>, C4<0>;
L_000001b6342a6a70 .functor AND 32, L_000001b6342a82f0, v000001b634274640_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a6d10 .functor AND 32, L_000001b6342a6920, L_000001b6343282c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a6d80 .functor OR 32, L_000001b6342a6a70, L_000001b6342a6d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342a6df0 .functor AND 32, L_000001b6342a7330, v000001b6342652b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a84b0 .functor OR 32, L_000001b6342a6d80, L_000001b6342a6df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342a8590 .functor AND 32, L_000001b6342a6ca0, L_000001b6342a1c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a8600 .functor OR 32, L_000001b6342a84b0, L_000001b6342a8590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b634269fe0_0 .net *"_ivl_1", 0 0, L_000001b6342a1f70;  1 drivers
v000001b63426a120_0 .net *"_ivl_13", 0 0, L_000001b6342a11b0;  1 drivers
v000001b63426a6c0_0 .net *"_ivl_14", 0 0, L_000001b6342a6990;  1 drivers
v000001b63426a3a0_0 .net *"_ivl_19", 0 0, L_000001b6342a12f0;  1 drivers
v000001b63426a620_0 .net *"_ivl_2", 0 0, L_000001b6342a72c0;  1 drivers
v000001b63426f0c0_0 .net *"_ivl_23", 0 0, L_000001b6342a16b0;  1 drivers
v000001b63426e800_0 .net *"_ivl_27", 0 0, L_000001b6342a3730;  1 drivers
v000001b63426e580_0 .net *"_ivl_28", 0 0, L_000001b6342a6a00;  1 drivers
v000001b63426d360_0 .net *"_ivl_33", 0 0, L_000001b6342a1250;  1 drivers
v000001b63426e620_0 .net *"_ivl_37", 0 0, L_000001b6342a2b50;  1 drivers
v000001b63426e3a0_0 .net *"_ivl_40", 31 0, L_000001b6342a6a70;  1 drivers
v000001b63426d680_0 .net *"_ivl_42", 31 0, L_000001b6342a6d10;  1 drivers
v000001b63426f480_0 .net *"_ivl_44", 31 0, L_000001b6342a6d80;  1 drivers
v000001b63426e6c0_0 .net *"_ivl_46", 31 0, L_000001b6342a6df0;  1 drivers
v000001b63426ed00_0 .net *"_ivl_48", 31 0, L_000001b6342a84b0;  1 drivers
v000001b63426ef80_0 .net *"_ivl_50", 31 0, L_000001b6342a8590;  1 drivers
v000001b63426f7a0_0 .net *"_ivl_7", 0 0, L_000001b6342a2790;  1 drivers
v000001b63426e940_0 .net *"_ivl_8", 0 0, L_000001b6342a8360;  1 drivers
v000001b63426f700_0 .net "ina", 31 0, v000001b634274640_0;  alias, 1 drivers
v000001b63426e760_0 .net "inb", 31 0, L_000001b6343282c0;  alias, 1 drivers
v000001b63426d400_0 .net "inc", 31 0, v000001b6342652b0_0;  alias, 1 drivers
v000001b63426dcc0_0 .net "ind", 31 0, L_000001b6342a1c50;  alias, 1 drivers
v000001b63426d5e0_0 .net "out", 31 0, L_000001b6342a8600;  alias, 1 drivers
v000001b63426d720_0 .net "s0", 31 0, L_000001b6342a82f0;  1 drivers
v000001b63426dd60_0 .net "s1", 31 0, L_000001b6342a6920;  1 drivers
v000001b63426d4a0_0 .net "s2", 31 0, L_000001b6342a7330;  1 drivers
v000001b63426db80_0 .net "s3", 31 0, L_000001b6342a6ca0;  1 drivers
v000001b63426f2a0_0 .net "sel", 1 0, L_000001b6342a48b0;  alias, 1 drivers
L_000001b6342a1f70 .part L_000001b6342a48b0, 1, 1;
LS_000001b6342a2650_0_0 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_0_4 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_0_8 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_0_12 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_0_16 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_0_20 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_0_24 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_0_28 .concat [ 1 1 1 1], L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0, L_000001b6342a72c0;
LS_000001b6342a2650_1_0 .concat [ 4 4 4 4], LS_000001b6342a2650_0_0, LS_000001b6342a2650_0_4, LS_000001b6342a2650_0_8, LS_000001b6342a2650_0_12;
LS_000001b6342a2650_1_4 .concat [ 4 4 4 4], LS_000001b6342a2650_0_16, LS_000001b6342a2650_0_20, LS_000001b6342a2650_0_24, LS_000001b6342a2650_0_28;
L_000001b6342a2650 .concat [ 16 16 0 0], LS_000001b6342a2650_1_0, LS_000001b6342a2650_1_4;
L_000001b6342a2790 .part L_000001b6342a48b0, 0, 1;
LS_000001b6342a3050_0_0 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_0_4 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_0_8 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_0_12 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_0_16 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_0_20 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_0_24 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_0_28 .concat [ 1 1 1 1], L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360, L_000001b6342a8360;
LS_000001b6342a3050_1_0 .concat [ 4 4 4 4], LS_000001b6342a3050_0_0, LS_000001b6342a3050_0_4, LS_000001b6342a3050_0_8, LS_000001b6342a3050_0_12;
LS_000001b6342a3050_1_4 .concat [ 4 4 4 4], LS_000001b6342a3050_0_16, LS_000001b6342a3050_0_20, LS_000001b6342a3050_0_24, LS_000001b6342a3050_0_28;
L_000001b6342a3050 .concat [ 16 16 0 0], LS_000001b6342a3050_1_0, LS_000001b6342a3050_1_4;
L_000001b6342a11b0 .part L_000001b6342a48b0, 1, 1;
LS_000001b6342a30f0_0_0 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_0_4 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_0_8 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_0_12 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_0_16 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_0_20 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_0_24 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_0_28 .concat [ 1 1 1 1], L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990, L_000001b6342a6990;
LS_000001b6342a30f0_1_0 .concat [ 4 4 4 4], LS_000001b6342a30f0_0_0, LS_000001b6342a30f0_0_4, LS_000001b6342a30f0_0_8, LS_000001b6342a30f0_0_12;
LS_000001b6342a30f0_1_4 .concat [ 4 4 4 4], LS_000001b6342a30f0_0_16, LS_000001b6342a30f0_0_20, LS_000001b6342a30f0_0_24, LS_000001b6342a30f0_0_28;
L_000001b6342a30f0 .concat [ 16 16 0 0], LS_000001b6342a30f0_1_0, LS_000001b6342a30f0_1_4;
L_000001b6342a12f0 .part L_000001b6342a48b0, 0, 1;
LS_000001b6342a34b0_0_0 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_0_4 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_0_8 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_0_12 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_0_16 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_0_20 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_0_24 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_0_28 .concat [ 1 1 1 1], L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0, L_000001b6342a12f0;
LS_000001b6342a34b0_1_0 .concat [ 4 4 4 4], LS_000001b6342a34b0_0_0, LS_000001b6342a34b0_0_4, LS_000001b6342a34b0_0_8, LS_000001b6342a34b0_0_12;
LS_000001b6342a34b0_1_4 .concat [ 4 4 4 4], LS_000001b6342a34b0_0_16, LS_000001b6342a34b0_0_20, LS_000001b6342a34b0_0_24, LS_000001b6342a34b0_0_28;
L_000001b6342a34b0 .concat [ 16 16 0 0], LS_000001b6342a34b0_1_0, LS_000001b6342a34b0_1_4;
L_000001b6342a16b0 .part L_000001b6342a48b0, 1, 1;
LS_000001b6342a2150_0_0 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_0_4 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_0_8 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_0_12 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_0_16 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_0_20 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_0_24 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_0_28 .concat [ 1 1 1 1], L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0, L_000001b6342a16b0;
LS_000001b6342a2150_1_0 .concat [ 4 4 4 4], LS_000001b6342a2150_0_0, LS_000001b6342a2150_0_4, LS_000001b6342a2150_0_8, LS_000001b6342a2150_0_12;
LS_000001b6342a2150_1_4 .concat [ 4 4 4 4], LS_000001b6342a2150_0_16, LS_000001b6342a2150_0_20, LS_000001b6342a2150_0_24, LS_000001b6342a2150_0_28;
L_000001b6342a2150 .concat [ 16 16 0 0], LS_000001b6342a2150_1_0, LS_000001b6342a2150_1_4;
L_000001b6342a3730 .part L_000001b6342a48b0, 0, 1;
LS_000001b6342a2830_0_0 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_0_4 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_0_8 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_0_12 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_0_16 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_0_20 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_0_24 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_0_28 .concat [ 1 1 1 1], L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00, L_000001b6342a6a00;
LS_000001b6342a2830_1_0 .concat [ 4 4 4 4], LS_000001b6342a2830_0_0, LS_000001b6342a2830_0_4, LS_000001b6342a2830_0_8, LS_000001b6342a2830_0_12;
LS_000001b6342a2830_1_4 .concat [ 4 4 4 4], LS_000001b6342a2830_0_16, LS_000001b6342a2830_0_20, LS_000001b6342a2830_0_24, LS_000001b6342a2830_0_28;
L_000001b6342a2830 .concat [ 16 16 0 0], LS_000001b6342a2830_1_0, LS_000001b6342a2830_1_4;
L_000001b6342a1250 .part L_000001b6342a48b0, 1, 1;
LS_000001b6342a1e30_0_0 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_0_4 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_0_8 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_0_12 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_0_16 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_0_20 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_0_24 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_0_28 .concat [ 1 1 1 1], L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250, L_000001b6342a1250;
LS_000001b6342a1e30_1_0 .concat [ 4 4 4 4], LS_000001b6342a1e30_0_0, LS_000001b6342a1e30_0_4, LS_000001b6342a1e30_0_8, LS_000001b6342a1e30_0_12;
LS_000001b6342a1e30_1_4 .concat [ 4 4 4 4], LS_000001b6342a1e30_0_16, LS_000001b6342a1e30_0_20, LS_000001b6342a1e30_0_24, LS_000001b6342a1e30_0_28;
L_000001b6342a1e30 .concat [ 16 16 0 0], LS_000001b6342a1e30_1_0, LS_000001b6342a1e30_1_4;
L_000001b6342a2b50 .part L_000001b6342a48b0, 0, 1;
LS_000001b6342a17f0_0_0 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_0_4 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_0_8 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_0_12 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_0_16 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_0_20 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_0_24 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_0_28 .concat [ 1 1 1 1], L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50, L_000001b6342a2b50;
LS_000001b6342a17f0_1_0 .concat [ 4 4 4 4], LS_000001b6342a17f0_0_0, LS_000001b6342a17f0_0_4, LS_000001b6342a17f0_0_8, LS_000001b6342a17f0_0_12;
LS_000001b6342a17f0_1_4 .concat [ 4 4 4 4], LS_000001b6342a17f0_0_16, LS_000001b6342a17f0_0_20, LS_000001b6342a17f0_0_24, LS_000001b6342a17f0_0_28;
L_000001b6342a17f0 .concat [ 16 16 0 0], LS_000001b6342a17f0_1_0, LS_000001b6342a17f0_1_4;
S_000001b63406d8a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b6340702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342a82f0 .functor AND 32, L_000001b6342a2650, L_000001b6342a3050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b634269f40_0 .net "in1", 31 0, L_000001b6342a2650;  1 drivers
v000001b63426aa80_0 .net "in2", 31 0, L_000001b6342a3050;  1 drivers
v000001b634269a40_0 .net "out", 31 0, L_000001b6342a82f0;  alias, 1 drivers
S_000001b63406da30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b6340702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342a6920 .functor AND 32, L_000001b6342a30f0, L_000001b6342a34b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426abc0_0 .net "in1", 31 0, L_000001b6342a30f0;  1 drivers
v000001b634269ae0_0 .net "in2", 31 0, L_000001b6342a34b0;  1 drivers
v000001b63426ac60_0 .net "out", 31 0, L_000001b6342a6920;  alias, 1 drivers
S_000001b634028200 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b6340702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342a7330 .functor AND 32, L_000001b6342a2150, L_000001b6342a2830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426ada0_0 .net "in1", 31 0, L_000001b6342a2150;  1 drivers
v000001b63426ae40_0 .net "in2", 31 0, L_000001b6342a2830;  1 drivers
v000001b63426aee0_0 .net "out", 31 0, L_000001b6342a7330;  alias, 1 drivers
S_000001b63426cca0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b6340702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342a6ca0 .functor AND 32, L_000001b6342a1e30, L_000001b6342a17f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426af80_0 .net "in1", 31 0, L_000001b6342a1e30;  1 drivers
v000001b634269c20_0 .net "in2", 31 0, L_000001b6342a17f0;  1 drivers
v000001b634269cc0_0 .net "out", 31 0, L_000001b6342a6ca0;  alias, 1 drivers
S_000001b63426ce30 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b63426be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b6341ee340 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b6342a83d0 .functor NOT 1, L_000001b6342a1a70, C4<0>, C4<0>, C4<0>;
L_000001b6342a8520 .functor NOT 1, L_000001b6342a28d0, C4<0>, C4<0>, C4<0>;
L_000001b6342a8440 .functor NOT 1, L_000001b6342a2ab0, C4<0>, C4<0>, C4<0>;
L_000001b6342bc580 .functor NOT 1, L_000001b6342a2bf0, C4<0>, C4<0>, C4<0>;
L_000001b6342bc9e0 .functor AND 32, L_000001b6342a8670, v000001b6342740a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bd850 .functor AND 32, L_000001b6342a86e0, L_000001b6343282c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bcdd0 .functor OR 32, L_000001b6342bc9e0, L_000001b6342bd850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342bce40 .functor AND 32, L_000001b6341e20c0, v000001b6342652b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bc660 .functor OR 32, L_000001b6342bcdd0, L_000001b6342bce40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342bc2e0 .functor AND 32, L_000001b6342bc740, L_000001b6342a1c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bceb0 .functor OR 32, L_000001b6342bc660, L_000001b6342bc2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b63426ea80_0 .net *"_ivl_1", 0 0, L_000001b6342a1a70;  1 drivers
v000001b63426e4e0_0 .net *"_ivl_13", 0 0, L_000001b6342a2ab0;  1 drivers
v000001b63426eb20_0 .net *"_ivl_14", 0 0, L_000001b6342a8440;  1 drivers
v000001b63426da40_0 .net *"_ivl_19", 0 0, L_000001b6342a2970;  1 drivers
v000001b63426e260_0 .net *"_ivl_2", 0 0, L_000001b6342a83d0;  1 drivers
v000001b63426ebc0_0 .net *"_ivl_23", 0 0, L_000001b6342a1430;  1 drivers
v000001b63426d2c0_0 .net *"_ivl_27", 0 0, L_000001b6342a2bf0;  1 drivers
v000001b63426ee40_0 .net *"_ivl_28", 0 0, L_000001b6342bc580;  1 drivers
v000001b63426dae0_0 .net *"_ivl_33", 0 0, L_000001b6342a1bb0;  1 drivers
v000001b63426f520_0 .net *"_ivl_37", 0 0, L_000001b6342a19d0;  1 drivers
v000001b63426eee0_0 .net *"_ivl_40", 31 0, L_000001b6342bc9e0;  1 drivers
v000001b63426f160_0 .net *"_ivl_42", 31 0, L_000001b6342bd850;  1 drivers
v000001b63426f5c0_0 .net *"_ivl_44", 31 0, L_000001b6342bcdd0;  1 drivers
v000001b63426d860_0 .net *"_ivl_46", 31 0, L_000001b6342bce40;  1 drivers
v000001b63426de00_0 .net *"_ivl_48", 31 0, L_000001b6342bc660;  1 drivers
v000001b63426e300_0 .net *"_ivl_50", 31 0, L_000001b6342bc2e0;  1 drivers
v000001b63426d040_0 .net *"_ivl_7", 0 0, L_000001b6342a28d0;  1 drivers
v000001b63426d0e0_0 .net *"_ivl_8", 0 0, L_000001b6342a8520;  1 drivers
v000001b63426d540_0 .net "ina", 31 0, v000001b6342740a0_0;  alias, 1 drivers
v000001b63426d180_0 .net "inb", 31 0, L_000001b6343282c0;  alias, 1 drivers
v000001b63426d900_0 .net "inc", 31 0, v000001b6342652b0_0;  alias, 1 drivers
v000001b63426d220_0 .net "ind", 31 0, L_000001b6342a1c50;  alias, 1 drivers
v000001b63426d9a0_0 .net "out", 31 0, L_000001b6342bceb0;  alias, 1 drivers
v000001b63426e1c0_0 .net "s0", 31 0, L_000001b6342a8670;  1 drivers
v000001b63426dc20_0 .net "s1", 31 0, L_000001b6342a86e0;  1 drivers
v000001b63426dea0_0 .net "s2", 31 0, L_000001b6341e20c0;  1 drivers
v000001b63426df40_0 .net "s3", 31 0, L_000001b6342bc740;  1 drivers
v000001b63426dfe0_0 .net "sel", 1 0, L_000001b6342a6110;  alias, 1 drivers
L_000001b6342a1a70 .part L_000001b6342a6110, 1, 1;
LS_000001b6342a2010_0_0 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_0_4 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_0_8 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_0_12 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_0_16 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_0_20 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_0_24 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_0_28 .concat [ 1 1 1 1], L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0, L_000001b6342a83d0;
LS_000001b6342a2010_1_0 .concat [ 4 4 4 4], LS_000001b6342a2010_0_0, LS_000001b6342a2010_0_4, LS_000001b6342a2010_0_8, LS_000001b6342a2010_0_12;
LS_000001b6342a2010_1_4 .concat [ 4 4 4 4], LS_000001b6342a2010_0_16, LS_000001b6342a2010_0_20, LS_000001b6342a2010_0_24, LS_000001b6342a2010_0_28;
L_000001b6342a2010 .concat [ 16 16 0 0], LS_000001b6342a2010_1_0, LS_000001b6342a2010_1_4;
L_000001b6342a28d0 .part L_000001b6342a6110, 0, 1;
LS_000001b6342a1ed0_0_0 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_0_4 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_0_8 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_0_12 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_0_16 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_0_20 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_0_24 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_0_28 .concat [ 1 1 1 1], L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520, L_000001b6342a8520;
LS_000001b6342a1ed0_1_0 .concat [ 4 4 4 4], LS_000001b6342a1ed0_0_0, LS_000001b6342a1ed0_0_4, LS_000001b6342a1ed0_0_8, LS_000001b6342a1ed0_0_12;
LS_000001b6342a1ed0_1_4 .concat [ 4 4 4 4], LS_000001b6342a1ed0_0_16, LS_000001b6342a1ed0_0_20, LS_000001b6342a1ed0_0_24, LS_000001b6342a1ed0_0_28;
L_000001b6342a1ed0 .concat [ 16 16 0 0], LS_000001b6342a1ed0_1_0, LS_000001b6342a1ed0_1_4;
L_000001b6342a2ab0 .part L_000001b6342a6110, 1, 1;
LS_000001b6342a3550_0_0 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_0_4 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_0_8 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_0_12 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_0_16 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_0_20 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_0_24 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_0_28 .concat [ 1 1 1 1], L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440, L_000001b6342a8440;
LS_000001b6342a3550_1_0 .concat [ 4 4 4 4], LS_000001b6342a3550_0_0, LS_000001b6342a3550_0_4, LS_000001b6342a3550_0_8, LS_000001b6342a3550_0_12;
LS_000001b6342a3550_1_4 .concat [ 4 4 4 4], LS_000001b6342a3550_0_16, LS_000001b6342a3550_0_20, LS_000001b6342a3550_0_24, LS_000001b6342a3550_0_28;
L_000001b6342a3550 .concat [ 16 16 0 0], LS_000001b6342a3550_1_0, LS_000001b6342a3550_1_4;
L_000001b6342a2970 .part L_000001b6342a6110, 0, 1;
LS_000001b6342a1750_0_0 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_0_4 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_0_8 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_0_12 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_0_16 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_0_20 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_0_24 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_0_28 .concat [ 1 1 1 1], L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970, L_000001b6342a2970;
LS_000001b6342a1750_1_0 .concat [ 4 4 4 4], LS_000001b6342a1750_0_0, LS_000001b6342a1750_0_4, LS_000001b6342a1750_0_8, LS_000001b6342a1750_0_12;
LS_000001b6342a1750_1_4 .concat [ 4 4 4 4], LS_000001b6342a1750_0_16, LS_000001b6342a1750_0_20, LS_000001b6342a1750_0_24, LS_000001b6342a1750_0_28;
L_000001b6342a1750 .concat [ 16 16 0 0], LS_000001b6342a1750_1_0, LS_000001b6342a1750_1_4;
L_000001b6342a1430 .part L_000001b6342a6110, 1, 1;
LS_000001b6342a1890_0_0 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_0_4 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_0_8 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_0_12 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_0_16 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_0_20 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_0_24 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_0_28 .concat [ 1 1 1 1], L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430, L_000001b6342a1430;
LS_000001b6342a1890_1_0 .concat [ 4 4 4 4], LS_000001b6342a1890_0_0, LS_000001b6342a1890_0_4, LS_000001b6342a1890_0_8, LS_000001b6342a1890_0_12;
LS_000001b6342a1890_1_4 .concat [ 4 4 4 4], LS_000001b6342a1890_0_16, LS_000001b6342a1890_0_20, LS_000001b6342a1890_0_24, LS_000001b6342a1890_0_28;
L_000001b6342a1890 .concat [ 16 16 0 0], LS_000001b6342a1890_1_0, LS_000001b6342a1890_1_4;
L_000001b6342a2bf0 .part L_000001b6342a6110, 0, 1;
LS_000001b6342a1930_0_0 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_0_4 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_0_8 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_0_12 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_0_16 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_0_20 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_0_24 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_0_28 .concat [ 1 1 1 1], L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580, L_000001b6342bc580;
LS_000001b6342a1930_1_0 .concat [ 4 4 4 4], LS_000001b6342a1930_0_0, LS_000001b6342a1930_0_4, LS_000001b6342a1930_0_8, LS_000001b6342a1930_0_12;
LS_000001b6342a1930_1_4 .concat [ 4 4 4 4], LS_000001b6342a1930_0_16, LS_000001b6342a1930_0_20, LS_000001b6342a1930_0_24, LS_000001b6342a1930_0_28;
L_000001b6342a1930 .concat [ 16 16 0 0], LS_000001b6342a1930_1_0, LS_000001b6342a1930_1_4;
L_000001b6342a1bb0 .part L_000001b6342a6110, 1, 1;
LS_000001b6342a2470_0_0 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_0_4 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_0_8 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_0_12 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_0_16 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_0_20 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_0_24 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_0_28 .concat [ 1 1 1 1], L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0, L_000001b6342a1bb0;
LS_000001b6342a2470_1_0 .concat [ 4 4 4 4], LS_000001b6342a2470_0_0, LS_000001b6342a2470_0_4, LS_000001b6342a2470_0_8, LS_000001b6342a2470_0_12;
LS_000001b6342a2470_1_4 .concat [ 4 4 4 4], LS_000001b6342a2470_0_16, LS_000001b6342a2470_0_20, LS_000001b6342a2470_0_24, LS_000001b6342a2470_0_28;
L_000001b6342a2470 .concat [ 16 16 0 0], LS_000001b6342a2470_1_0, LS_000001b6342a2470_1_4;
L_000001b6342a19d0 .part L_000001b6342a6110, 0, 1;
LS_000001b6342a3230_0_0 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_0_4 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_0_8 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_0_12 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_0_16 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_0_20 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_0_24 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_0_28 .concat [ 1 1 1 1], L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0, L_000001b6342a19d0;
LS_000001b6342a3230_1_0 .concat [ 4 4 4 4], LS_000001b6342a3230_0_0, LS_000001b6342a3230_0_4, LS_000001b6342a3230_0_8, LS_000001b6342a3230_0_12;
LS_000001b6342a3230_1_4 .concat [ 4 4 4 4], LS_000001b6342a3230_0_16, LS_000001b6342a3230_0_20, LS_000001b6342a3230_0_24, LS_000001b6342a3230_0_28;
L_000001b6342a3230 .concat [ 16 16 0 0], LS_000001b6342a3230_1_0, LS_000001b6342a3230_1_4;
S_000001b63426c340 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b63426ce30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342a8670 .functor AND 32, L_000001b6342a2010, L_000001b6342a1ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426e440_0 .net "in1", 31 0, L_000001b6342a2010;  1 drivers
v000001b63426e8a0_0 .net "in2", 31 0, L_000001b6342a1ed0;  1 drivers
v000001b63426eda0_0 .net "out", 31 0, L_000001b6342a8670;  alias, 1 drivers
S_000001b63426c020 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b63426ce30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342a86e0 .functor AND 32, L_000001b6342a3550, L_000001b6342a1750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426f660_0 .net "in1", 31 0, L_000001b6342a3550;  1 drivers
v000001b63426f340_0 .net "in2", 31 0, L_000001b6342a1750;  1 drivers
v000001b63426f020_0 .net "out", 31 0, L_000001b6342a86e0;  alias, 1 drivers
S_000001b63426c1b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b63426ce30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6341e20c0 .functor AND 32, L_000001b6342a1890, L_000001b6342a1930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426e9e0_0 .net "in1", 31 0, L_000001b6342a1890;  1 drivers
v000001b63426e080_0 .net "in2", 31 0, L_000001b6342a1930;  1 drivers
v000001b63426d7c0_0 .net "out", 31 0, L_000001b6341e20c0;  alias, 1 drivers
S_000001b63426c4d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b63426ce30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342bc740 .functor AND 32, L_000001b6342a2470, L_000001b6342a3230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426ec60_0 .net "in1", 31 0, L_000001b6342a2470;  1 drivers
v000001b63426f3e0_0 .net "in2", 31 0, L_000001b6342a3230;  1 drivers
v000001b63426f200_0 .net "out", 31 0, L_000001b6342bc740;  alias, 1 drivers
S_000001b63426cb10 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b63426be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b6341ee580 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b6342bdcb0 .functor NOT 1, L_000001b6342a2290, C4<0>, C4<0>, C4<0>;
L_000001b6342bcc10 .functor NOT 1, L_000001b6342a2fb0, C4<0>, C4<0>, C4<0>;
L_000001b6342bc350 .functor NOT 1, L_000001b6342a2a10, C4<0>, C4<0>, C4<0>;
L_000001b6342bd930 .functor NOT 1, L_000001b6342a3410, C4<0>, C4<0>, C4<0>;
L_000001b6342bc820 .functor AND 32, L_000001b6342bdd90, v000001b634275680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bd9a0 .functor AND 32, L_000001b6342bca50, L_000001b6343282c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bd7e0 .functor OR 32, L_000001b6342bc820, L_000001b6342bd9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342bcb30 .functor AND 32, L_000001b6342bc3c0, v000001b6342652b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bcac0 .functor OR 32, L_000001b6342bd7e0, L_000001b6342bcb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342bc430 .functor AND 32, L_000001b6342bde00, L_000001b6342a1c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342bda10 .functor OR 32, L_000001b6342bcac0, L_000001b6342bc430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b634270420_0 .net *"_ivl_1", 0 0, L_000001b6342a2290;  1 drivers
v000001b634270d80_0 .net *"_ivl_13", 0 0, L_000001b6342a2a10;  1 drivers
v000001b634270240_0 .net *"_ivl_14", 0 0, L_000001b6342bc350;  1 drivers
v000001b63426ff20_0 .net *"_ivl_19", 0 0, L_000001b6342a3190;  1 drivers
v000001b63426fa20_0 .net *"_ivl_2", 0 0, L_000001b6342bdcb0;  1 drivers
v000001b63426fac0_0 .net *"_ivl_23", 0 0, L_000001b6342a23d0;  1 drivers
v000001b63426f980_0 .net *"_ivl_27", 0 0, L_000001b6342a3410;  1 drivers
v000001b634270a60_0 .net *"_ivl_28", 0 0, L_000001b6342bd930;  1 drivers
v000001b6342707e0_0 .net *"_ivl_33", 0 0, L_000001b6342a21f0;  1 drivers
v000001b634270e20_0 .net *"_ivl_37", 0 0, L_000001b6342a3690;  1 drivers
v000001b634270880_0 .net *"_ivl_40", 31 0, L_000001b6342bc820;  1 drivers
v000001b634270740_0 .net *"_ivl_42", 31 0, L_000001b6342bd9a0;  1 drivers
v000001b634270060_0 .net *"_ivl_44", 31 0, L_000001b6342bd7e0;  1 drivers
v000001b63426fc00_0 .net *"_ivl_46", 31 0, L_000001b6342bcb30;  1 drivers
v000001b634270b00_0 .net *"_ivl_48", 31 0, L_000001b6342bcac0;  1 drivers
v000001b634270ec0_0 .net *"_ivl_50", 31 0, L_000001b6342bc430;  1 drivers
v000001b63426fca0_0 .net *"_ivl_7", 0 0, L_000001b6342a2fb0;  1 drivers
v000001b63426fe80_0 .net *"_ivl_8", 0 0, L_000001b6342bcc10;  1 drivers
v000001b6342701a0_0 .net "ina", 31 0, v000001b634275680_0;  alias, 1 drivers
v000001b634270380_0 .net "inb", 31 0, L_000001b6343282c0;  alias, 1 drivers
v000001b6342704c0_0 .net "inc", 31 0, v000001b6342652b0_0;  alias, 1 drivers
v000001b634270ba0_0 .net "ind", 31 0, L_000001b6342a1c50;  alias, 1 drivers
v000001b634270600_0 .net "out", 31 0, L_000001b6342bda10;  alias, 1 drivers
v000001b634270c40_0 .net "s0", 31 0, L_000001b6342bdd90;  1 drivers
v000001b6342706a0_0 .net "s1", 31 0, L_000001b6342bca50;  1 drivers
v000001b634270920_0 .net "s2", 31 0, L_000001b6342bc3c0;  1 drivers
v000001b634273880_0 .net "s3", 31 0, L_000001b6342bde00;  1 drivers
v000001b634273ba0_0 .net "sel", 1 0, L_000001b6342a61b0;  alias, 1 drivers
L_000001b6342a2290 .part L_000001b6342a61b0, 1, 1;
LS_000001b6342a1b10_0_0 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_0_4 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_0_8 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_0_12 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_0_16 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_0_20 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_0_24 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_0_28 .concat [ 1 1 1 1], L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0, L_000001b6342bdcb0;
LS_000001b6342a1b10_1_0 .concat [ 4 4 4 4], LS_000001b6342a1b10_0_0, LS_000001b6342a1b10_0_4, LS_000001b6342a1b10_0_8, LS_000001b6342a1b10_0_12;
LS_000001b6342a1b10_1_4 .concat [ 4 4 4 4], LS_000001b6342a1b10_0_16, LS_000001b6342a1b10_0_20, LS_000001b6342a1b10_0_24, LS_000001b6342a1b10_0_28;
L_000001b6342a1b10 .concat [ 16 16 0 0], LS_000001b6342a1b10_1_0, LS_000001b6342a1b10_1_4;
L_000001b6342a2fb0 .part L_000001b6342a61b0, 0, 1;
LS_000001b6342a2510_0_0 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_0_4 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_0_8 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_0_12 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_0_16 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_0_20 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_0_24 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_0_28 .concat [ 1 1 1 1], L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10, L_000001b6342bcc10;
LS_000001b6342a2510_1_0 .concat [ 4 4 4 4], LS_000001b6342a2510_0_0, LS_000001b6342a2510_0_4, LS_000001b6342a2510_0_8, LS_000001b6342a2510_0_12;
LS_000001b6342a2510_1_4 .concat [ 4 4 4 4], LS_000001b6342a2510_0_16, LS_000001b6342a2510_0_20, LS_000001b6342a2510_0_24, LS_000001b6342a2510_0_28;
L_000001b6342a2510 .concat [ 16 16 0 0], LS_000001b6342a2510_1_0, LS_000001b6342a2510_1_4;
L_000001b6342a2a10 .part L_000001b6342a61b0, 1, 1;
LS_000001b6342a2330_0_0 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_0_4 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_0_8 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_0_12 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_0_16 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_0_20 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_0_24 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_0_28 .concat [ 1 1 1 1], L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350, L_000001b6342bc350;
LS_000001b6342a2330_1_0 .concat [ 4 4 4 4], LS_000001b6342a2330_0_0, LS_000001b6342a2330_0_4, LS_000001b6342a2330_0_8, LS_000001b6342a2330_0_12;
LS_000001b6342a2330_1_4 .concat [ 4 4 4 4], LS_000001b6342a2330_0_16, LS_000001b6342a2330_0_20, LS_000001b6342a2330_0_24, LS_000001b6342a2330_0_28;
L_000001b6342a2330 .concat [ 16 16 0 0], LS_000001b6342a2330_1_0, LS_000001b6342a2330_1_4;
L_000001b6342a3190 .part L_000001b6342a61b0, 0, 1;
LS_000001b6342a20b0_0_0 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_0_4 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_0_8 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_0_12 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_0_16 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_0_20 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_0_24 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_0_28 .concat [ 1 1 1 1], L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190, L_000001b6342a3190;
LS_000001b6342a20b0_1_0 .concat [ 4 4 4 4], LS_000001b6342a20b0_0_0, LS_000001b6342a20b0_0_4, LS_000001b6342a20b0_0_8, LS_000001b6342a20b0_0_12;
LS_000001b6342a20b0_1_4 .concat [ 4 4 4 4], LS_000001b6342a20b0_0_16, LS_000001b6342a20b0_0_20, LS_000001b6342a20b0_0_24, LS_000001b6342a20b0_0_28;
L_000001b6342a20b0 .concat [ 16 16 0 0], LS_000001b6342a20b0_1_0, LS_000001b6342a20b0_1_4;
L_000001b6342a23d0 .part L_000001b6342a61b0, 1, 1;
LS_000001b6342a2d30_0_0 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_0_4 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_0_8 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_0_12 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_0_16 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_0_20 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_0_24 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_0_28 .concat [ 1 1 1 1], L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0, L_000001b6342a23d0;
LS_000001b6342a2d30_1_0 .concat [ 4 4 4 4], LS_000001b6342a2d30_0_0, LS_000001b6342a2d30_0_4, LS_000001b6342a2d30_0_8, LS_000001b6342a2d30_0_12;
LS_000001b6342a2d30_1_4 .concat [ 4 4 4 4], LS_000001b6342a2d30_0_16, LS_000001b6342a2d30_0_20, LS_000001b6342a2d30_0_24, LS_000001b6342a2d30_0_28;
L_000001b6342a2d30 .concat [ 16 16 0 0], LS_000001b6342a2d30_1_0, LS_000001b6342a2d30_1_4;
L_000001b6342a3410 .part L_000001b6342a61b0, 0, 1;
LS_000001b6342a3370_0_0 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_0_4 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_0_8 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_0_12 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_0_16 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_0_20 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_0_24 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_0_28 .concat [ 1 1 1 1], L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930, L_000001b6342bd930;
LS_000001b6342a3370_1_0 .concat [ 4 4 4 4], LS_000001b6342a3370_0_0, LS_000001b6342a3370_0_4, LS_000001b6342a3370_0_8, LS_000001b6342a3370_0_12;
LS_000001b6342a3370_1_4 .concat [ 4 4 4 4], LS_000001b6342a3370_0_16, LS_000001b6342a3370_0_20, LS_000001b6342a3370_0_24, LS_000001b6342a3370_0_28;
L_000001b6342a3370 .concat [ 16 16 0 0], LS_000001b6342a3370_1_0, LS_000001b6342a3370_1_4;
L_000001b6342a21f0 .part L_000001b6342a61b0, 1, 1;
LS_000001b6342a35f0_0_0 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_0_4 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_0_8 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_0_12 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_0_16 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_0_20 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_0_24 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_0_28 .concat [ 1 1 1 1], L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0, L_000001b6342a21f0;
LS_000001b6342a35f0_1_0 .concat [ 4 4 4 4], LS_000001b6342a35f0_0_0, LS_000001b6342a35f0_0_4, LS_000001b6342a35f0_0_8, LS_000001b6342a35f0_0_12;
LS_000001b6342a35f0_1_4 .concat [ 4 4 4 4], LS_000001b6342a35f0_0_16, LS_000001b6342a35f0_0_20, LS_000001b6342a35f0_0_24, LS_000001b6342a35f0_0_28;
L_000001b6342a35f0 .concat [ 16 16 0 0], LS_000001b6342a35f0_1_0, LS_000001b6342a35f0_1_4;
L_000001b6342a3690 .part L_000001b6342a61b0, 0, 1;
LS_000001b6342a1610_0_0 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_0_4 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_0_8 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_0_12 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_0_16 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_0_20 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_0_24 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_0_28 .concat [ 1 1 1 1], L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690, L_000001b6342a3690;
LS_000001b6342a1610_1_0 .concat [ 4 4 4 4], LS_000001b6342a1610_0_0, LS_000001b6342a1610_0_4, LS_000001b6342a1610_0_8, LS_000001b6342a1610_0_12;
LS_000001b6342a1610_1_4 .concat [ 4 4 4 4], LS_000001b6342a1610_0_16, LS_000001b6342a1610_0_20, LS_000001b6342a1610_0_24, LS_000001b6342a1610_0_28;
L_000001b6342a1610 .concat [ 16 16 0 0], LS_000001b6342a1610_1_0, LS_000001b6342a1610_1_4;
S_000001b63426c7f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b63426cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342bdd90 .functor AND 32, L_000001b6342a1b10, L_000001b6342a2510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426e120_0 .net "in1", 31 0, L_000001b6342a1b10;  1 drivers
v000001b63426f840_0 .net "in2", 31 0, L_000001b6342a2510;  1 drivers
v000001b63426fd40_0 .net "out", 31 0, L_000001b6342bdd90;  alias, 1 drivers
S_000001b63426c660 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b63426cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342bca50 .functor AND 32, L_000001b6342a2330, L_000001b6342a20b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b634270ce0_0 .net "in1", 31 0, L_000001b6342a2330;  1 drivers
v000001b63426ffc0_0 .net "in2", 31 0, L_000001b6342a20b0;  1 drivers
v000001b63426fb60_0 .net "out", 31 0, L_000001b6342bca50;  alias, 1 drivers
S_000001b63426c980 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b63426cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342bc3c0 .functor AND 32, L_000001b6342a2d30, L_000001b6342a3370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b63426f8e0_0 .net "in1", 31 0, L_000001b6342a2d30;  1 drivers
v000001b634270100_0 .net "in2", 31 0, L_000001b6342a3370;  1 drivers
v000001b6342702e0_0 .net "out", 31 0, L_000001b6342bc3c0;  alias, 1 drivers
S_000001b634271040 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b63426cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b6342bde00 .functor AND 32, L_000001b6342a35f0, L_000001b6342a1610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b6342709c0_0 .net "in1", 31 0, L_000001b6342a35f0;  1 drivers
v000001b63426fde0_0 .net "in2", 31 0, L_000001b6342a1610;  1 drivers
v000001b634270560_0 .net "out", 31 0, L_000001b6342bde00;  alias, 1 drivers
S_000001b634271680 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b634277010 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b634277048 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b634277080 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b6342770b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b6342770f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b634277128 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b634277160 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b634277198 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b6342771d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b634277208 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b634277240 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b634277278 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b6342772b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b6342772e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b634277320 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b634277358 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b634277390 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b6342773c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b634277400 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b634277438 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b634277470 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b6342774a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b6342774e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b634277518 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b634277550 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b634273100_0 .var "EX1_PC", 31 0;
v000001b634273d80_0 .var "EX1_PFC", 31 0;
v000001b6342740a0_0 .var "EX1_forward_to_B", 31 0;
v000001b634273740_0 .var "EX1_is_beq", 0 0;
v000001b634273a60_0 .var "EX1_is_bne", 0 0;
v000001b6342731a0_0 .var "EX1_is_jal", 0 0;
v000001b634274be0_0 .var "EX1_is_jr", 0 0;
v000001b6342732e0_0 .var "EX1_is_oper2_immed", 0 0;
v000001b634275040_0 .var "EX1_memread", 0 0;
v000001b634274460_0 .var "EX1_memwrite", 0 0;
v000001b634274500_0 .var "EX1_opcode", 11 0;
v000001b6342745a0_0 .var "EX1_predicted", 0 0;
v000001b634273380_0 .var "EX1_rd_ind", 4 0;
v000001b634275360_0 .var "EX1_rd_indzero", 0 0;
v000001b634273b00_0 .var "EX1_regwrite", 0 0;
v000001b634274640_0 .var "EX1_rs1", 31 0;
v000001b6342737e0_0 .var "EX1_rs1_ind", 4 0;
v000001b634275680_0 .var "EX1_rs2", 31 0;
v000001b634275400_0 .var "EX1_rs2_ind", 4 0;
v000001b634274780_0 .net "FLUSH", 0 0, v000001b634277b70_0;  alias, 1 drivers
v000001b634274fa0_0 .net "ID_PC", 31 0, v000001b63427f9b0_0;  alias, 1 drivers
v000001b6342757c0_0 .net "ID_PFC_to_EX", 31 0, L_000001b63429fef0;  alias, 1 drivers
v000001b634273240_0 .net "ID_forward_to_B", 31 0, L_000001b63429f9f0;  alias, 1 drivers
v000001b634274000_0 .net "ID_is_beq", 0 0, L_000001b6342a02b0;  alias, 1 drivers
v000001b634273f60_0 .net "ID_is_bne", 0 0, L_000001b63429ea50;  alias, 1 drivers
v000001b6342748c0_0 .net "ID_is_jal", 0 0, L_000001b6342a0490;  alias, 1 drivers
v000001b634273c40_0 .net "ID_is_jr", 0 0, L_000001b63429f590;  alias, 1 drivers
v000001b634274140_0 .net "ID_is_oper2_immed", 0 0, L_000001b6342a7aa0;  alias, 1 drivers
v000001b634273ce0_0 .net "ID_memread", 0 0, L_000001b63429eb90;  alias, 1 drivers
v000001b634273e20_0 .net "ID_memwrite", 0 0, L_000001b6342a0f30;  alias, 1 drivers
v000001b634274280_0 .net "ID_opcode", 11 0, v000001b634293ca0_0;  alias, 1 drivers
v000001b634274320_0 .net "ID_predicted", 0 0, v000001b634278610_0;  alias, 1 drivers
v000001b634274960_0 .net "ID_rd_ind", 4 0, v000001b634293fc0_0;  alias, 1 drivers
v000001b634274aa0_0 .net "ID_rd_indzero", 0 0, L_000001b63429ef50;  1 drivers
v000001b634274d20_0 .net "ID_regwrite", 0 0, L_000001b63429e7d0;  alias, 1 drivers
v000001b634273060_0 .net "ID_rs1", 31 0, v000001b63427ce90_0;  alias, 1 drivers
v000001b634274dc0_0 .net "ID_rs1_ind", 4 0, v000001b634293c00_0;  alias, 1 drivers
v000001b634275220_0 .net "ID_rs2", 31 0, v000001b63427ee70_0;  alias, 1 drivers
v000001b6342734c0_0 .net "ID_rs2_ind", 4 0, v000001b634293de0_0;  alias, 1 drivers
v000001b6342754a0_0 .net "clk", 0 0, L_000001b6342a8210;  1 drivers
v000001b634274e60_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
E_000001b6341ee440 .event posedge, v000001b6342635f0_0, v000001b6342754a0_0;
S_000001b634272940 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b634277590 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b6342775c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b634277600 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b634277638 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b634277670 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b6342776a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b6342776e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b634277718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b634277750 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b634277788 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b6342777c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b6342777f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b634277830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b634277868 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b6342778a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b6342778d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b634277910 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b634277948 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b634277980 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b6342779b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b6342779f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b634277a28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b634277a60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b634277a98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b634277ad0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b634274f00_0 .net "EX1_ALU_OPER1", 31 0, L_000001b6342a8600;  alias, 1 drivers
v000001b634275180_0 .net "EX1_ALU_OPER2", 31 0, L_000001b6342bceb0;  alias, 1 drivers
v000001b6342755e0_0 .net "EX1_PC", 31 0, v000001b634273100_0;  alias, 1 drivers
v000001b6342752c0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b6342a0fd0;  alias, 1 drivers
v000001b634275720_0 .net "EX1_forward_to_B", 31 0, v000001b6342740a0_0;  alias, 1 drivers
v000001b6342761c0_0 .net "EX1_is_beq", 0 0, v000001b634273740_0;  alias, 1 drivers
v000001b634275ea0_0 .net "EX1_is_bne", 0 0, v000001b634273a60_0;  alias, 1 drivers
v000001b6342764e0_0 .net "EX1_is_jal", 0 0, v000001b6342731a0_0;  alias, 1 drivers
v000001b634276300_0 .net "EX1_is_jr", 0 0, v000001b634274be0_0;  alias, 1 drivers
v000001b634276da0_0 .net "EX1_is_oper2_immed", 0 0, v000001b6342732e0_0;  alias, 1 drivers
v000001b634275860_0 .net "EX1_memread", 0 0, v000001b634275040_0;  alias, 1 drivers
v000001b6342759a0_0 .net "EX1_memwrite", 0 0, v000001b634274460_0;  alias, 1 drivers
v000001b634275d60_0 .net "EX1_opcode", 11 0, v000001b634274500_0;  alias, 1 drivers
v000001b634275a40_0 .net "EX1_predicted", 0 0, v000001b6342745a0_0;  alias, 1 drivers
v000001b634276a80_0 .net "EX1_rd_ind", 4 0, v000001b634273380_0;  alias, 1 drivers
v000001b634276c60_0 .net "EX1_rd_indzero", 0 0, v000001b634275360_0;  alias, 1 drivers
v000001b634276620_0 .net "EX1_regwrite", 0 0, v000001b634273b00_0;  alias, 1 drivers
v000001b634276d00_0 .net "EX1_rs1", 31 0, v000001b634274640_0;  alias, 1 drivers
v000001b634275cc0_0 .net "EX1_rs1_ind", 4 0, v000001b6342737e0_0;  alias, 1 drivers
v000001b634276e40_0 .net "EX1_rs2_ind", 4 0, v000001b634275400_0;  alias, 1 drivers
v000001b634275b80_0 .net "EX1_rs2_out", 31 0, L_000001b6342bda10;  alias, 1 drivers
v000001b634275e00_0 .var "EX2_ALU_OPER1", 31 0;
v000001b634275ae0_0 .var "EX2_ALU_OPER2", 31 0;
v000001b634276580_0 .var "EX2_PC", 31 0;
v000001b634275c20_0 .var "EX2_PFC_to_IF", 31 0;
v000001b6342763a0_0 .var "EX2_forward_to_B", 31 0;
v000001b634275900_0 .var "EX2_is_beq", 0 0;
v000001b634276ee0_0 .var "EX2_is_bne", 0 0;
v000001b634275f40_0 .var "EX2_is_jal", 0 0;
v000001b634275fe0_0 .var "EX2_is_jr", 0 0;
v000001b6342769e0_0 .var "EX2_is_oper2_immed", 0 0;
v000001b6342768a0_0 .var "EX2_memread", 0 0;
v000001b634276120_0 .var "EX2_memwrite", 0 0;
v000001b634276080_0 .var "EX2_opcode", 11 0;
v000001b634276440_0 .var "EX2_predicted", 0 0;
v000001b634276260_0 .var "EX2_rd_ind", 4 0;
v000001b6342766c0_0 .var "EX2_rd_indzero", 0 0;
v000001b634276760_0 .var "EX2_regwrite", 0 0;
v000001b634276800_0 .var "EX2_rs1", 31 0;
v000001b634276b20_0 .var "EX2_rs1_ind", 4 0;
v000001b634276940_0 .var "EX2_rs2_ind", 4 0;
v000001b634276bc0_0 .var "EX2_rs2_out", 31 0;
v000001b634279fb0_0 .net "FLUSH", 0 0, v000001b634277df0_0;  alias, 1 drivers
v000001b634279bf0_0 .net "clk", 0 0, L_000001b6342bcc80;  1 drivers
v000001b634278430_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
E_000001b6341ee2c0 .event posedge, v000001b6342635f0_0, v000001b634279bf0_0;
S_000001b6342727b0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b63427fb20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b63427fb58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b63427fb90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b63427fbc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b63427fc00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b63427fc38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b63427fc70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b63427fca8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b63427fce0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b63427fd18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b63427fd50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b63427fd88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b63427fdc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b63427fdf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b63427fe30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b63427fe68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b63427fea0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b63427fed8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b63427ff10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b63427ff48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b63427ff80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b63427ffb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b63427fff0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b634280028 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b634280060 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b6342a68b0 .functor OR 1, L_000001b6342a02b0, L_000001b63429ea50, C4<0>, C4<0>;
L_000001b6342a7db0 .functor AND 1, L_000001b6342a68b0, L_000001b6342a7090, C4<1>, C4<1>;
L_000001b6342a7f00 .functor OR 1, L_000001b6342a02b0, L_000001b63429ea50, C4<0>, C4<0>;
L_000001b6342a7100 .functor AND 1, L_000001b6342a7f00, L_000001b6342a7090, C4<1>, C4<1>;
L_000001b6342a7e20 .functor OR 1, L_000001b6342a02b0, L_000001b63429ea50, C4<0>, C4<0>;
L_000001b6342a8130 .functor AND 1, L_000001b6342a7e20, v000001b634278610_0, C4<1>, C4<1>;
v000001b63427cc10_0 .net "EX1_memread", 0 0, v000001b634275040_0;  alias, 1 drivers
v000001b63427d070_0 .net "EX1_opcode", 11 0, v000001b634274500_0;  alias, 1 drivers
v000001b63427da70_0 .net "EX1_rd_ind", 4 0, v000001b634273380_0;  alias, 1 drivers
v000001b63427eab0_0 .net "EX1_rd_indzero", 0 0, v000001b634275360_0;  alias, 1 drivers
v000001b63427d4d0_0 .net "EX2_memread", 0 0, v000001b6342768a0_0;  alias, 1 drivers
v000001b63427dbb0_0 .net "EX2_opcode", 11 0, v000001b634276080_0;  alias, 1 drivers
v000001b63427d7f0_0 .net "EX2_rd_ind", 4 0, v000001b634276260_0;  alias, 1 drivers
v000001b63427d250_0 .net "EX2_rd_indzero", 0 0, v000001b6342766c0_0;  alias, 1 drivers
v000001b63427d1b0_0 .net "ID_EX1_flush", 0 0, v000001b634277b70_0;  alias, 1 drivers
v000001b63427db10_0 .net "ID_EX2_flush", 0 0, v000001b634277df0_0;  alias, 1 drivers
v000001b63427dcf0_0 .net "ID_is_beq", 0 0, L_000001b6342a02b0;  alias, 1 drivers
v000001b63427e6f0_0 .net "ID_is_bne", 0 0, L_000001b63429ea50;  alias, 1 drivers
v000001b63427ded0_0 .net "ID_is_j", 0 0, L_000001b6342a0cb0;  alias, 1 drivers
v000001b63427d6b0_0 .net "ID_is_jal", 0 0, L_000001b6342a0490;  alias, 1 drivers
v000001b63427ec90_0 .net "ID_is_jr", 0 0, L_000001b63429f590;  alias, 1 drivers
v000001b63427e830_0 .net "ID_opcode", 11 0, v000001b634293ca0_0;  alias, 1 drivers
v000001b63427ea10_0 .net "ID_rs1_ind", 4 0, v000001b634293c00_0;  alias, 1 drivers
v000001b63427e3d0_0 .net "ID_rs2_ind", 4 0, v000001b634293de0_0;  alias, 1 drivers
v000001b63427dd90_0 .net "IF_ID_flush", 0 0, v000001b63427b3b0_0;  alias, 1 drivers
v000001b63427f050_0 .net "IF_ID_write", 0 0, v000001b63427ab90_0;  alias, 1 drivers
v000001b63427e1f0_0 .net "PC_src", 2 0, L_000001b63429f3b0;  alias, 1 drivers
v000001b63427e330_0 .net "PFC_to_EX", 31 0, L_000001b63429fef0;  alias, 1 drivers
v000001b63427e8d0_0 .net "PFC_to_IF", 31 0, L_000001b63429f090;  alias, 1 drivers
v000001b63427f0f0_0 .net "WB_rd_ind", 4 0, v000001b63428f4c0_0;  alias, 1 drivers
v000001b63427d570_0 .net "Wrong_prediction", 0 0, L_000001b6342bdfc0;  alias, 1 drivers
v000001b63427f190_0 .net *"_ivl_11", 0 0, L_000001b6342a7100;  1 drivers
v000001b63427e010_0 .net *"_ivl_13", 9 0, L_000001b63429eff0;  1 drivers
v000001b63427de30_0 .net *"_ivl_15", 9 0, L_000001b63429f8b0;  1 drivers
v000001b63427cdf0_0 .net *"_ivl_16", 9 0, L_000001b63429e9b0;  1 drivers
v000001b63427e5b0_0 .net *"_ivl_19", 9 0, L_000001b63429eaf0;  1 drivers
v000001b63427d750_0 .net *"_ivl_20", 9 0, L_000001b63429ec30;  1 drivers
v000001b63427dc50_0 .net *"_ivl_25", 0 0, L_000001b6342a7e20;  1 drivers
v000001b63427e470_0 .net *"_ivl_27", 0 0, L_000001b6342a8130;  1 drivers
v000001b63427e790_0 .net *"_ivl_29", 9 0, L_000001b6342a0ad0;  1 drivers
v000001b63427e510_0 .net *"_ivl_3", 0 0, L_000001b6342a68b0;  1 drivers
L_000001b6342c01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b63427d2f0_0 .net/2u *"_ivl_30", 9 0, L_000001b6342c01f0;  1 drivers
v000001b63427e970_0 .net *"_ivl_32", 9 0, L_000001b6342a0df0;  1 drivers
v000001b63427d890_0 .net *"_ivl_35", 9 0, L_000001b63429fc70;  1 drivers
v000001b63427e650_0 .net *"_ivl_37", 9 0, L_000001b63429fb30;  1 drivers
v000001b63427eb50_0 .net *"_ivl_38", 9 0, L_000001b6342a0530;  1 drivers
v000001b63427ed30_0 .net *"_ivl_40", 9 0, L_000001b63429fbd0;  1 drivers
L_000001b6342c0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63427d110_0 .net/2s *"_ivl_45", 21 0, L_000001b6342c0238;  1 drivers
L_000001b6342c0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63427f230_0 .net/2s *"_ivl_50", 21 0, L_000001b6342c0280;  1 drivers
v000001b63427d430_0 .net *"_ivl_9", 0 0, L_000001b6342a7f00;  1 drivers
v000001b63427d390_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b63427d930_0 .net "forward_to_B", 31 0, L_000001b63429f9f0;  alias, 1 drivers
v000001b63427d9d0_0 .net "imm", 31 0, v000001b63427b310_0;  1 drivers
v000001b63427ebf0_0 .net "inst", 31 0, v000001b63427f870_0;  alias, 1 drivers
v000001b63427edd0_0 .net "is_branch_and_taken", 0 0, L_000001b6342a7db0;  alias, 1 drivers
v000001b63427ccb0_0 .net "is_oper2_immed", 0 0, L_000001b6342a7aa0;  alias, 1 drivers
v000001b63427f2d0_0 .net "mem_read", 0 0, L_000001b63429eb90;  alias, 1 drivers
v000001b63427cb70_0 .net "mem_write", 0 0, L_000001b6342a0f30;  alias, 1 drivers
v000001b63427f730_0 .net "pc", 31 0, v000001b63427f9b0_0;  alias, 1 drivers
v000001b63427fa50_0 .net "pc_write", 0 0, v000001b63427c030_0;  alias, 1 drivers
v000001b63427f7d0_0 .net "predicted", 0 0, L_000001b6342a7090;  1 drivers
v000001b63427f5f0_0 .net "predicted_to_EX", 0 0, v000001b634278610_0;  alias, 1 drivers
v000001b63427f370_0 .net "reg_write", 0 0, L_000001b63429e7d0;  alias, 1 drivers
v000001b63427f4b0_0 .net "reg_write_from_wb", 0 0, v000001b63428ede0_0;  alias, 1 drivers
v000001b63427f690_0 .net "rs1", 31 0, v000001b63427ce90_0;  alias, 1 drivers
v000001b63427f910_0 .net "rs2", 31 0, v000001b63427ee70_0;  alias, 1 drivers
v000001b63427f410_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
v000001b63427f550_0 .net "wr_reg_data", 31 0, L_000001b6343282c0;  alias, 1 drivers
L_000001b63429f9f0 .functor MUXZ 32, v000001b63427ee70_0, v000001b63427b310_0, L_000001b6342a7aa0, C4<>;
L_000001b63429eff0 .part v000001b63427f9b0_0, 0, 10;
L_000001b63429f8b0 .part v000001b63427f870_0, 0, 10;
L_000001b63429e9b0 .arith/sum 10, L_000001b63429eff0, L_000001b63429f8b0;
L_000001b63429eaf0 .part v000001b63427f870_0, 0, 10;
L_000001b63429ec30 .functor MUXZ 10, L_000001b63429eaf0, L_000001b63429e9b0, L_000001b6342a7100, C4<>;
L_000001b6342a0ad0 .part v000001b63427f9b0_0, 0, 10;
L_000001b6342a0df0 .arith/sum 10, L_000001b6342a0ad0, L_000001b6342c01f0;
L_000001b63429fc70 .part v000001b63427f9b0_0, 0, 10;
L_000001b63429fb30 .part v000001b63427f870_0, 0, 10;
L_000001b6342a0530 .arith/sum 10, L_000001b63429fc70, L_000001b63429fb30;
L_000001b63429fbd0 .functor MUXZ 10, L_000001b6342a0530, L_000001b6342a0df0, L_000001b6342a8130, C4<>;
L_000001b63429f090 .concat8 [ 10 22 0 0], L_000001b63429ec30, L_000001b6342c0238;
L_000001b63429fef0 .concat8 [ 10 22 0 0], L_000001b63429fbd0, L_000001b6342c0280;
S_000001b634271b30 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b6342727b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b6342800a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b6342800d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b634280110 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b634280148 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b634280180 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b6342801b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b6342801f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b634280228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b634280260 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b634280298 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b6342802d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b634280308 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b634280340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b634280378 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b6342803b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b6342803e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b634280420 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b634280458 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b634280490 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b6342804c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b634280500 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b634280538 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b634280570 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b6342805a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b6342805e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b6342a6c30 .functor OR 1, L_000001b6342a7090, L_000001b63429fdb0, C4<0>, C4<0>;
L_000001b6342a76b0 .functor OR 1, L_000001b6342a6c30, L_000001b63429fe50, C4<0>, C4<0>;
v000001b634278f70_0 .net "EX1_opcode", 11 0, v000001b634274500_0;  alias, 1 drivers
v000001b634278b10_0 .net "EX2_opcode", 11 0, v000001b634276080_0;  alias, 1 drivers
v000001b63427a0f0_0 .net "ID_opcode", 11 0, v000001b634293ca0_0;  alias, 1 drivers
v000001b634277e90_0 .net "PC_src", 2 0, L_000001b63429f3b0;  alias, 1 drivers
v000001b6342787f0_0 .net "Wrong_prediction", 0 0, L_000001b6342bdfc0;  alias, 1 drivers
L_000001b6342c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b634278110_0 .net/2u *"_ivl_0", 2 0, L_000001b6342c03e8;  1 drivers
v000001b634278250_0 .net *"_ivl_10", 0 0, L_000001b63429f810;  1 drivers
L_000001b6342c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b634279790_0 .net/2u *"_ivl_12", 2 0, L_000001b6342c0508;  1 drivers
L_000001b6342c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b6342796f0_0 .net/2u *"_ivl_14", 11 0, L_000001b6342c0550;  1 drivers
v000001b6342786b0_0 .net *"_ivl_16", 0 0, L_000001b63429fdb0;  1 drivers
v000001b634279d30_0 .net *"_ivl_19", 0 0, L_000001b6342a6c30;  1 drivers
L_000001b6342c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b634279830_0 .net/2u *"_ivl_2", 11 0, L_000001b6342c0430;  1 drivers
L_000001b6342c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b634279dd0_0 .net/2u *"_ivl_20", 11 0, L_000001b6342c0598;  1 drivers
v000001b634277fd0_0 .net *"_ivl_22", 0 0, L_000001b63429fe50;  1 drivers
v000001b634278890_0 .net *"_ivl_25", 0 0, L_000001b6342a76b0;  1 drivers
L_000001b6342c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b634279970_0 .net/2u *"_ivl_26", 2 0, L_000001b6342c05e0;  1 drivers
L_000001b6342c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b634279f10_0 .net/2u *"_ivl_28", 2 0, L_000001b6342c0628;  1 drivers
v000001b634279a10_0 .net *"_ivl_30", 2 0, L_000001b6342a0670;  1 drivers
v000001b63427a190_0 .net *"_ivl_32", 2 0, L_000001b6342a0c10;  1 drivers
v000001b634278570_0 .net *"_ivl_34", 2 0, L_000001b6342a0030;  1 drivers
v000001b634278d90_0 .net *"_ivl_4", 0 0, L_000001b63429fd10;  1 drivers
L_000001b6342c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b63427a230_0 .net/2u *"_ivl_6", 2 0, L_000001b6342c0478;  1 drivers
L_000001b6342c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b634279010_0 .net/2u *"_ivl_8", 11 0, L_000001b6342c04c0;  1 drivers
v000001b634278a70_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b634279290_0 .net "predicted", 0 0, L_000001b6342a7090;  alias, 1 drivers
v000001b6342784d0_0 .net "predicted_to_EX", 0 0, v000001b634278610_0;  alias, 1 drivers
v000001b634278bb0_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
v000001b634279510_0 .net "state", 1 0, v000001b634277d50_0;  1 drivers
L_000001b63429fd10 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0430;
L_000001b63429f810 .cmp/eq 12, v000001b634274500_0, L_000001b6342c04c0;
L_000001b63429fdb0 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0550;
L_000001b63429fe50 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0598;
L_000001b6342a0670 .functor MUXZ 3, L_000001b6342c0628, L_000001b6342c05e0, L_000001b6342a76b0, C4<>;
L_000001b6342a0c10 .functor MUXZ 3, L_000001b6342a0670, L_000001b6342c0508, L_000001b63429f810, C4<>;
L_000001b6342a0030 .functor MUXZ 3, L_000001b6342a0c10, L_000001b6342c0478, L_000001b63429fd10, C4<>;
L_000001b63429f3b0 .functor MUXZ 3, L_000001b6342a0030, L_000001b6342c03e8, L_000001b6342bdfc0, C4<>;
S_000001b634272490 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b634271b30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b634280620 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b634280658 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b634280690 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b6342806c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b634280700 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b634280738 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b634280770 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b6342807a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b6342807e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b634280818 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b634280850 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b634280888 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b6342808c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b6342808f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b634280930 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b634280968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b6342809a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b6342809d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b634280a10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b634280a48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b634280a80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b634280ab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b634280af0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b634280b28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b634280b60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b6342a6e60 .functor OR 1, L_000001b63429e870, L_000001b63429f770, C4<0>, C4<0>;
L_000001b6342a7640 .functor OR 1, L_000001b63429ed70, L_000001b63429fa90, C4<0>, C4<0>;
L_000001b6342a7bf0 .functor AND 1, L_000001b6342a6e60, L_000001b6342a7640, C4<1>, C4<1>;
L_000001b6342a6fb0 .functor NOT 1, L_000001b6342a7bf0, C4<0>, C4<0>, C4<0>;
L_000001b6342a7790 .functor OR 1, v000001b6342a4a90_0, L_000001b6342a6fb0, C4<0>, C4<0>;
L_000001b6342a7090 .functor NOT 1, L_000001b6342a7790, C4<0>, C4<0>, C4<0>;
v000001b6342790b0_0 .net "EX_opcode", 11 0, v000001b634276080_0;  alias, 1 drivers
v000001b6342798d0_0 .net "ID_opcode", 11 0, v000001b634293ca0_0;  alias, 1 drivers
v000001b634278e30_0 .net "Wrong_prediction", 0 0, L_000001b6342bdfc0;  alias, 1 drivers
L_000001b6342c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b634277c10_0 .net/2u *"_ivl_0", 11 0, L_000001b6342c02c8;  1 drivers
L_000001b6342c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b6342793d0_0 .net/2u *"_ivl_10", 1 0, L_000001b6342c0358;  1 drivers
v000001b634278c50_0 .net *"_ivl_12", 0 0, L_000001b63429ed70;  1 drivers
L_000001b6342c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b634278930_0 .net/2u *"_ivl_14", 1 0, L_000001b6342c03a0;  1 drivers
v000001b634278ed0_0 .net *"_ivl_16", 0 0, L_000001b63429fa90;  1 drivers
v000001b6342789d0_0 .net *"_ivl_19", 0 0, L_000001b6342a7640;  1 drivers
v000001b634279b50_0 .net *"_ivl_2", 0 0, L_000001b63429e870;  1 drivers
v000001b634277cb0_0 .net *"_ivl_21", 0 0, L_000001b6342a7bf0;  1 drivers
v000001b634279330_0 .net *"_ivl_22", 0 0, L_000001b6342a6fb0;  1 drivers
v000001b634279150_0 .net *"_ivl_25", 0 0, L_000001b6342a7790;  1 drivers
L_000001b6342c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b634279e70_0 .net/2u *"_ivl_4", 11 0, L_000001b6342c0310;  1 drivers
v000001b634279c90_0 .net *"_ivl_6", 0 0, L_000001b63429f770;  1 drivers
v000001b6342791f0_0 .net *"_ivl_9", 0 0, L_000001b6342a6e60;  1 drivers
v000001b634277f30_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b63427a050_0 .net "predicted", 0 0, L_000001b6342a7090;  alias, 1 drivers
v000001b634278610_0 .var "predicted_to_EX", 0 0;
v000001b634279470_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
v000001b634277d50_0 .var "state", 1 0;
E_000001b6341edec0 .event posedge, v000001b634277f30_0, v000001b6342635f0_0;
L_000001b63429e870 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c02c8;
L_000001b63429f770 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0310;
L_000001b63429ed70 .cmp/eq 2, v000001b634277d50_0, L_000001b6342c0358;
L_000001b63429fa90 .cmp/eq 2, v000001b634277d50_0, L_000001b6342c03a0;
S_000001b634271810 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b6342727b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b63428abc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b63428abf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b63428ac30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b63428ac68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b63428aca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b63428acd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b63428ad10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b63428ad48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b63428ad80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b63428adb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b63428adf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b63428ae28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b63428ae60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b63428ae98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b63428aed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b63428af08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b63428af40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b63428af78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b63428afb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b63428afe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b63428b020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b63428b058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b63428b090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b63428b0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b63428b100 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b634278750_0 .net "EX1_memread", 0 0, v000001b634275040_0;  alias, 1 drivers
v000001b634278cf0_0 .net "EX1_rd_ind", 4 0, v000001b634273380_0;  alias, 1 drivers
v000001b63427a2d0_0 .net "EX1_rd_indzero", 0 0, v000001b634275360_0;  alias, 1 drivers
v000001b6342795b0_0 .net "EX2_memread", 0 0, v000001b6342768a0_0;  alias, 1 drivers
v000001b634279650_0 .net "EX2_rd_ind", 4 0, v000001b634276260_0;  alias, 1 drivers
v000001b634279ab0_0 .net "EX2_rd_indzero", 0 0, v000001b6342766c0_0;  alias, 1 drivers
v000001b634277b70_0 .var "ID_EX1_flush", 0 0;
v000001b634277df0_0 .var "ID_EX2_flush", 0 0;
v000001b6342782f0_0 .net "ID_opcode", 11 0, v000001b634293ca0_0;  alias, 1 drivers
v000001b634278070_0 .net "ID_rs1_ind", 4 0, v000001b634293c00_0;  alias, 1 drivers
v000001b634278390_0 .net "ID_rs2_ind", 4 0, v000001b634293de0_0;  alias, 1 drivers
v000001b63427ab90_0 .var "IF_ID_Write", 0 0;
v000001b63427b3b0_0 .var "IF_ID_flush", 0 0;
v000001b63427c030_0 .var "PC_Write", 0 0;
v000001b63427a870_0 .net "Wrong_prediction", 0 0, L_000001b6342bdfc0;  alias, 1 drivers
E_000001b6341ee900/0 .event anyedge, v000001b63426a440_0, v000001b634275040_0, v000001b634275360_0, v000001b634274dc0_0;
E_000001b6341ee900/1 .event anyedge, v000001b634273380_0, v000001b6342734c0_0, v000001b634186950_0, v000001b6342766c0_0;
E_000001b6341ee900/2 .event anyedge, v000001b634264630_0, v000001b634274280_0;
E_000001b6341ee900 .event/or E_000001b6341ee900/0, E_000001b6341ee900/1, E_000001b6341ee900/2;
S_000001b6342719a0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b6342727b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b63428b140 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b63428b178 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b63428b1b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b63428b1e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b63428b220 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b63428b258 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b63428b290 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b63428b2c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b63428b300 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b63428b338 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b63428b370 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b63428b3a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b63428b3e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b63428b418 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b63428b450 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b63428b488 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b63428b4c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b63428b4f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b63428b530 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b63428b568 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b63428b5a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b63428b5d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b63428b610 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b63428b648 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b63428b680 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b6342a7800 .functor OR 1, L_000001b63429ee10, L_000001b6342a0350, C4<0>, C4<0>;
L_000001b6342a7950 .functor OR 1, L_000001b6342a7800, L_000001b6342a00d0, C4<0>, C4<0>;
L_000001b6342a79c0 .functor OR 1, L_000001b6342a7950, L_000001b6342a03f0, C4<0>, C4<0>;
L_000001b6342a81a0 .functor OR 1, L_000001b6342a79c0, L_000001b6342a0170, C4<0>, C4<0>;
L_000001b6342a6ae0 .functor OR 1, L_000001b6342a81a0, L_000001b63429f4f0, C4<0>, C4<0>;
L_000001b6342a73a0 .functor OR 1, L_000001b6342a6ae0, L_000001b63429e910, C4<0>, C4<0>;
L_000001b6342a7170 .functor OR 1, L_000001b6342a73a0, L_000001b6342a0210, C4<0>, C4<0>;
L_000001b6342a7aa0 .functor OR 1, L_000001b6342a7170, L_000001b6342a0710, C4<0>, C4<0>;
L_000001b6342a7a30 .functor OR 1, L_000001b6342a05d0, L_000001b6342a0990, C4<0>, C4<0>;
L_000001b6342a6840 .functor OR 1, L_000001b6342a7a30, L_000001b6342a0b70, C4<0>, C4<0>;
L_000001b6342a71e0 .functor OR 1, L_000001b6342a6840, L_000001b6342a0d50, C4<0>, C4<0>;
L_000001b6342a8280 .functor OR 1, L_000001b6342a71e0, L_000001b6342a0e90, C4<0>, C4<0>;
v000001b63427bb30_0 .net "ID_opcode", 11 0, v000001b634293ca0_0;  alias, 1 drivers
L_000001b6342c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b63427c710_0 .net/2u *"_ivl_0", 11 0, L_000001b6342c0670;  1 drivers
L_000001b6342c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b63427ad70_0 .net/2u *"_ivl_10", 11 0, L_000001b6342c0700;  1 drivers
L_000001b6342c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b63427cad0_0 .net/2u *"_ivl_102", 11 0, L_000001b6342c0bc8;  1 drivers
L_000001b6342c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b63427a410_0 .net/2u *"_ivl_106", 11 0, L_000001b6342c0c10;  1 drivers
v000001b63427bd10_0 .net *"_ivl_12", 0 0, L_000001b6342a00d0;  1 drivers
v000001b63427b450_0 .net *"_ivl_15", 0 0, L_000001b6342a7950;  1 drivers
L_000001b6342c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b63427b130_0 .net/2u *"_ivl_16", 11 0, L_000001b6342c0748;  1 drivers
v000001b63427b6d0_0 .net *"_ivl_18", 0 0, L_000001b6342a03f0;  1 drivers
v000001b63427a5f0_0 .net *"_ivl_2", 0 0, L_000001b63429ee10;  1 drivers
v000001b63427c350_0 .net *"_ivl_21", 0 0, L_000001b6342a79c0;  1 drivers
L_000001b6342c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b63427a4b0_0 .net/2u *"_ivl_22", 11 0, L_000001b6342c0790;  1 drivers
v000001b63427b810_0 .net *"_ivl_24", 0 0, L_000001b6342a0170;  1 drivers
v000001b63427b8b0_0 .net *"_ivl_27", 0 0, L_000001b6342a81a0;  1 drivers
L_000001b6342c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b63427c670_0 .net/2u *"_ivl_28", 11 0, L_000001b6342c07d8;  1 drivers
v000001b63427c3f0_0 .net *"_ivl_30", 0 0, L_000001b63429f4f0;  1 drivers
v000001b63427b950_0 .net *"_ivl_33", 0 0, L_000001b6342a6ae0;  1 drivers
L_000001b6342c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63427b770_0 .net/2u *"_ivl_34", 11 0, L_000001b6342c0820;  1 drivers
v000001b63427c7b0_0 .net *"_ivl_36", 0 0, L_000001b63429e910;  1 drivers
v000001b63427c490_0 .net *"_ivl_39", 0 0, L_000001b6342a73a0;  1 drivers
L_000001b6342c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b63427ac30_0 .net/2u *"_ivl_4", 11 0, L_000001b6342c06b8;  1 drivers
L_000001b6342c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b63427c850_0 .net/2u *"_ivl_40", 11 0, L_000001b6342c0868;  1 drivers
v000001b63427ba90_0 .net *"_ivl_42", 0 0, L_000001b6342a0210;  1 drivers
v000001b63427c2b0_0 .net *"_ivl_45", 0 0, L_000001b6342a7170;  1 drivers
L_000001b6342c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b63427c8f0_0 .net/2u *"_ivl_46", 11 0, L_000001b6342c08b0;  1 drivers
v000001b63427b9f0_0 .net *"_ivl_48", 0 0, L_000001b6342a0710;  1 drivers
L_000001b6342c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b63427bc70_0 .net/2u *"_ivl_52", 11 0, L_000001b6342c08f8;  1 drivers
L_000001b6342c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b63427ca30_0 .net/2u *"_ivl_56", 11 0, L_000001b6342c0940;  1 drivers
v000001b63427bbd0_0 .net *"_ivl_6", 0 0, L_000001b6342a0350;  1 drivers
L_000001b6342c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b63427acd0_0 .net/2u *"_ivl_60", 11 0, L_000001b6342c0988;  1 drivers
L_000001b6342c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b63427bdb0_0 .net/2u *"_ivl_64", 11 0, L_000001b6342c09d0;  1 drivers
L_000001b6342c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b63427aa50_0 .net/2u *"_ivl_68", 11 0, L_000001b6342c0a18;  1 drivers
L_000001b6342c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b63427b1d0_0 .net/2u *"_ivl_72", 11 0, L_000001b6342c0a60;  1 drivers
v000001b63427bf90_0 .net *"_ivl_74", 0 0, L_000001b6342a05d0;  1 drivers
L_000001b6342c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b63427a690_0 .net/2u *"_ivl_76", 11 0, L_000001b6342c0aa8;  1 drivers
v000001b63427be50_0 .net *"_ivl_78", 0 0, L_000001b6342a0990;  1 drivers
v000001b63427aeb0_0 .net *"_ivl_81", 0 0, L_000001b6342a7a30;  1 drivers
L_000001b6342c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b63427c530_0 .net/2u *"_ivl_82", 11 0, L_000001b6342c0af0;  1 drivers
v000001b63427bef0_0 .net *"_ivl_84", 0 0, L_000001b6342a0b70;  1 drivers
v000001b63427c5d0_0 .net *"_ivl_87", 0 0, L_000001b6342a6840;  1 drivers
L_000001b6342c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b63427c0d0_0 .net/2u *"_ivl_88", 11 0, L_000001b6342c0b38;  1 drivers
v000001b63427aff0_0 .net *"_ivl_9", 0 0, L_000001b6342a7800;  1 drivers
v000001b63427c170_0 .net *"_ivl_90", 0 0, L_000001b6342a0d50;  1 drivers
v000001b63427c210_0 .net *"_ivl_93", 0 0, L_000001b6342a71e0;  1 drivers
L_000001b6342c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b63427c990_0 .net/2u *"_ivl_94", 11 0, L_000001b6342c0b80;  1 drivers
v000001b63427a370_0 .net *"_ivl_96", 0 0, L_000001b6342a0e90;  1 drivers
v000001b63427a550_0 .net *"_ivl_99", 0 0, L_000001b6342a8280;  1 drivers
v000001b63427b270_0 .net "is_beq", 0 0, L_000001b6342a02b0;  alias, 1 drivers
v000001b63427ae10_0 .net "is_bne", 0 0, L_000001b63429ea50;  alias, 1 drivers
v000001b63427a730_0 .net "is_j", 0 0, L_000001b6342a0cb0;  alias, 1 drivers
v000001b63427a7d0_0 .net "is_jal", 0 0, L_000001b6342a0490;  alias, 1 drivers
v000001b63427a910_0 .net "is_jr", 0 0, L_000001b63429f590;  alias, 1 drivers
v000001b63427af50_0 .net "is_oper2_immed", 0 0, L_000001b6342a7aa0;  alias, 1 drivers
v000001b63427a9b0_0 .net "memread", 0 0, L_000001b63429eb90;  alias, 1 drivers
v000001b63427b090_0 .net "memwrite", 0 0, L_000001b6342a0f30;  alias, 1 drivers
v000001b63427aaf0_0 .net "regwrite", 0 0, L_000001b63429e7d0;  alias, 1 drivers
L_000001b63429ee10 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0670;
L_000001b6342a0350 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c06b8;
L_000001b6342a00d0 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0700;
L_000001b6342a03f0 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0748;
L_000001b6342a0170 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0790;
L_000001b63429f4f0 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c07d8;
L_000001b63429e910 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0820;
L_000001b6342a0210 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0868;
L_000001b6342a0710 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c08b0;
L_000001b6342a02b0 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c08f8;
L_000001b63429ea50 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0940;
L_000001b63429f590 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0988;
L_000001b6342a0490 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c09d0;
L_000001b6342a0cb0 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0a18;
L_000001b6342a05d0 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0a60;
L_000001b6342a0990 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0aa8;
L_000001b6342a0b70 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0af0;
L_000001b6342a0d50 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0b38;
L_000001b6342a0e90 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0b80;
L_000001b63429e7d0 .reduce/nor L_000001b6342a8280;
L_000001b63429eb90 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0bc8;
L_000001b6342a0f30 .cmp/eq 12, v000001b634293ca0_0, L_000001b6342c0c10;
S_000001b634272620 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b6342727b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b63428b6c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b63428b6f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b63428b730 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b63428b768 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b63428b7a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b63428b7d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b63428b810 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b63428b848 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b63428b880 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b63428b8b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b63428b8f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b63428b928 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b63428b960 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b63428b998 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b63428b9d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b63428ba08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b63428ba40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b63428ba78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b63428bab0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b63428bae8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b63428bb20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b63428bb58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b63428bb90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b63428bbc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b63428bc00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b63427b310_0 .var "Immed", 31 0;
v000001b63427b4f0_0 .net "Inst", 31 0, v000001b63427f870_0;  alias, 1 drivers
v000001b63427b590_0 .net "opcode", 11 0, v000001b634293ca0_0;  alias, 1 drivers
E_000001b6341edf00 .event anyedge, v000001b634274280_0, v000001b63427b4f0_0;
S_000001b634272c60 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b6342727b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b63427ce90_0 .var "Read_data1", 31 0;
v000001b63427ee70_0 .var "Read_data2", 31 0;
v000001b63427df70_0 .net "Read_reg1", 4 0, v000001b634293c00_0;  alias, 1 drivers
v000001b63427e0b0_0 .net "Read_reg2", 4 0, v000001b634293de0_0;  alias, 1 drivers
v000001b63427cf30_0 .net "Write_data", 31 0, L_000001b6343282c0;  alias, 1 drivers
v000001b63427e150_0 .net "Write_en", 0 0, v000001b63428ede0_0;  alias, 1 drivers
v000001b63427cfd0_0 .net "Write_reg", 4 0, v000001b63428f4c0_0;  alias, 1 drivers
v000001b63427efb0_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b63427d610_0 .var/i "i", 31 0;
v000001b63427cd50 .array "reg_file", 0 31, 31 0;
v000001b63427ef10_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
E_000001b6341ee0c0 .event posedge, v000001b634277f30_0;
S_000001b6342711d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b634272c60;
 .timescale 0 0;
v000001b63427e290_0 .var/i "i", 31 0;
S_000001b634272300 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b63428bc40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b63428bc78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b63428bcb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b63428bce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b63428bd20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b63428bd58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b63428bd90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b63428bdc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b63428be00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b63428be38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b63428be70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b63428bea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b63428bee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b63428bf18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b63428bf50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b63428bf88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b63428bfc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b63428bff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b63428c030 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b63428c068 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b63428c0a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b63428c0d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b63428c110 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b63428c148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b63428c180 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b63427f870_0 .var "ID_INST", 31 0;
v000001b63427f9b0_0 .var "ID_PC", 31 0;
v000001b634293ca0_0 .var "ID_opcode", 11 0;
v000001b634293fc0_0 .var "ID_rd_ind", 4 0;
v000001b634293c00_0 .var "ID_rs1_ind", 4 0;
v000001b634293de0_0 .var "ID_rs2_ind", 4 0;
v000001b634293f20_0 .net "IF_FLUSH", 0 0, v000001b63427b3b0_0;  alias, 1 drivers
v000001b634294060_0 .net "IF_INST", 31 0, L_000001b6342a6b50;  alias, 1 drivers
v000001b634293d40_0 .net "IF_PC", 31 0, v000001b63428cb80_0;  alias, 1 drivers
v000001b634293e80_0 .net "clk", 0 0, L_000001b6342a78e0;  1 drivers
v000001b634294100_0 .net "if_id_Write", 0 0, v000001b63427ab90_0;  alias, 1 drivers
v000001b634293ac0_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
E_000001b6341ee940 .event posedge, v000001b6342635f0_0, v000001b634293e80_0;
S_000001b634271cc0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b63428ea20_0 .net "EX1_PFC", 31 0, L_000001b6342a0fd0;  alias, 1 drivers
v000001b6342906e0_0 .net "EX2_PFC", 31 0, v000001b634275c20_0;  alias, 1 drivers
v000001b63428fce0_0 .net "ID_PFC", 31 0, L_000001b63429f090;  alias, 1 drivers
v000001b63428f6a0_0 .net "PC_src", 2 0, L_000001b63429f3b0;  alias, 1 drivers
v000001b634290640_0 .net "PC_write", 0 0, v000001b63427c030_0;  alias, 1 drivers
L_000001b6342c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b634290140_0 .net/2u *"_ivl_0", 31 0, L_000001b6342c0088;  1 drivers
v000001b63428fec0_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b63428eb60_0 .net "inst", 31 0, L_000001b6342a6b50;  alias, 1 drivers
v000001b63428fd80_0 .net "inst_mem_in", 31 0, v000001b63428cb80_0;  alias, 1 drivers
v000001b63428f420_0 .net "pc_reg_in", 31 0, L_000001b6342a6f40;  1 drivers
v000001b63428fc40_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
L_000001b63429ecd0 .arith/sum 32, v000001b63428cb80_0, L_000001b6342c0088;
S_000001b634272170 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b634271cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b6342a6b50 .functor BUFZ 32, L_000001b6342a0a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b634293b60_0 .net "Data_Out", 31 0, L_000001b6342a6b50;  alias, 1 drivers
v000001b63428d9e0 .array "InstMem", 0 1023, 31 0;
v000001b63428d760_0 .net *"_ivl_0", 31 0, L_000001b6342a0a30;  1 drivers
v000001b63428df80_0 .net *"_ivl_3", 9 0, L_000001b63429ff90;  1 drivers
v000001b63428d800_0 .net *"_ivl_4", 11 0, L_000001b63429f130;  1 drivers
L_000001b6342c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b63428d580_0 .net *"_ivl_7", 1 0, L_000001b6342c01a8;  1 drivers
v000001b63428ccc0_0 .net "addr", 31 0, v000001b63428cb80_0;  alias, 1 drivers
v000001b63428cae0_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b63428d8a0_0 .var/i "i", 31 0;
L_000001b6342a0a30 .array/port v000001b63428d9e0, L_000001b63429f130;
L_000001b63429ff90 .part v000001b63428cb80_0, 0, 10;
L_000001b63429f130 .concat [ 10 2 0 0], L_000001b63429ff90, L_000001b6342c01a8;
S_000001b634271360 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b634271cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b6341ee200 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b63428d120_0 .net "DataIn", 31 0, L_000001b6342a6f40;  alias, 1 drivers
v000001b63428cb80_0 .var "DataOut", 31 0;
v000001b63428cea0_0 .net "PC_Write", 0 0, v000001b63427c030_0;  alias, 1 drivers
v000001b63428c7c0_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b63428c860_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
S_000001b634271e50 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b634271cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b6341edf80 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b6341e3710 .functor NOT 1, L_000001b6342a6610, C4<0>, C4<0>, C4<0>;
L_000001b6341e35c0 .functor NOT 1, L_000001b6342a5fd0, C4<0>, C4<0>, C4<0>;
L_000001b6341e36a0 .functor AND 1, L_000001b6341e3710, L_000001b6341e35c0, C4<1>, C4<1>;
L_000001b63417de60 .functor NOT 1, L_000001b6342a66b0, C4<0>, C4<0>, C4<0>;
L_000001b63417d760 .functor AND 1, L_000001b6341e36a0, L_000001b63417de60, C4<1>, C4<1>;
L_000001b63417dfb0 .functor AND 32, L_000001b6342a6070, L_000001b63429ecd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b63417d840 .functor NOT 1, L_000001b6342a6570, C4<0>, C4<0>, C4<0>;
L_000001b6342a7fe0 .functor NOT 1, L_000001b6342a62f0, C4<0>, C4<0>, C4<0>;
L_000001b6342a7c60 .functor AND 1, L_000001b63417d840, L_000001b6342a7fe0, C4<1>, C4<1>;
L_000001b6342a8050 .functor AND 1, L_000001b6342a7c60, L_000001b6342a6390, C4<1>, C4<1>;
L_000001b6342a7e90 .functor AND 32, L_000001b6342a6430, L_000001b63429f090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a80c0 .functor OR 32, L_000001b63417dfb0, L_000001b6342a7e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342a75d0 .functor NOT 1, L_000001b6342a6250, C4<0>, C4<0>, C4<0>;
L_000001b6342a7720 .functor AND 1, L_000001b6342a75d0, L_000001b6342a64d0, C4<1>, C4<1>;
L_000001b6342a6bc0 .functor NOT 1, L_000001b63429f450, C4<0>, C4<0>, C4<0>;
L_000001b6342a7b80 .functor AND 1, L_000001b6342a7720, L_000001b6342a6bc0, C4<1>, C4<1>;
L_000001b6342a7d40 .functor AND 32, L_000001b63429f310, v000001b63428cb80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a7410 .functor OR 32, L_000001b6342a80c0, L_000001b6342a7d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342a67d0 .functor NOT 1, L_000001b6342a07b0, C4<0>, C4<0>, C4<0>;
L_000001b6342a7480 .functor AND 1, L_000001b6342a67d0, L_000001b63429f630, C4<1>, C4<1>;
L_000001b6342a6ed0 .functor AND 1, L_000001b6342a7480, L_000001b63429f950, C4<1>, C4<1>;
L_000001b6342a74f0 .functor AND 32, L_000001b63429f1d0, L_000001b6342a0fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a7b10 .functor OR 32, L_000001b6342a7410, L_000001b6342a74f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6342a7250 .functor NOT 1, L_000001b63429f6d0, C4<0>, C4<0>, C4<0>;
L_000001b6342a7870 .functor AND 1, L_000001b63429f270, L_000001b6342a7250, C4<1>, C4<1>;
L_000001b6342a7020 .functor NOT 1, L_000001b6342a0850, C4<0>, C4<0>, C4<0>;
L_000001b6342a7560 .functor AND 1, L_000001b6342a7870, L_000001b6342a7020, C4<1>, C4<1>;
L_000001b6342a7f70 .functor AND 32, L_000001b6342a08f0, v000001b634275c20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342a6f40 .functor OR 32, L_000001b6342a7b10, L_000001b6342a7f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b63428e0c0_0 .net *"_ivl_1", 0 0, L_000001b6342a6610;  1 drivers
v000001b63428c5e0_0 .net *"_ivl_11", 0 0, L_000001b6342a66b0;  1 drivers
v000001b63428de40_0 .net *"_ivl_12", 0 0, L_000001b63417de60;  1 drivers
v000001b63428d940_0 .net *"_ivl_14", 0 0, L_000001b63417d760;  1 drivers
v000001b63428dee0_0 .net *"_ivl_16", 31 0, L_000001b6342a6070;  1 drivers
v000001b63428d080_0 .net *"_ivl_18", 31 0, L_000001b63417dfb0;  1 drivers
v000001b63428d1c0_0 .net *"_ivl_2", 0 0, L_000001b6341e3710;  1 drivers
v000001b63428d620_0 .net *"_ivl_21", 0 0, L_000001b6342a6570;  1 drivers
v000001b63428d4e0_0 .net *"_ivl_22", 0 0, L_000001b63417d840;  1 drivers
v000001b63428dda0_0 .net *"_ivl_25", 0 0, L_000001b6342a62f0;  1 drivers
v000001b63428da80_0 .net *"_ivl_26", 0 0, L_000001b6342a7fe0;  1 drivers
v000001b63428e3e0_0 .net *"_ivl_28", 0 0, L_000001b6342a7c60;  1 drivers
v000001b63428e700_0 .net *"_ivl_31", 0 0, L_000001b6342a6390;  1 drivers
v000001b63428e020_0 .net *"_ivl_32", 0 0, L_000001b6342a8050;  1 drivers
v000001b63428db20_0 .net *"_ivl_34", 31 0, L_000001b6342a6430;  1 drivers
v000001b63428d6c0_0 .net *"_ivl_36", 31 0, L_000001b6342a7e90;  1 drivers
v000001b63428c900_0 .net *"_ivl_38", 31 0, L_000001b6342a80c0;  1 drivers
v000001b63428dbc0_0 .net *"_ivl_41", 0 0, L_000001b6342a6250;  1 drivers
v000001b63428dc60_0 .net *"_ivl_42", 0 0, L_000001b6342a75d0;  1 drivers
v000001b63428e340_0 .net *"_ivl_45", 0 0, L_000001b6342a64d0;  1 drivers
v000001b63428c540_0 .net *"_ivl_46", 0 0, L_000001b6342a7720;  1 drivers
v000001b63428e7a0_0 .net *"_ivl_49", 0 0, L_000001b63429f450;  1 drivers
v000001b63428cc20_0 .net *"_ivl_5", 0 0, L_000001b6342a5fd0;  1 drivers
v000001b63428ce00_0 .net *"_ivl_50", 0 0, L_000001b6342a6bc0;  1 drivers
v000001b63428e520_0 .net *"_ivl_52", 0 0, L_000001b6342a7b80;  1 drivers
v000001b63428cd60_0 .net *"_ivl_54", 31 0, L_000001b63429f310;  1 drivers
v000001b63428c2c0_0 .net *"_ivl_56", 31 0, L_000001b6342a7d40;  1 drivers
v000001b63428c680_0 .net *"_ivl_58", 31 0, L_000001b6342a7410;  1 drivers
v000001b63428ca40_0 .net *"_ivl_6", 0 0, L_000001b6341e35c0;  1 drivers
v000001b63428c400_0 .net *"_ivl_61", 0 0, L_000001b6342a07b0;  1 drivers
v000001b63428dd00_0 .net *"_ivl_62", 0 0, L_000001b6342a67d0;  1 drivers
v000001b63428c720_0 .net *"_ivl_65", 0 0, L_000001b63429f630;  1 drivers
v000001b63428c9a0_0 .net *"_ivl_66", 0 0, L_000001b6342a7480;  1 drivers
v000001b63428e160_0 .net *"_ivl_69", 0 0, L_000001b63429f950;  1 drivers
v000001b63428cf40_0 .net *"_ivl_70", 0 0, L_000001b6342a6ed0;  1 drivers
v000001b63428e200_0 .net *"_ivl_72", 31 0, L_000001b63429f1d0;  1 drivers
v000001b63428cfe0_0 .net *"_ivl_74", 31 0, L_000001b6342a74f0;  1 drivers
v000001b63428c360_0 .net *"_ivl_76", 31 0, L_000001b6342a7b10;  1 drivers
v000001b63428d260_0 .net *"_ivl_79", 0 0, L_000001b63429f270;  1 drivers
v000001b63428e2a0_0 .net *"_ivl_8", 0 0, L_000001b6341e36a0;  1 drivers
v000001b63428e480_0 .net *"_ivl_81", 0 0, L_000001b63429f6d0;  1 drivers
v000001b63428d300_0 .net *"_ivl_82", 0 0, L_000001b6342a7250;  1 drivers
v000001b63428e5c0_0 .net *"_ivl_84", 0 0, L_000001b6342a7870;  1 drivers
v000001b63428e660_0 .net *"_ivl_87", 0 0, L_000001b6342a0850;  1 drivers
v000001b63428d3a0_0 .net *"_ivl_88", 0 0, L_000001b6342a7020;  1 drivers
v000001b63428e840_0 .net *"_ivl_90", 0 0, L_000001b6342a7560;  1 drivers
v000001b63428d440_0 .net *"_ivl_92", 31 0, L_000001b6342a08f0;  1 drivers
v000001b63428e8e0_0 .net *"_ivl_94", 31 0, L_000001b6342a7f70;  1 drivers
v000001b63428e980_0 .net "ina", 31 0, L_000001b63429ecd0;  1 drivers
v000001b63428c220_0 .net "inb", 31 0, L_000001b63429f090;  alias, 1 drivers
v000001b63428c4a0_0 .net "inc", 31 0, v000001b63428cb80_0;  alias, 1 drivers
v000001b634291180_0 .net "ind", 31 0, L_000001b6342a0fd0;  alias, 1 drivers
v000001b63428eac0_0 .net "ine", 31 0, v000001b634275c20_0;  alias, 1 drivers
L_000001b6342c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63428f9c0_0 .net "inf", 31 0, L_000001b6342c00d0;  1 drivers
L_000001b6342c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b634290f00_0 .net "ing", 31 0, L_000001b6342c0118;  1 drivers
L_000001b6342c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b63428f380_0 .net "inh", 31 0, L_000001b6342c0160;  1 drivers
v000001b63428fe20_0 .net "out", 31 0, L_000001b6342a6f40;  alias, 1 drivers
v000001b63428f100_0 .net "sel", 2 0, L_000001b63429f3b0;  alias, 1 drivers
L_000001b6342a6610 .part L_000001b63429f3b0, 2, 1;
L_000001b6342a5fd0 .part L_000001b63429f3b0, 1, 1;
L_000001b6342a66b0 .part L_000001b63429f3b0, 0, 1;
LS_000001b6342a6070_0_0 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_0_4 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_0_8 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_0_12 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_0_16 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_0_20 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_0_24 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_0_28 .concat [ 1 1 1 1], L_000001b63417d760, L_000001b63417d760, L_000001b63417d760, L_000001b63417d760;
LS_000001b6342a6070_1_0 .concat [ 4 4 4 4], LS_000001b6342a6070_0_0, LS_000001b6342a6070_0_4, LS_000001b6342a6070_0_8, LS_000001b6342a6070_0_12;
LS_000001b6342a6070_1_4 .concat [ 4 4 4 4], LS_000001b6342a6070_0_16, LS_000001b6342a6070_0_20, LS_000001b6342a6070_0_24, LS_000001b6342a6070_0_28;
L_000001b6342a6070 .concat [ 16 16 0 0], LS_000001b6342a6070_1_0, LS_000001b6342a6070_1_4;
L_000001b6342a6570 .part L_000001b63429f3b0, 2, 1;
L_000001b6342a62f0 .part L_000001b63429f3b0, 1, 1;
L_000001b6342a6390 .part L_000001b63429f3b0, 0, 1;
LS_000001b6342a6430_0_0 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_0_4 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_0_8 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_0_12 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_0_16 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_0_20 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_0_24 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_0_28 .concat [ 1 1 1 1], L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050, L_000001b6342a8050;
LS_000001b6342a6430_1_0 .concat [ 4 4 4 4], LS_000001b6342a6430_0_0, LS_000001b6342a6430_0_4, LS_000001b6342a6430_0_8, LS_000001b6342a6430_0_12;
LS_000001b6342a6430_1_4 .concat [ 4 4 4 4], LS_000001b6342a6430_0_16, LS_000001b6342a6430_0_20, LS_000001b6342a6430_0_24, LS_000001b6342a6430_0_28;
L_000001b6342a6430 .concat [ 16 16 0 0], LS_000001b6342a6430_1_0, LS_000001b6342a6430_1_4;
L_000001b6342a6250 .part L_000001b63429f3b0, 2, 1;
L_000001b6342a64d0 .part L_000001b63429f3b0, 1, 1;
L_000001b63429f450 .part L_000001b63429f3b0, 0, 1;
LS_000001b63429f310_0_0 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_0_4 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_0_8 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_0_12 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_0_16 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_0_20 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_0_24 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_0_28 .concat [ 1 1 1 1], L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80, L_000001b6342a7b80;
LS_000001b63429f310_1_0 .concat [ 4 4 4 4], LS_000001b63429f310_0_0, LS_000001b63429f310_0_4, LS_000001b63429f310_0_8, LS_000001b63429f310_0_12;
LS_000001b63429f310_1_4 .concat [ 4 4 4 4], LS_000001b63429f310_0_16, LS_000001b63429f310_0_20, LS_000001b63429f310_0_24, LS_000001b63429f310_0_28;
L_000001b63429f310 .concat [ 16 16 0 0], LS_000001b63429f310_1_0, LS_000001b63429f310_1_4;
L_000001b6342a07b0 .part L_000001b63429f3b0, 2, 1;
L_000001b63429f630 .part L_000001b63429f3b0, 1, 1;
L_000001b63429f950 .part L_000001b63429f3b0, 0, 1;
LS_000001b63429f1d0_0_0 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_0_4 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_0_8 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_0_12 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_0_16 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_0_20 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_0_24 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_0_28 .concat [ 1 1 1 1], L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0, L_000001b6342a6ed0;
LS_000001b63429f1d0_1_0 .concat [ 4 4 4 4], LS_000001b63429f1d0_0_0, LS_000001b63429f1d0_0_4, LS_000001b63429f1d0_0_8, LS_000001b63429f1d0_0_12;
LS_000001b63429f1d0_1_4 .concat [ 4 4 4 4], LS_000001b63429f1d0_0_16, LS_000001b63429f1d0_0_20, LS_000001b63429f1d0_0_24, LS_000001b63429f1d0_0_28;
L_000001b63429f1d0 .concat [ 16 16 0 0], LS_000001b63429f1d0_1_0, LS_000001b63429f1d0_1_4;
L_000001b63429f270 .part L_000001b63429f3b0, 2, 1;
L_000001b63429f6d0 .part L_000001b63429f3b0, 1, 1;
L_000001b6342a0850 .part L_000001b63429f3b0, 0, 1;
LS_000001b6342a08f0_0_0 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_0_4 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_0_8 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_0_12 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_0_16 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_0_20 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_0_24 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_0_28 .concat [ 1 1 1 1], L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560, L_000001b6342a7560;
LS_000001b6342a08f0_1_0 .concat [ 4 4 4 4], LS_000001b6342a08f0_0_0, LS_000001b6342a08f0_0_4, LS_000001b6342a08f0_0_8, LS_000001b6342a08f0_0_12;
LS_000001b6342a08f0_1_4 .concat [ 4 4 4 4], LS_000001b6342a08f0_0_16, LS_000001b6342a08f0_0_20, LS_000001b6342a08f0_0_24, LS_000001b6342a08f0_0_28;
L_000001b6342a08f0 .concat [ 16 16 0 0], LS_000001b6342a08f0_1_0, LS_000001b6342a08f0_1_4;
S_000001b634272ad0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b634290fa0_0 .net "Write_Data", 31 0, v000001b634265350_0;  alias, 1 drivers
v000001b63428fa60_0 .net "addr", 31 0, v000001b6342652b0_0;  alias, 1 drivers
v000001b6342910e0_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b634290aa0_0 .net "mem_out", 31 0, v000001b634290960_0;  alias, 1 drivers
v000001b63428ef20_0 .net "mem_read", 0 0, v000001b634264310_0;  alias, 1 drivers
v000001b63428eca0_0 .net "mem_write", 0 0, v000001b634265170_0;  alias, 1 drivers
S_000001b634271fe0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b634272ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b634290780 .array "DataMem", 1023 0, 31 0;
v000001b6342901e0_0 .net "Data_In", 31 0, v000001b634265350_0;  alias, 1 drivers
v000001b634290960_0 .var "Data_Out", 31 0;
v000001b63428f600_0 .net "Write_en", 0 0, v000001b634265170_0;  alias, 1 drivers
v000001b63428ec00_0 .net "addr", 31 0, v000001b6342652b0_0;  alias, 1 drivers
v000001b634290a00_0 .net "clk", 0 0, L_000001b6341e23d0;  alias, 1 drivers
v000001b63428ff60_0 .var/i "i", 31 0;
S_000001b6342714f0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b63429e1f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b63429e228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b63429e260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b63429e298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b63429e2d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b63429e308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b63429e340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b63429e378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b63429e3b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b63429e3e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b63429e420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b63429e458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b63429e490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b63429e4c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b63429e500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b63429e538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b63429e570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b63429e5a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b63429e5e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b63429e618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b63429e650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b63429e688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b63429e6c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b63429e6f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b63429e730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b634290000_0 .net "MEM_ALU_OUT", 31 0, v000001b6342652b0_0;  alias, 1 drivers
v000001b634290e60_0 .net "MEM_Data_mem_out", 31 0, v000001b634290960_0;  alias, 1 drivers
v000001b63428f2e0_0 .net "MEM_memread", 0 0, v000001b634264310_0;  alias, 1 drivers
v000001b634290dc0_0 .net "MEM_opcode", 11 0, v000001b634264a90_0;  alias, 1 drivers
v000001b634290280_0 .net "MEM_rd_ind", 4 0, v000001b634263370_0;  alias, 1 drivers
v000001b634291040_0 .net "MEM_rd_indzero", 0 0, v000001b634264b30_0;  alias, 1 drivers
v000001b634290320_0 .net "MEM_regwrite", 0 0, v000001b6342644f0_0;  alias, 1 drivers
v000001b63428ed40_0 .var "WB_ALU_OUT", 31 0;
v000001b63428fb00_0 .var "WB_Data_mem_out", 31 0;
v000001b6342900a0_0 .var "WB_memread", 0 0;
v000001b63428f4c0_0 .var "WB_rd_ind", 4 0;
v000001b6342903c0_0 .var "WB_rd_indzero", 0 0;
v000001b63428ede0_0 .var "WB_regwrite", 0 0;
v000001b63428efc0_0 .net "clk", 0 0, L_000001b6342be0a0;  1 drivers
v000001b63428f7e0_0 .var "hlt", 0 0;
v000001b63428fba0_0 .net "rst", 0 0, v000001b6342a4a90_0;  alias, 1 drivers
E_000001b6341ee300 .event posedge, v000001b6342635f0_0, v000001b63428efc0_0;
S_000001b634272df0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001b634039f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b6342be110 .functor AND 32, v000001b63428fb00_0, L_000001b6343155d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6342be180 .functor NOT 1, v000001b6342900a0_0, C4<0>, C4<0>, C4<0>;
L_000001b6342bde70 .functor AND 32, v000001b63428ed40_0, L_000001b634315670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b6343282c0 .functor OR 32, L_000001b6342be110, L_000001b6342bde70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b634290820_0 .net "Write_Data_RegFile", 31 0, L_000001b6343282c0;  alias, 1 drivers
v000001b634290b40_0 .net *"_ivl_0", 31 0, L_000001b6343155d0;  1 drivers
v000001b6342908c0_0 .net *"_ivl_2", 31 0, L_000001b6342be110;  1 drivers
v000001b63428f880_0 .net *"_ivl_4", 0 0, L_000001b6342be180;  1 drivers
v000001b63428f920_0 .net *"_ivl_6", 31 0, L_000001b634315670;  1 drivers
v000001b6342905a0_0 .net *"_ivl_8", 31 0, L_000001b6342bde70;  1 drivers
v000001b63428f240_0 .net "alu_out", 31 0, v000001b63428ed40_0;  alias, 1 drivers
v000001b634290be0_0 .net "mem_out", 31 0, v000001b63428fb00_0;  alias, 1 drivers
v000001b634290460_0 .net "mem_read", 0 0, v000001b6342900a0_0;  alias, 1 drivers
LS_000001b6343155d0_0_0 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_0_4 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_0_8 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_0_12 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_0_16 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_0_20 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_0_24 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_0_28 .concat [ 1 1 1 1], v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0, v000001b6342900a0_0;
LS_000001b6343155d0_1_0 .concat [ 4 4 4 4], LS_000001b6343155d0_0_0, LS_000001b6343155d0_0_4, LS_000001b6343155d0_0_8, LS_000001b6343155d0_0_12;
LS_000001b6343155d0_1_4 .concat [ 4 4 4 4], LS_000001b6343155d0_0_16, LS_000001b6343155d0_0_20, LS_000001b6343155d0_0_24, LS_000001b6343155d0_0_28;
L_000001b6343155d0 .concat [ 16 16 0 0], LS_000001b6343155d0_1_0, LS_000001b6343155d0_1_4;
LS_000001b634315670_0_0 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_0_4 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_0_8 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_0_12 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_0_16 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_0_20 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_0_24 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_0_28 .concat [ 1 1 1 1], L_000001b6342be180, L_000001b6342be180, L_000001b6342be180, L_000001b6342be180;
LS_000001b634315670_1_0 .concat [ 4 4 4 4], LS_000001b634315670_0_0, LS_000001b634315670_0_4, LS_000001b634315670_0_8, LS_000001b634315670_0_12;
LS_000001b634315670_1_4 .concat [ 4 4 4 4], LS_000001b634315670_0_16, LS_000001b634315670_0_20, LS_000001b634315670_0_24, LS_000001b634315670_0_28;
L_000001b634315670 .concat [ 16 16 0 0], LS_000001b634315670_1_0, LS_000001b634315670_1_4;
    .scope S_000001b634271360;
T_0 ;
    %wait E_000001b6341edec0;
    %load/vec4 v000001b63428c860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b63428cb80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b63428cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b63428d120_0;
    %assign/vec4 v000001b63428cb80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b634272170;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63428d8a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b63428d8a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b63428d8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %load/vec4 v000001b63428d8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63428d8a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63428d9e0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b634272300;
T_2 ;
    %wait E_000001b6341ee940;
    %load/vec4 v000001b634293ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b63427f9b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b63427f870_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634293fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634293de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634293c00_0, 0;
    %assign/vec4 v000001b634293ca0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b634294100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b634293f20_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b63427f9b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b63427f870_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634293fc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634293de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634293c00_0, 0;
    %assign/vec4 v000001b634293ca0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b634294100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b634294060_0;
    %assign/vec4 v000001b63427f870_0, 0;
    %load/vec4 v000001b634293d40_0;
    %assign/vec4 v000001b63427f9b0_0, 0;
    %load/vec4 v000001b634294060_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b634293de0_0, 0;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b634293ca0_0, 4, 5;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b634293ca0_0, 4, 5;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b634294060_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b634294060_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b634293c00_0, 0;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b634294060_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b634293fc0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b634294060_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b634293fc0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b634294060_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b634293fc0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b634272c60;
T_3 ;
    %wait E_000001b6341edec0;
    %load/vec4 v000001b63427ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63427d610_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b63427d610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b63427d610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63427cd50, 0, 4;
    %load/vec4 v000001b63427d610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63427d610_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b63427cfd0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b63427e150_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b63427cf30_0;
    %load/vec4 v000001b63427cfd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63427cd50, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b63427cd50, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b634272c60;
T_4 ;
    %wait E_000001b6341ee0c0;
    %load/vec4 v000001b63427cfd0_0;
    %load/vec4 v000001b63427df70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b63427cfd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b63427e150_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b63427cf30_0;
    %assign/vec4 v000001b63427ce90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b63427df70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b63427cd50, 4;
    %assign/vec4 v000001b63427ce90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b634272c60;
T_5 ;
    %wait E_000001b6341ee0c0;
    %load/vec4 v000001b63427cfd0_0;
    %load/vec4 v000001b63427e0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b63427cfd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b63427e150_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b63427cf30_0;
    %assign/vec4 v000001b63427ee70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b63427e0b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b63427cd50, 4;
    %assign/vec4 v000001b63427ee70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b634272c60;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b6342711d0;
    %jmp t_0;
    .scope S_000001b6342711d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63427e290_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b63427e290_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b63427e290_0;
    %ix/getv/s 4, v000001b63427e290_0;
    %load/vec4a v000001b63427cd50, 4;
    %ix/getv/s 4, v000001b63427e290_0;
    %load/vec4a v000001b63427cd50, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b63427e290_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63427e290_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b634272c60;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b634272620;
T_7 ;
    %wait E_000001b6341edf00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63427b310_0, 0, 32;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b63427b4f0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b63427b310_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b63427b4f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b63427b310_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b63427b590_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001b63427b4f0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b63427b4f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b63427b310_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b634272490;
T_8 ;
    %wait E_000001b6341edec0;
    %load/vec4 v000001b634279470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b634277d50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b6342790b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b6342790b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b634277d50_0;
    %load/vec4 v000001b634278e30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b634277d50_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b634277d50_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b634277d50_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b634277d50_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b634277d50_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b634277d50_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b634272490;
T_9 ;
    %wait E_000001b6341edec0;
    %load/vec4 v000001b634279470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b634278610_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b63427a050_0;
    %assign/vec4 v000001b634278610_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b634271810;
T_10 ;
    %wait E_000001b6341ee900;
    %load/vec4 v000001b63427a870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63427c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63427ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63427b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b634277b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b634277df0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b634278750_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b63427a2d0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b634278070_0;
    %load/vec4 v000001b634278cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b634278390_0;
    %load/vec4 v000001b634278cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b6342795b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b634279ab0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b634278070_0;
    %load/vec4 v000001b634279650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b634278390_0;
    %load/vec4 v000001b634279650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63427c030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63427ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63427b3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b634277b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b634277df0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b6342782f0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63427c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63427ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63427b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b634277b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b634277df0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63427c030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b63427ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b63427b3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b634277b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b634277df0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b634271680;
T_11 ;
    %wait E_000001b6341ee440;
    %load/vec4 v000001b634274e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b634275360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b6342740a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342731a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634274be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634273a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634273740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342732e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342745a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634273d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634274460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634273b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634275680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634274640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634273100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634273380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634275400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b6342737e0_0, 0;
    %assign/vec4 v000001b634274500_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b634274780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b634274280_0;
    %assign/vec4 v000001b634274500_0, 0;
    %load/vec4 v000001b634274dc0_0;
    %assign/vec4 v000001b6342737e0_0, 0;
    %load/vec4 v000001b6342734c0_0;
    %assign/vec4 v000001b634275400_0, 0;
    %load/vec4 v000001b634274960_0;
    %assign/vec4 v000001b634273380_0, 0;
    %load/vec4 v000001b634274fa0_0;
    %assign/vec4 v000001b634273100_0, 0;
    %load/vec4 v000001b634273060_0;
    %assign/vec4 v000001b634274640_0, 0;
    %load/vec4 v000001b634275220_0;
    %assign/vec4 v000001b634275680_0, 0;
    %load/vec4 v000001b634274d20_0;
    %assign/vec4 v000001b634273b00_0, 0;
    %load/vec4 v000001b634273ce0_0;
    %assign/vec4 v000001b634275040_0, 0;
    %load/vec4 v000001b634273e20_0;
    %assign/vec4 v000001b634274460_0, 0;
    %load/vec4 v000001b6342757c0_0;
    %assign/vec4 v000001b634273d80_0, 0;
    %load/vec4 v000001b634274320_0;
    %assign/vec4 v000001b6342745a0_0, 0;
    %load/vec4 v000001b634274140_0;
    %assign/vec4 v000001b6342732e0_0, 0;
    %load/vec4 v000001b634274000_0;
    %assign/vec4 v000001b634273740_0, 0;
    %load/vec4 v000001b634273f60_0;
    %assign/vec4 v000001b634273a60_0, 0;
    %load/vec4 v000001b634273c40_0;
    %assign/vec4 v000001b634274be0_0, 0;
    %load/vec4 v000001b6342748c0_0;
    %assign/vec4 v000001b6342731a0_0, 0;
    %load/vec4 v000001b634273240_0;
    %assign/vec4 v000001b6342740a0_0, 0;
    %load/vec4 v000001b634274aa0_0;
    %assign/vec4 v000001b634275360_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b634275360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b6342740a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342731a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634274be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634273a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634273740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342732e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342745a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634273d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634274460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634273b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634275680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634274640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634273100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634273380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634275400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b6342737e0_0, 0;
    %assign/vec4 v000001b634274500_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b634272940;
T_12 ;
    %wait E_000001b6341ee2c0;
    %load/vec4 v000001b634278430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b6342766c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634275c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b6342763a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342769e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342768a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634276bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634276800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634276580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634276260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634276940_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634276b20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b634276080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634275ae0_0, 0;
    %assign/vec4 v000001b634275e00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b634279fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b634274f00_0;
    %assign/vec4 v000001b634275e00_0, 0;
    %load/vec4 v000001b634275180_0;
    %assign/vec4 v000001b634275ae0_0, 0;
    %load/vec4 v000001b634275d60_0;
    %assign/vec4 v000001b634276080_0, 0;
    %load/vec4 v000001b634275cc0_0;
    %assign/vec4 v000001b634276b20_0, 0;
    %load/vec4 v000001b634276e40_0;
    %assign/vec4 v000001b634276940_0, 0;
    %load/vec4 v000001b634276a80_0;
    %assign/vec4 v000001b634276260_0, 0;
    %load/vec4 v000001b6342755e0_0;
    %assign/vec4 v000001b634276580_0, 0;
    %load/vec4 v000001b634276d00_0;
    %assign/vec4 v000001b634276800_0, 0;
    %load/vec4 v000001b634275b80_0;
    %assign/vec4 v000001b634276bc0_0, 0;
    %load/vec4 v000001b634276620_0;
    %assign/vec4 v000001b634276760_0, 0;
    %load/vec4 v000001b634275860_0;
    %assign/vec4 v000001b6342768a0_0, 0;
    %load/vec4 v000001b6342759a0_0;
    %assign/vec4 v000001b634276120_0, 0;
    %load/vec4 v000001b634275a40_0;
    %assign/vec4 v000001b634276440_0, 0;
    %load/vec4 v000001b634276da0_0;
    %assign/vec4 v000001b6342769e0_0, 0;
    %load/vec4 v000001b6342761c0_0;
    %assign/vec4 v000001b634275900_0, 0;
    %load/vec4 v000001b634275ea0_0;
    %assign/vec4 v000001b634276ee0_0, 0;
    %load/vec4 v000001b634276300_0;
    %assign/vec4 v000001b634275fe0_0, 0;
    %load/vec4 v000001b6342764e0_0;
    %assign/vec4 v000001b634275f40_0, 0;
    %load/vec4 v000001b634275720_0;
    %assign/vec4 v000001b6342763a0_0, 0;
    %load/vec4 v000001b6342752c0_0;
    %assign/vec4 v000001b634275c20_0, 0;
    %load/vec4 v000001b634276c60_0;
    %assign/vec4 v000001b6342766c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b6342766c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634275c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b6342763a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634275900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342769e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342768a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634276760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634276bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634276800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634276580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634276260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634276940_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634276b20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b634276080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634275ae0_0, 0;
    %assign/vec4 v000001b634275e00_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b634070140;
T_13 ;
    %wait E_000001b6341eddc0;
    %load/vec4 v000001b6342672e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b634267240_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b634029c30;
T_14 ;
    %wait E_000001b6341edd80;
    %load/vec4 v000001b6342695e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b634268d20_0;
    %pad/u 33;
    %load/vec4 v000001b634268e60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b6342671a0_0, 0;
    %assign/vec4 v000001b6342690e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b634268d20_0;
    %pad/u 33;
    %load/vec4 v000001b634268e60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b6342671a0_0, 0;
    %assign/vec4 v000001b6342690e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b634268d20_0;
    %pad/u 33;
    %load/vec4 v000001b634268e60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b6342671a0_0, 0;
    %assign/vec4 v000001b6342690e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b634268d20_0;
    %pad/u 33;
    %load/vec4 v000001b634268e60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b6342671a0_0, 0;
    %assign/vec4 v000001b6342690e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b634268d20_0;
    %pad/u 33;
    %load/vec4 v000001b634268e60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b6342671a0_0, 0;
    %assign/vec4 v000001b6342690e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b634268d20_0;
    %pad/u 33;
    %load/vec4 v000001b634268e60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b6342671a0_0, 0;
    %assign/vec4 v000001b6342690e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b634268e60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b6342690e0_0;
    %load/vec4 v000001b634268e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b634268d20_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b634268e60_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b634268e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b6342690e0_0, 0;
    %load/vec4 v000001b634268d20_0;
    %ix/getv 4, v000001b634268e60_0;
    %shiftl 4;
    %assign/vec4 v000001b6342671a0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b634268e60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b6342690e0_0;
    %load/vec4 v000001b634268e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b634268d20_0;
    %load/vec4 v000001b634268e60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b634268e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b6342690e0_0, 0;
    %load/vec4 v000001b634268d20_0;
    %ix/getv 4, v000001b634268e60_0;
    %shiftr 4;
    %assign/vec4 v000001b6342671a0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6342690e0_0, 0;
    %load/vec4 v000001b634268d20_0;
    %load/vec4 v000001b634268e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b6342671a0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6342690e0_0, 0;
    %load/vec4 v000001b634268e60_0;
    %load/vec4 v000001b634268d20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b6342671a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b6340061c0;
T_15 ;
    %wait E_000001b6341ed0c0;
    %load/vec4 v000001b6342635f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b634264b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342644f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634265170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b634264310_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b634264a90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b634263370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b634265350_0, 0;
    %assign/vec4 v000001b6342652b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b6341855f0_0;
    %assign/vec4 v000001b6342652b0_0, 0;
    %load/vec4 v000001b634264450_0;
    %assign/vec4 v000001b634265350_0, 0;
    %load/vec4 v000001b634264630_0;
    %assign/vec4 v000001b634263370_0, 0;
    %load/vec4 v000001b63416ed50_0;
    %assign/vec4 v000001b634264a90_0, 0;
    %load/vec4 v000001b634186950_0;
    %assign/vec4 v000001b634264310_0, 0;
    %load/vec4 v000001b634170290_0;
    %assign/vec4 v000001b634265170_0, 0;
    %load/vec4 v000001b634264db0_0;
    %assign/vec4 v000001b6342644f0_0, 0;
    %load/vec4 v000001b634264590_0;
    %assign/vec4 v000001b634264b30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b634271fe0;
T_16 ;
    %wait E_000001b6341ee0c0;
    %load/vec4 v000001b63428f600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b6342901e0_0;
    %load/vec4 v000001b63428ec00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b634271fe0;
T_17 ;
    %wait E_000001b6341ee0c0;
    %load/vec4 v000001b63428ec00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b634290780, 4;
    %assign/vec4 v000001b634290960_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b634271fe0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63428ff60_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b63428ff60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b63428ff60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %load/vec4 v000001b63428ff60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63428ff60_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b634290780, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001b634271fe0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b63428ff60_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b63428ff60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b63428ff60_0;
    %load/vec4a v000001b634290780, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b63428ff60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b63428ff60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b63428ff60_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b6342714f0;
T_20 ;
    %wait E_000001b6341ee300;
    %load/vec4 v000001b63428fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b6342903c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b63428f7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b63428ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b6342900a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b63428f4c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b63428fb00_0, 0;
    %assign/vec4 v000001b63428ed40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b634290000_0;
    %assign/vec4 v000001b63428ed40_0, 0;
    %load/vec4 v000001b634290e60_0;
    %assign/vec4 v000001b63428fb00_0, 0;
    %load/vec4 v000001b63428f2e0_0;
    %assign/vec4 v000001b6342900a0_0, 0;
    %load/vec4 v000001b634290280_0;
    %assign/vec4 v000001b63428f4c0_0, 0;
    %load/vec4 v000001b634290320_0;
    %assign/vec4 v000001b63428ede0_0, 0;
    %load/vec4 v000001b634291040_0;
    %assign/vec4 v000001b6342903c0_0, 0;
    %load/vec4 v000001b634290dc0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b63428f7e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b634039f50;
T_21 ;
    %wait E_000001b6341ed800;
    %load/vec4 v000001b6342a4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b6342a44f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b6342a44f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b6342a44f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b63420dc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6342a4130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6342a4a90_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b63420dc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b6342a4130_0;
    %inv;
    %assign/vec4 v000001b6342a4130_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b63420dc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b6342a4a90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b6342a4a90_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b6342a5710_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
