
;; Function izp_convolve2D (izp_convolve2D)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 14 (  1.6)


izp_convolve2D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={11d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r94={2d,53u} r99={2d,8u} r104={1d,2u} r111={1d,2u} r114={2d,3u} r115={1d,2u} r121={1d,2u} r132={1d,2u} r143={1d,2u} r155={1d,2u} r166={1d,2u} r174={1d,2u} r187={1d,2u} r200={1d,2u} r212={1d,2u} r225={1d,2u} r238={1d,2u} r251={1d,2u} r259={1d,2u} r272={1d,2u} r285={1d,2u} r297={1d,2u} r310={1d,2u} r323={1d,2u} r336={1d,2u} r344={1d,2u} r356={1d,2u} r368={1d,2u} r379={1d,2u} r391={1d,2u} r403={1d,2u} r415={1d,2u} r423={1d,2u} r436={1d,2u} r449={1d,2u} r461={1d,2u} r474={1d,2u} r487={1d,2u} r500={1d,2u} r508={1d,2u} r521={1d,2u} r534={1d,2u} r546={1d,2u} r559={1d,2u} r572={1d,2u} r585={1d,2u} r593={1d,2u} r606={1d,2u} r619={1d,2u} r631={1d,2u} r644={1d,2u} r657={1d,2u} r1069={1d,7u} r1070={1d,7u} r1071={1d,7u} r1072={1d,7u} r1073={1d,7u} r1074={1d,7u} r1075={1d,8u} r1076={1d,7u} r1077={1d,7u} r1078={1d,7u} r1079={1d,7u} r1080={1d,7u} r1081={1d,8u} r1082={1d,8u} r1097={1d,1u} r1098={1d,7u} r1099={1d,2u} r1100={1d,1u} r1102={1d,1u,1e} r1103={1d,1u} r1105={1d,1u} r1106={1d,1u} r1107={1d,1u} r1108={1d,1u} r1109={1d,1u} r1110={1d,1u} r1111={1d,1u} r1112={1d,1u} r1113={1d,1u} r1114={1d,1u} r1115={1d,1u} r1116={1d,1u} r1117={1d,1u} r1118={1d,1u} r1119={1d,1u} r1120={1d,1u} r1121={1d,1u} r1122={1d,1u} r1123={1d,1u} r1124={1d,1u} r1125={1d,1u} r1126={1d,1u} r1127={1d,1u} r1128={1d,1u} r1129={1d,1u} r1130={1d,1u} r1131={1d,1u} r1132={1d,1u} r1133={1d,1u} r1134={1d,1u} r1135={1d,1u} r1136={1d,1u} r1137={1d,1u} r1138={1d,1u} r1139={1d,1u} r1140={1d,1u} r1141={1d,1u} r1142={1d,1u} r1143={1d,1u} r1144={1d,1u} r1145={1d,1u} r1146={1d,1u} r1147={1d,1u} r1148={1d,1u} r1149={1d,1u} r1150={1d,1u} r1151={1d,1u} r1152={1d,1u} r1153={1d,1u} r1154={1d,1u} r1155={1d,1u} r1156={1d,1u} r1157={1d,1u} r1158={1d,1u} r1159={1d,1u} r1160={1d,1u} r1161={1d,1u} r1162={1d,1u} r1163={1d,1u} r1164={1d,1u} r1165={1d,1u} r1166={1d,1u} r1167={1d,1u} r1168={1d,1u} r1169={1d,1u} r1170={1d,1u} r1171={1d,1u} r1172={1d,1u} r1173={1d,1u} r1174={1d,1u} r1175={1d,1u} r1176={1d,1u} r1177={1d,1u} r1178={1d,1u} r1179={1d,1u} r1180={1d,1u} r1181={1d,1u} r1182={1d,1u} r1183={1d,1u} r1184={1d,1u} r1185={1d,1u} r1186={1d,1u} r1187={1d,1u} r1188={1d,1u} r1189={1d,1u} r1190={1d,1u} r1191={1d,1u} r1192={1d,1u} r1193={1d,1u} r1194={1d,1u} r1195={1d,1u} r1196={1d,1u} r1197={1d,1u} r1198={1d,1u} r1199={1d,1u} r1200={1d,1u} r1201={1d,1u} r1206={1d,1u} r1207={1d,1u} r1208={1d,1u} r1209={1d,1u} r1210={1d,1u} 
;;    total ref usage 625{207d,417u,1e} in 240{240 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
0[0,1] 1[1,1] 2[2,1] 4[3,1] 5[4,1] 6[5,1] 7[6,1] 16[7,1] 17[8,11] 20[19,1] 21[20,1] 22[21,1] 23[22,1] 24[23,1] 25[24,1] 26[25,1] 27[26,1] 28[27,1] 37[28,1] 38[29,1] 94[30,2] 99[32,2] 104[34,1] 111[35,1] 114[36,2] 115[38,1] 121[39,1] 132[40,1] 143[41,1] 155[42,1] 166[43,1] 174[44,1] 187[45,1] 200[46,1] 212[47,1] 225[48,1] 238[49,1] 251[50,1] 259[51,1] 272[52,1] 285[53,1] 297[54,1] 310[55,1] 323[56,1] 336[57,1] 344[58,1] 356[59,1] 368[60,1] 379[61,1] 391[62,1] 403[63,1] 415[64,1] 423[65,1] 436[66,1] 449[67,1] 461[68,1] 474[69,1] 487[70,1] 500[71,1] 508[72,1] 521[73,1] 534[74,1] 546[75,1] 559[76,1] 572[77,1] 585[78,1] 593[79,1] 606[80,1] 619[81,1] 631[82,1] 644[83,1] 657[84,1] 1069[85,1] 1070[86,1] 1071[87,1] 1072[88,1] 1073[89,1] 1074[90,1] 1075[91,1] 1076[92,1] 1077[93,1] 1078[94,1] 1079[95,1] 1080[96,1] 1081[97,1] 1082[98,1] 1097[99,1] 1098[100,1] 1099[101,1] 1100[102,1] 1102[103,1] 1103[104,1] 1105[105,1] 1106[106,1] 1107[107,1] 1108[108,1] 1109[109,1] 1110[110,1] 1111[111,1] 1112[112,1] 1113[113,1] 1114[114,1] 1115[115,1] 1116[116,1] 1117[117,1] 1118[118,1] 1119[119,1] 1120[120,1] 1121[121,1] 1122[122,1] 1123[123,1] 1124[124,1] 1125[125,1] 1126[126,1] 1127[127,1] 1128[128,1] 1129[129,1] 1130[130,1] 1131[131,1] 1132[132,1] 1133[133,1] 1134[134,1] 1135[135,1] 1136[136,1] 1137[137,1] 1138[138,1] 1139[139,1] 1140[140,1] 1141[141,1] 1142[142,1] 1143[143,1] 1144[144,1] 1145[145,1] 1146[146,1] 1147[147,1] 1148[148,1] 1149[149,1] 1150[150,1] 1151[151,1] 1152[152,1] 1153[153,1] 1154[154,1] 1155[155,1] 1156[156,1] 1157[157,1] 1158[158,1] 1159[159,1] 1160[160,1] 1161[161,1] 1162[162,1] 1163[163,1] 1164[164,1] 1165[165,1] 1166[166,1] 1167[167,1] 1168[168,1] 1169[169,1] 1170[170,1] 1171[171,1] 1172[172,1] 1173[173,1] 1174[174,1] 1175[175,1] 1176[176,1] 1177[177,1] 1178[178,1] 1179[179,1] 1180[180,1] 1181[181,1] 1182[182,1] 1183[183,1] 1184[184,1] 1185[185,1] 1186[186,1] 1187[187,1] 1188[188,1] 1189[189,1] 1190[190,1] 1191[191,1] 1192[192,1] 1193[193,1] 1194[194,1] 1195[195,1] 1196[196,1] 1197[197,1] 1198[198,1] 1199[199,1] 1200[200,1] 1201[201,1] 1206[202,1] 1207[203,1] 1208[204,1] 1209[205,1] 1210[206,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(4){ }d4(5){ }d5(6){ }d6(7){ }d7(16){ }d19(20){ }d20(21){ }d21(22){ }d22(23){ }d23(24){ }d24(25){ }d25(26){ }d26(27){ }d27(28){ }d28(37){ }d29(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
;; lr  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d19(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 115 1097 1098 1099 1100
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 115 1097 1098 1099 1100
;; live  kill	 17 [flags]
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
;; rd  gen 	(6)
17, 38, 99, 100, 101, 102
;; rd  kill	(16)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 38, 99, 100, 101, 102
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 38, 99, 100, 101, 102
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 32
;;      reg 5 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 33
;;      reg 4 { d3(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 34
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 35
;;      reg 2 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 45
;;      reg 1100 { d102(bb 2 insn 35) }
;;   UD chains for insn luid 7 uid 46
;;      reg 115 { d38(bb 2 insn 45) }
;;   UD chains for insn luid 8 uid 47
;;      reg 17 { d17(bb 2 insn 46) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ d5(bb 0 insn -1) }u12(7){ d6(bb 0 insn -1) }u13(16){ d7(bb 0 insn -1) }u14(20){ d19(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1097 1099
;; lr  def 	 17 [flags] 99 114 1206 1207 1208 1209 1210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  gen 	 99 114 1206 1207 1208 1209 1210
;; live  kill	 17 [flags]
;; rd  in  	(25)
0, 1, 2, 3, 4, 5, 6, 7, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 38, 99, 100, 101, 102
;; rd  gen 	(7)
33, 37, 202, 203, 204, 205, 206
;; rd  kill	(20)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 32, 33, 36, 37, 202, 203, 204, 205, 206
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; rd  out 	(31)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 33, 37, 38, 99, 100, 101, 102, 202, 203, 204, 205, 206
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 49
;;      reg 1097 { d99(bb 2 insn 32) }
;;   UD chains for insn luid 2 uid 287
;;      reg 1099 { d101(bb 2 insn 34) }
;;   UD chains for insn luid 3 uid 288
;;      reg 1206 { d202(bb 3 insn 287) }
;;   UD chains for insn luid 4 uid 289
;;      reg 1207 { d203(bb 3 insn 288) }
;;   UD chains for insn luid 5 uid 290
;;      reg 1208 { d204(bb 3 insn 289) }

( 4 7 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ d5(bb 0 insn -1) }u21(7){ d6(bb 0 insn -1) }u22(16){ d7(bb 0 insn -1) }u23(20){ d19(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1209 1210
;; lr  def 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  gen 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  kill	 17 [flags]
;; rd  in  	(198)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(149)
11, 31, 34, 35, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201
;; rd  kill	(160)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 30, 31, 34, 35, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; rd  out 	(196)
0, 1, 2, 3, 4, 5, 6, 7, 11, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 54
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1069 { d85(bb 7 insn 273) }
;;   UD chains for insn luid 2 uid 55
;;      reg 1070 { d86(bb 7 insn 274) }
;;      reg 1103 { d104(bb 4 insn 54) }
;;   UD chains for insn luid 3 uid 57
;;      reg 1102 { d103(bb 4 insn 55) }
;;      reg 1210 { d206(bb 3 insn 299) }
;;   eq_note reg 1102 { }
;;   UD chains for insn luid 4 uid 58
;;      reg 104 { d34(bb 4 insn 57) }
;;   UD chains for insn luid 5 uid 59
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1069 { d85(bb 7 insn 273) }
;;   UD chains for insn luid 6 uid 60
;;      reg 1070 { d86(bb 7 insn 274) }
;;      reg 1106 { d106(bb 4 insn 59) }
;;   UD chains for insn luid 7 uid 61
;;      reg 104 { d34(bb 4 insn 57) }
;;      reg 1105 { d105(bb 4 insn 60) }
;;   UD chains for insn luid 8 uid 62
;;      reg 111 { d35(bb 4 insn 61) }
;;   UD chains for insn luid 9 uid 63
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1069 { d85(bb 7 insn 273) }
;;   UD chains for insn luid 10 uid 64
;;      reg 1070 { d86(bb 7 insn 274) }
;;      reg 1108 { d108(bb 4 insn 63) }
;;   UD chains for insn luid 11 uid 65
;;      reg 111 { d35(bb 4 insn 61) }
;;      reg 1107 { d107(bb 4 insn 64) }
;;   UD chains for insn luid 12 uid 66
;;      reg 121 { d39(bb 4 insn 65) }
;;   UD chains for insn luid 13 uid 67
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1069 { d85(bb 7 insn 273) }
;;   UD chains for insn luid 14 uid 68
;;      reg 1070 { d86(bb 7 insn 274) }
;;      reg 1110 { d110(bb 4 insn 67) }
;;   UD chains for insn luid 15 uid 69
;;      reg 121 { d39(bb 4 insn 65) }
;;      reg 1109 { d109(bb 4 insn 68) }
;;   UD chains for insn luid 16 uid 70
;;      reg 132 { d40(bb 4 insn 69) }
;;   UD chains for insn luid 17 uid 71
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1069 { d85(bb 7 insn 273) }
;;   UD chains for insn luid 18 uid 72
;;      reg 1070 { d86(bb 7 insn 274) }
;;      reg 1112 { d112(bb 4 insn 71) }
;;   UD chains for insn luid 19 uid 73
;;      reg 132 { d40(bb 4 insn 69) }
;;      reg 1111 { d111(bb 4 insn 72) }
;;   UD chains for insn luid 20 uid 74
;;      reg 143 { d41(bb 4 insn 73) }
;;   UD chains for insn luid 21 uid 75
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1069 { d85(bb 7 insn 273) }
;;   UD chains for insn luid 22 uid 76
;;      reg 1070 { d86(bb 7 insn 274) }
;;      reg 1114 { d114(bb 4 insn 75) }
;;   UD chains for insn luid 23 uid 77
;;      reg 143 { d41(bb 4 insn 73) }
;;      reg 1113 { d113(bb 4 insn 76) }
;;   UD chains for insn luid 24 uid 78
;;      reg 155 { d42(bb 4 insn 77) }
;;   UD chains for insn luid 25 uid 79
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1069 { d85(bb 7 insn 273) }
;;   UD chains for insn luid 26 uid 80
;;      reg 1070 { d86(bb 7 insn 274) }
;;      reg 1116 { d116(bb 4 insn 79) }
;;   UD chains for insn luid 27 uid 81
;;      reg 155 { d42(bb 4 insn 77) }
;;      reg 1115 { d115(bb 4 insn 80) }
;;   UD chains for insn luid 28 uid 82
;;      reg 166 { d43(bb 4 insn 81) }
;;   UD chains for insn luid 29 uid 83
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1071 { d87(bb 7 insn 275) }
;;   UD chains for insn luid 30 uid 84
;;      reg 1072 { d88(bb 7 insn 276) }
;;      reg 1118 { d118(bb 4 insn 83) }
;;   UD chains for insn luid 31 uid 85
;;      reg 166 { d43(bb 4 insn 81) }
;;      reg 1117 { d117(bb 4 insn 84) }
;;   UD chains for insn luid 32 uid 86
;;      reg 174 { d44(bb 4 insn 85) }
;;   UD chains for insn luid 33 uid 87
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1071 { d87(bb 7 insn 275) }
;;   UD chains for insn luid 34 uid 88
;;      reg 1072 { d88(bb 7 insn 276) }
;;      reg 1120 { d120(bb 4 insn 87) }
;;   UD chains for insn luid 35 uid 89
;;      reg 174 { d44(bb 4 insn 85) }
;;      reg 1119 { d119(bb 4 insn 88) }
;;   UD chains for insn luid 36 uid 90
;;      reg 187 { d45(bb 4 insn 89) }
;;   UD chains for insn luid 37 uid 91
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1071 { d87(bb 7 insn 275) }
;;   UD chains for insn luid 38 uid 92
;;      reg 1072 { d88(bb 7 insn 276) }
;;      reg 1122 { d122(bb 4 insn 91) }
;;   UD chains for insn luid 39 uid 93
;;      reg 187 { d45(bb 4 insn 89) }
;;      reg 1121 { d121(bb 4 insn 92) }
;;   UD chains for insn luid 40 uid 94
;;      reg 200 { d46(bb 4 insn 93) }
;;   UD chains for insn luid 41 uid 95
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1071 { d87(bb 7 insn 275) }
;;   UD chains for insn luid 42 uid 96
;;      reg 1072 { d88(bb 7 insn 276) }
;;      reg 1124 { d124(bb 4 insn 95) }
;;   UD chains for insn luid 43 uid 97
;;      reg 200 { d46(bb 4 insn 93) }
;;      reg 1123 { d123(bb 4 insn 96) }
;;   UD chains for insn luid 44 uid 98
;;      reg 212 { d47(bb 4 insn 97) }
;;   UD chains for insn luid 45 uid 99
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1071 { d87(bb 7 insn 275) }
;;   UD chains for insn luid 46 uid 100
;;      reg 1072 { d88(bb 7 insn 276) }
;;      reg 1126 { d126(bb 4 insn 99) }
;;   UD chains for insn luid 47 uid 101
;;      reg 212 { d47(bb 4 insn 97) }
;;      reg 1125 { d125(bb 4 insn 100) }
;;   UD chains for insn luid 48 uid 102
;;      reg 225 { d48(bb 4 insn 101) }
;;   UD chains for insn luid 49 uid 103
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1071 { d87(bb 7 insn 275) }
;;   UD chains for insn luid 50 uid 104
;;      reg 1072 { d88(bb 7 insn 276) }
;;      reg 1128 { d128(bb 4 insn 103) }
;;   UD chains for insn luid 51 uid 105
;;      reg 225 { d48(bb 4 insn 101) }
;;      reg 1127 { d127(bb 4 insn 104) }
;;   UD chains for insn luid 52 uid 106
;;      reg 238 { d49(bb 4 insn 105) }
;;   UD chains for insn luid 53 uid 107
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1071 { d87(bb 7 insn 275) }
;;   UD chains for insn luid 54 uid 108
;;      reg 1072 { d88(bb 7 insn 276) }
;;      reg 1130 { d130(bb 4 insn 107) }
;;   UD chains for insn luid 55 uid 109
;;      reg 238 { d49(bb 4 insn 105) }
;;      reg 1129 { d129(bb 4 insn 108) }
;;   UD chains for insn luid 56 uid 110
;;      reg 251 { d50(bb 4 insn 109) }
;;   UD chains for insn luid 57 uid 111
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1073 { d89(bb 7 insn 277) }
;;   UD chains for insn luid 58 uid 112
;;      reg 1074 { d90(bb 7 insn 278) }
;;      reg 1132 { d132(bb 4 insn 111) }
;;   UD chains for insn luid 59 uid 113
;;      reg 251 { d50(bb 4 insn 109) }
;;      reg 1131 { d131(bb 4 insn 112) }
;;   UD chains for insn luid 60 uid 114
;;      reg 259 { d51(bb 4 insn 113) }
;;   UD chains for insn luid 61 uid 115
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1073 { d89(bb 7 insn 277) }
;;   UD chains for insn luid 62 uid 116
;;      reg 1074 { d90(bb 7 insn 278) }
;;      reg 1134 { d134(bb 4 insn 115) }
;;   UD chains for insn luid 63 uid 117
;;      reg 259 { d51(bb 4 insn 113) }
;;      reg 1133 { d133(bb 4 insn 116) }
;;   UD chains for insn luid 64 uid 118
;;      reg 272 { d52(bb 4 insn 117) }
;;   UD chains for insn luid 65 uid 119
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1073 { d89(bb 7 insn 277) }
;;   UD chains for insn luid 66 uid 120
;;      reg 1074 { d90(bb 7 insn 278) }
;;      reg 1136 { d136(bb 4 insn 119) }
;;   UD chains for insn luid 67 uid 121
;;      reg 272 { d52(bb 4 insn 117) }
;;      reg 1135 { d135(bb 4 insn 120) }
;;   UD chains for insn luid 68 uid 122
;;      reg 285 { d53(bb 4 insn 121) }
;;   UD chains for insn luid 69 uid 123
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1073 { d89(bb 7 insn 277) }
;;   UD chains for insn luid 70 uid 124
;;      reg 1074 { d90(bb 7 insn 278) }
;;      reg 1138 { d138(bb 4 insn 123) }
;;   UD chains for insn luid 71 uid 125
;;      reg 285 { d53(bb 4 insn 121) }
;;      reg 1137 { d137(bb 4 insn 124) }
;;   UD chains for insn luid 72 uid 126
;;      reg 297 { d54(bb 4 insn 125) }
;;   UD chains for insn luid 73 uid 127
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1073 { d89(bb 7 insn 277) }
;;   UD chains for insn luid 74 uid 128
;;      reg 1074 { d90(bb 7 insn 278) }
;;      reg 1140 { d140(bb 4 insn 127) }
;;   UD chains for insn luid 75 uid 129
;;      reg 297 { d54(bb 4 insn 125) }
;;      reg 1139 { d139(bb 4 insn 128) }
;;   UD chains for insn luid 76 uid 130
;;      reg 310 { d55(bb 4 insn 129) }
;;   UD chains for insn luid 77 uid 131
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1073 { d89(bb 7 insn 277) }
;;   UD chains for insn luid 78 uid 132
;;      reg 1074 { d90(bb 7 insn 278) }
;;      reg 1142 { d142(bb 4 insn 131) }
;;   UD chains for insn luid 79 uid 133
;;      reg 310 { d55(bb 4 insn 129) }
;;      reg 1141 { d141(bb 4 insn 132) }
;;   UD chains for insn luid 80 uid 134
;;      reg 323 { d56(bb 4 insn 133) }
;;   UD chains for insn luid 81 uid 135
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1073 { d89(bb 7 insn 277) }
;;   UD chains for insn luid 82 uid 136
;;      reg 1074 { d90(bb 7 insn 278) }
;;      reg 1144 { d144(bb 4 insn 135) }
;;   UD chains for insn luid 83 uid 137
;;      reg 323 { d56(bb 4 insn 133) }
;;      reg 1143 { d143(bb 4 insn 136) }
;;   UD chains for insn luid 84 uid 138
;;      reg 336 { d57(bb 4 insn 137) }
;;   UD chains for insn luid 85 uid 139
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;   UD chains for insn luid 86 uid 140
;;      reg 1076 { d92(bb 7 insn 280) }
;;      reg 1146 { d146(bb 4 insn 139) }
;;   UD chains for insn luid 87 uid 141
;;      reg 336 { d57(bb 4 insn 137) }
;;      reg 1145 { d145(bb 4 insn 140) }
;;   UD chains for insn luid 88 uid 142
;;      reg 344 { d58(bb 4 insn 141) }
;;   UD chains for insn luid 89 uid 143
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;   UD chains for insn luid 90 uid 144
;;      reg 1076 { d92(bb 7 insn 280) }
;;      reg 1148 { d148(bb 4 insn 143) }
;;   UD chains for insn luid 91 uid 145
;;      reg 344 { d58(bb 4 insn 141) }
;;      reg 1147 { d147(bb 4 insn 144) }
;;   UD chains for insn luid 92 uid 146
;;      reg 356 { d59(bb 4 insn 145) }
;;   UD chains for insn luid 93 uid 147
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;   UD chains for insn luid 94 uid 148
;;      reg 1076 { d92(bb 7 insn 280) }
;;      reg 1150 { d150(bb 4 insn 147) }
;;   UD chains for insn luid 95 uid 149
;;      reg 356 { d59(bb 4 insn 145) }
;;      reg 1149 { d149(bb 4 insn 148) }
;;   UD chains for insn luid 96 uid 150
;;      reg 368 { d60(bb 4 insn 149) }
;;   UD chains for insn luid 97 uid 151
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;   UD chains for insn luid 98 uid 152
;;      reg 1076 { d92(bb 7 insn 280) }
;;      reg 1152 { d152(bb 4 insn 151) }
;;   UD chains for insn luid 99 uid 153
;;      reg 368 { d60(bb 4 insn 149) }
;;      reg 1151 { d151(bb 4 insn 152) }
;;   UD chains for insn luid 100 uid 154
;;      reg 379 { d61(bb 4 insn 153) }
;;   UD chains for insn luid 101 uid 155
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;   UD chains for insn luid 102 uid 156
;;      reg 1076 { d92(bb 7 insn 280) }
;;      reg 1154 { d154(bb 4 insn 155) }
;;   UD chains for insn luid 103 uid 157
;;      reg 379 { d61(bb 4 insn 153) }
;;      reg 1153 { d153(bb 4 insn 156) }
;;   UD chains for insn luid 104 uid 158
;;      reg 391 { d62(bb 4 insn 157) }
;;   UD chains for insn luid 105 uid 159
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;   UD chains for insn luid 106 uid 160
;;      reg 1076 { d92(bb 7 insn 280) }
;;      reg 1156 { d156(bb 4 insn 159) }
;;   UD chains for insn luid 107 uid 161
;;      reg 391 { d62(bb 4 insn 157) }
;;      reg 1155 { d155(bb 4 insn 160) }
;;   UD chains for insn luid 108 uid 162
;;      reg 403 { d63(bb 4 insn 161) }
;;   UD chains for insn luid 109 uid 163
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;   UD chains for insn luid 110 uid 164
;;      reg 1076 { d92(bb 7 insn 280) }
;;      reg 1158 { d158(bb 4 insn 163) }
;;   UD chains for insn luid 111 uid 165
;;      reg 403 { d63(bb 4 insn 161) }
;;      reg 1157 { d157(bb 4 insn 164) }
;;   UD chains for insn luid 112 uid 166
;;      reg 415 { d64(bb 4 insn 165) }
;;   UD chains for insn luid 113 uid 167
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1077 { d93(bb 7 insn 281) }
;;   UD chains for insn luid 114 uid 168
;;      reg 1078 { d94(bb 7 insn 282) }
;;      reg 1160 { d160(bb 4 insn 167) }
;;   UD chains for insn luid 115 uid 169
;;      reg 415 { d64(bb 4 insn 165) }
;;      reg 1159 { d159(bb 4 insn 168) }
;;   UD chains for insn luid 116 uid 170
;;      reg 423 { d65(bb 4 insn 169) }
;;   UD chains for insn luid 117 uid 171
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1077 { d93(bb 7 insn 281) }
;;   UD chains for insn luid 118 uid 172
;;      reg 1078 { d94(bb 7 insn 282) }
;;      reg 1162 { d162(bb 4 insn 171) }
;;   UD chains for insn luid 119 uid 173
;;      reg 423 { d65(bb 4 insn 169) }
;;      reg 1161 { d161(bb 4 insn 172) }
;;   UD chains for insn luid 120 uid 174
;;      reg 436 { d66(bb 4 insn 173) }
;;   UD chains for insn luid 121 uid 175
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1077 { d93(bb 7 insn 281) }
;;   UD chains for insn luid 122 uid 176
;;      reg 1078 { d94(bb 7 insn 282) }
;;      reg 1164 { d164(bb 4 insn 175) }
;;   UD chains for insn luid 123 uid 177
;;      reg 436 { d66(bb 4 insn 173) }
;;      reg 1163 { d163(bb 4 insn 176) }
;;   UD chains for insn luid 124 uid 178
;;      reg 449 { d67(bb 4 insn 177) }
;;   UD chains for insn luid 125 uid 179
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1077 { d93(bb 7 insn 281) }
;;   UD chains for insn luid 126 uid 180
;;      reg 1078 { d94(bb 7 insn 282) }
;;      reg 1166 { d166(bb 4 insn 179) }
;;   UD chains for insn luid 127 uid 181
;;      reg 449 { d67(bb 4 insn 177) }
;;      reg 1165 { d165(bb 4 insn 180) }
;;   UD chains for insn luid 128 uid 182
;;      reg 461 { d68(bb 4 insn 181) }
;;   UD chains for insn luid 129 uid 183
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1077 { d93(bb 7 insn 281) }
;;   UD chains for insn luid 130 uid 184
;;      reg 1078 { d94(bb 7 insn 282) }
;;      reg 1168 { d168(bb 4 insn 183) }
;;   UD chains for insn luid 131 uid 185
;;      reg 461 { d68(bb 4 insn 181) }
;;      reg 1167 { d167(bb 4 insn 184) }
;;   UD chains for insn luid 132 uid 186
;;      reg 474 { d69(bb 4 insn 185) }
;;   UD chains for insn luid 133 uid 187
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1077 { d93(bb 7 insn 281) }
;;   UD chains for insn luid 134 uid 188
;;      reg 1078 { d94(bb 7 insn 282) }
;;      reg 1170 { d170(bb 4 insn 187) }
;;   UD chains for insn luid 135 uid 189
;;      reg 474 { d69(bb 4 insn 185) }
;;      reg 1169 { d169(bb 4 insn 188) }
;;   UD chains for insn luid 136 uid 190
;;      reg 487 { d70(bb 4 insn 189) }
;;   UD chains for insn luid 137 uid 191
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1077 { d93(bb 7 insn 281) }
;;   UD chains for insn luid 138 uid 192
;;      reg 1078 { d94(bb 7 insn 282) }
;;      reg 1172 { d172(bb 4 insn 191) }
;;   UD chains for insn luid 139 uid 193
;;      reg 487 { d70(bb 4 insn 189) }
;;      reg 1171 { d171(bb 4 insn 192) }
;;   UD chains for insn luid 140 uid 194
;;      reg 500 { d71(bb 4 insn 193) }
;;   UD chains for insn luid 141 uid 195
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1079 { d95(bb 7 insn 283) }
;;   UD chains for insn luid 142 uid 196
;;      reg 1080 { d96(bb 7 insn 284) }
;;      reg 1174 { d174(bb 4 insn 195) }
;;   UD chains for insn luid 143 uid 197
;;      reg 500 { d71(bb 4 insn 193) }
;;      reg 1173 { d173(bb 4 insn 196) }
;;   UD chains for insn luid 144 uid 198
;;      reg 508 { d72(bb 4 insn 197) }
;;   UD chains for insn luid 145 uid 199
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1079 { d95(bb 7 insn 283) }
;;   UD chains for insn luid 146 uid 200
;;      reg 1080 { d96(bb 7 insn 284) }
;;      reg 1176 { d176(bb 4 insn 199) }
;;   UD chains for insn luid 147 uid 201
;;      reg 508 { d72(bb 4 insn 197) }
;;      reg 1175 { d175(bb 4 insn 200) }
;;   UD chains for insn luid 148 uid 202
;;      reg 521 { d73(bb 4 insn 201) }
;;   UD chains for insn luid 149 uid 203
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1079 { d95(bb 7 insn 283) }
;;   UD chains for insn luid 150 uid 204
;;      reg 1080 { d96(bb 7 insn 284) }
;;      reg 1178 { d178(bb 4 insn 203) }
;;   UD chains for insn luid 151 uid 205
;;      reg 521 { d73(bb 4 insn 201) }
;;      reg 1177 { d177(bb 4 insn 204) }
;;   UD chains for insn luid 152 uid 206
;;      reg 534 { d74(bb 4 insn 205) }
;;   UD chains for insn luid 153 uid 207
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1079 { d95(bb 7 insn 283) }
;;   UD chains for insn luid 154 uid 208
;;      reg 1080 { d96(bb 7 insn 284) }
;;      reg 1180 { d180(bb 4 insn 207) }
;;   UD chains for insn luid 155 uid 209
;;      reg 534 { d74(bb 4 insn 205) }
;;      reg 1179 { d179(bb 4 insn 208) }
;;   UD chains for insn luid 156 uid 210
;;      reg 546 { d75(bb 4 insn 209) }
;;   UD chains for insn luid 157 uid 211
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1079 { d95(bb 7 insn 283) }
;;   UD chains for insn luid 158 uid 212
;;      reg 1080 { d96(bb 7 insn 284) }
;;      reg 1182 { d182(bb 4 insn 211) }
;;   UD chains for insn luid 159 uid 213
;;      reg 546 { d75(bb 4 insn 209) }
;;      reg 1181 { d181(bb 4 insn 212) }
;;   UD chains for insn luid 160 uid 214
;;      reg 559 { d76(bb 4 insn 213) }
;;   UD chains for insn luid 161 uid 215
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1079 { d95(bb 7 insn 283) }
;;   UD chains for insn luid 162 uid 216
;;      reg 1080 { d96(bb 7 insn 284) }
;;      reg 1184 { d184(bb 4 insn 215) }
;;   UD chains for insn luid 163 uid 217
;;      reg 559 { d76(bb 4 insn 213) }
;;      reg 1183 { d183(bb 4 insn 216) }
;;   UD chains for insn luid 164 uid 218
;;      reg 572 { d77(bb 4 insn 217) }
;;   UD chains for insn luid 165 uid 219
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1079 { d95(bb 7 insn 283) }
;;   UD chains for insn luid 166 uid 220
;;      reg 1080 { d96(bb 7 insn 284) }
;;      reg 1186 { d186(bb 4 insn 219) }
;;   UD chains for insn luid 167 uid 221
;;      reg 572 { d77(bb 4 insn 217) }
;;      reg 1185 { d185(bb 4 insn 220) }
;;   UD chains for insn luid 168 uid 222
;;      reg 585 { d78(bb 4 insn 221) }
;;   UD chains for insn luid 169 uid 223
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;   UD chains for insn luid 170 uid 224
;;      reg 1082 { d98(bb 7 insn 286) }
;;      reg 1188 { d188(bb 4 insn 223) }
;;   UD chains for insn luid 171 uid 225
;;      reg 585 { d78(bb 4 insn 221) }
;;      reg 1187 { d187(bb 4 insn 224) }
;;   UD chains for insn luid 172 uid 226
;;      reg 593 { d79(bb 4 insn 225) }
;;   UD chains for insn luid 173 uid 227
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;   UD chains for insn luid 174 uid 228
;;      reg 1082 { d98(bb 7 insn 286) }
;;      reg 1190 { d190(bb 4 insn 227) }
;;   UD chains for insn luid 175 uid 229
;;      reg 593 { d79(bb 4 insn 225) }
;;      reg 1189 { d189(bb 4 insn 228) }
;;   UD chains for insn luid 176 uid 230
;;      reg 606 { d80(bb 4 insn 229) }
;;   UD chains for insn luid 177 uid 231
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;   UD chains for insn luid 178 uid 232
;;      reg 1082 { d98(bb 7 insn 286) }
;;      reg 1192 { d192(bb 4 insn 231) }
;;   UD chains for insn luid 179 uid 233
;;      reg 606 { d80(bb 4 insn 229) }
;;      reg 1191 { d191(bb 4 insn 232) }
;;   UD chains for insn luid 180 uid 234
;;      reg 619 { d81(bb 4 insn 233) }
;;   UD chains for insn luid 181 uid 235
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;   UD chains for insn luid 182 uid 236
;;      reg 1082 { d98(bb 7 insn 286) }
;;      reg 1194 { d194(bb 4 insn 235) }
;;   UD chains for insn luid 183 uid 237
;;      reg 619 { d81(bb 4 insn 233) }
;;      reg 1193 { d193(bb 4 insn 236) }
;;   UD chains for insn luid 184 uid 238
;;      reg 631 { d82(bb 4 insn 237) }
;;   UD chains for insn luid 185 uid 239
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;   UD chains for insn luid 186 uid 240
;;      reg 1082 { d98(bb 7 insn 286) }
;;      reg 1196 { d196(bb 4 insn 239) }
;;   UD chains for insn luid 187 uid 241
;;      reg 631 { d82(bb 4 insn 237) }
;;      reg 1195 { d195(bb 4 insn 240) }
;;   UD chains for insn luid 188 uid 242
;;      reg 644 { d83(bb 4 insn 241) }
;;   UD chains for insn luid 189 uid 243
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;   UD chains for insn luid 190 uid 244
;;      reg 1082 { d98(bb 7 insn 286) }
;;      reg 1198 { d198(bb 4 insn 243) }
;;   UD chains for insn luid 191 uid 245
;;      reg 644 { d83(bb 4 insn 241) }
;;      reg 1197 { d197(bb 4 insn 244) }
;;   UD chains for insn luid 192 uid 247
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 657 { d84(bb 4 insn 245) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;      reg 1082 { d98(bb 7 insn 286) }
;;   UD chains for insn luid 193 uid 248
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1081 { d97(bb 7 insn 285) }
;;   UD chains for insn luid 194 uid 249
;;      reg 1082 { d98(bb 7 insn 286) }
;;      reg 1200 { d200(bb 4 insn 248) }
;;   UD chains for insn luid 195 uid 250
;;      reg 657 { d84(bb 4 insn 245) }
;;      reg 1199 { d199(bb 4 insn 249) }
;;   UD chains for insn luid 196 uid 251
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;      reg 1075 { d91(bb 7 insn 279) }
;;      reg 1201 { d201(bb 4 insn 250) }
;;   UD chains for insn luid 198 uid 254
;;      reg 94 { d31(bb 4 insn 254) d30(bb 7 insn 38) }
;;   UD chains for insn luid 199 uid 256
;;      reg 94 { d31(bb 4 insn 254) }
;;      reg 1209 { d205(bb 3 insn 290) }
;;   UD chains for insn luid 200 uid 257
;;      reg 17 { d11(bb 4 insn 256) }

( 4 6 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u377(6){ d5(bb 0 insn -1) }u378(7){ d6(bb 0 insn -1) }u379(16){ d7(bb 0 insn -1) }u380(20){ d19(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115
;; lr  def 	 17 [flags] 99 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 17 [flags] 99 114
;; live  kill	 17 [flags]
;; rd  in  	(197)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(3)
13, 32, 36
;; rd  kill	(15)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 32, 33, 36, 37
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; rd  out 	(194)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 259
;;      reg 114 { d37(bb 3 insn 39) d36(bb 5 insn 259) }
;;   UD chains for insn luid 1 uid 261
;;      reg 114 { d36(bb 5 insn 259) }
;;   UD chains for insn luid 2 uid 262
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 3 uid 263
;;      reg 114 { d36(bb 5 insn 259) }
;;      reg 115 { d38(bb 2 insn 45) }
;;   UD chains for insn luid 4 uid 264
;;      reg 17 { d13(bb 5 insn 263) }

( 5 3 )->[6]->( 7 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u387(6){ d5(bb 0 insn -1) }u388(7){ d6(bb 0 insn -1) }u389(16){ d7(bb 0 insn -1) }u390(20){ d19(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1099
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(196)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(1)
12
;; rd  kill	(11)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; rd  out 	(196)
0, 1, 2, 3, 4, 5, 6, 7, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 269
;;      reg 1099 { d101(bb 2 insn 34) }
;;   UD chains for insn luid 2 uid 270
;;      reg 17 { d12(bb 6 insn 269) }

( 6 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u393(6){ d5(bb 0 insn -1) }u394(7){ d6(bb 0 insn -1) }u395(16){ d7(bb 0 insn -1) }u396(20){ d19(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 1098
;; lr  def 	 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
;; live  kill	
;; rd  in  	(196)
0, 1, 2, 3, 4, 5, 6, 7, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(15)
30, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98
;; rd  kill	(16)
30, 31, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; rd  out 	(196)
0, 1, 2, 3, 4, 5, 6, 7, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 273
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 1 uid 274
;;      reg 1098 { d100(bb 2 insn 33) }
;;   UD chains for insn luid 2 uid 275
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 3 uid 276
;;      reg 1098 { d100(bb 2 insn 33) }
;;   UD chains for insn luid 4 uid 277
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 5 uid 278
;;      reg 1098 { d100(bb 2 insn 33) }
;;   UD chains for insn luid 6 uid 279
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 7 uid 280
;;      reg 1098 { d100(bb 2 insn 33) }
;;   UD chains for insn luid 8 uid 281
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 9 uid 282
;;      reg 1098 { d100(bb 2 insn 33) }
;;   UD chains for insn luid 10 uid 283
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 11 uid 284
;;      reg 1098 { d100(bb 2 insn 33) }
;;   UD chains for insn luid 12 uid 285
;;      reg 99 { d33(bb 3 insn 49) d32(bb 5 insn 262) }
;;   UD chains for insn luid 13 uid 286
;;      reg 1098 { d100(bb 2 insn 33) }

( 5 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u411(6){ d5(bb 0 insn -1) }u412(7){ d6(bb 0 insn -1) }u413(16){ d7(bb 0 insn -1) }u414(20){ d19(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(195)
0, 1, 2, 3, 4, 5, 6, 7, 13, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(195)
0, 1, 2, 3, 4, 5, 6, 7, 13, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u415(6){ d5(bb 0 insn -1) }u416(7){ d6(bb 0 insn -1) }u417(20){ d19(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(195)
0, 1, 2, 3, 4, 5, 6, 7, 13, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(195)
0, 1, 2, 3, 4, 5, 6, 7, 13, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d19(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 257 to worklist
  Adding insn 253 to worklist
  Adding insn 251 to worklist
  Adding insn 247 to worklist
  Adding insn 242 to worklist
  Adding insn 238 to worklist
  Adding insn 234 to worklist
  Adding insn 230 to worklist
  Adding insn 226 to worklist
  Adding insn 222 to worklist
  Adding insn 218 to worklist
  Adding insn 214 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 202 to worklist
  Adding insn 198 to worklist
  Adding insn 194 to worklist
  Adding insn 190 to worklist
  Adding insn 186 to worklist
  Adding insn 182 to worklist
  Adding insn 178 to worklist
  Adding insn 174 to worklist
  Adding insn 170 to worklist
  Adding insn 166 to worklist
  Adding insn 162 to worklist
  Adding insn 158 to worklist
  Adding insn 154 to worklist
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 142 to worklist
  Adding insn 138 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 126 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 53 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 270 to worklist
  Adding insn 267 to worklist
Finished finding needed instructions:
Processing use of (reg 17 flags) in insn 270:
  Adding insn 269 to worklist
Processing use of (reg 1099 [ cols ]) in insn 269:
  Adding insn 34 to worklist
Processing use of (reg 1 dx) in insn 34:
Processing use of (reg 17 flags) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 114 [ i ]) in insn 263:
  Adding insn 259 to worklist
Processing use of (reg 115 [ D.7347 ]) in insn 263:
  Adding insn 45 to worklist
Processing use of (reg 1100 [ rows ]) in insn 45:
  Adding insn 35 to worklist
Processing use of (reg 2 cx) in insn 35:
Processing use of (reg 114 [ i ]) in insn 259:
  Adding insn 39 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 251:
  Adding insn 254 to worklist
  Adding insn 38 to worklist
Processing use of (reg 1075 [ pretmp.367 ]) in insn 251:
  Adding insn 279 to worklist
Processing use of (reg 1201) in insn 251:
  Adding insn 250 to worklist
Processing use of (reg 657 [ tmp ]) in insn 250:
  Adding insn 245 to worklist
Processing use of (reg 1199) in insn 250:
  Adding insn 249 to worklist
Processing use of (reg 1082 [ pretmp.376 ]) in insn 249:
  Adding insn 286 to worklist
Processing use of (reg 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ]) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 248:
Processing use of (reg 1081 [ pretmp.376 ]) in insn 248:
  Adding insn 285 to worklist
Processing use of (reg 99 [ ivtmp.450 ]) in insn 285:
  Adding insn 49 to worklist
  Adding insn 262 to worklist
Processing use of (reg 99 [ ivtmp.450 ]) in insn 262:
Processing use of (reg 1097 [ image ]) in insn 49:
  Adding insn 32 to worklist
Processing use of (reg 5 di) in insn 32:
Processing use of (reg 1098 [ mat ]) in insn 286:
  Adding insn 33 to worklist
Processing use of (reg 4 si) in insn 33:
Processing use of (reg 644 [ tmp ]) in insn 245:
  Adding insn 241 to worklist
Processing use of (reg 1197) in insn 245:
  Adding insn 244 to worklist
Processing use of (reg 1082 [ pretmp.376 ]) in insn 244:
Processing use of (reg 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ]) in insn 244:
  Adding insn 243 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 243:
Processing use of (reg 1081 [ pretmp.376 ]) in insn 243:
Processing use of (reg 631 [ tmp ]) in insn 241:
  Adding insn 237 to worklist
Processing use of (reg 1195) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 1082 [ pretmp.376 ]) in insn 240:
Processing use of (reg 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ]) in insn 240:
  Adding insn 239 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 239:
Processing use of (reg 1081 [ pretmp.376 ]) in insn 239:
Processing use of (reg 619 [ tmp ]) in insn 237:
  Adding insn 233 to worklist
Processing use of (reg 1193) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 1082 [ pretmp.376 ]) in insn 236:
Processing use of (reg 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ]) in insn 236:
  Adding insn 235 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 235:
Processing use of (reg 1081 [ pretmp.376 ]) in insn 235:
Processing use of (reg 606 [ tmp ]) in insn 233:
  Adding insn 229 to worklist
Processing use of (reg 1191) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 1082 [ pretmp.376 ]) in insn 232:
Processing use of (reg 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ]) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 231:
Processing use of (reg 1081 [ pretmp.376 ]) in insn 231:
Processing use of (reg 593 [ tmp ]) in insn 229:
  Adding insn 225 to worklist
Processing use of (reg 1189) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 1082 [ pretmp.376 ]) in insn 228:
Processing use of (reg 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ]) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 227:
Processing use of (reg 1081 [ pretmp.376 ]) in insn 227:
Processing use of (reg 585 [ tmp ]) in insn 225:
  Adding insn 221 to worklist
Processing use of (reg 1187) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 1082 [ pretmp.376 ]) in insn 224:
Processing use of (reg 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ]) in insn 224:
  Adding insn 223 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 223:
Processing use of (reg 1081 [ pretmp.376 ]) in insn 223:
Processing use of (reg 572 [ tmp ]) in insn 221:
  Adding insn 217 to worklist
Processing use of (reg 1185) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 1080 [ pretmp.373 ]) in insn 220:
  Adding insn 284 to worklist
Processing use of (reg 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ]) in insn 220:
  Adding insn 219 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 219:
Processing use of (reg 1079 [ pretmp.373 ]) in insn 219:
  Adding insn 283 to worklist
Processing use of (reg 99 [ ivtmp.450 ]) in insn 283:
Processing use of (reg 1098 [ mat ]) in insn 284:
Processing use of (reg 559 [ tmp ]) in insn 217:
  Adding insn 213 to worklist
Processing use of (reg 1183) in insn 217:
  Adding insn 216 to worklist
Processing use of (reg 1080 [ pretmp.373 ]) in insn 216:
Processing use of (reg 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ]) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 215:
Processing use of (reg 1079 [ pretmp.373 ]) in insn 215:
Processing use of (reg 546 [ tmp ]) in insn 213:
  Adding insn 209 to worklist
Processing use of (reg 1181) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 1080 [ pretmp.373 ]) in insn 212:
Processing use of (reg 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ]) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 211:
Processing use of (reg 1079 [ pretmp.373 ]) in insn 211:
Processing use of (reg 534 [ tmp ]) in insn 209:
  Adding insn 205 to worklist
Processing use of (reg 1179) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 1080 [ pretmp.373 ]) in insn 208:
Processing use of (reg 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ]) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 207:
Processing use of (reg 1079 [ pretmp.373 ]) in insn 207:
Processing use of (reg 521 [ tmp ]) in insn 205:
  Adding insn 201 to worklist
Processing use of (reg 1177) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 1080 [ pretmp.373 ]) in insn 204:
Processing use of (reg 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ]) in insn 204:
  Adding insn 203 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 203:
Processing use of (reg 1079 [ pretmp.373 ]) in insn 203:
Processing use of (reg 508 [ tmp ]) in insn 201:
  Adding insn 197 to worklist
Processing use of (reg 1175) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 1080 [ pretmp.373 ]) in insn 200:
Processing use of (reg 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ]) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 199:
Processing use of (reg 1079 [ pretmp.373 ]) in insn 199:
Processing use of (reg 500 [ tmp ]) in insn 197:
  Adding insn 193 to worklist
Processing use of (reg 1173) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 1080 [ pretmp.373 ]) in insn 196:
Processing use of (reg 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ]) in insn 196:
  Adding insn 195 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 195:
Processing use of (reg 1079 [ pretmp.373 ]) in insn 195:
Processing use of (reg 487 [ tmp ]) in insn 193:
  Adding insn 189 to worklist
Processing use of (reg 1171) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 1078 [ pretmp.370 ]) in insn 192:
  Adding insn 282 to worklist
Processing use of (reg 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ]) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 191:
Processing use of (reg 1077 [ pretmp.370 ]) in insn 191:
  Adding insn 281 to worklist
Processing use of (reg 99 [ ivtmp.450 ]) in insn 281:
Processing use of (reg 1098 [ mat ]) in insn 282:
Processing use of (reg 474 [ tmp ]) in insn 189:
  Adding insn 185 to worklist
Processing use of (reg 1169) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 1078 [ pretmp.370 ]) in insn 188:
Processing use of (reg 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ]) in insn 188:
  Adding insn 187 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 187:
Processing use of (reg 1077 [ pretmp.370 ]) in insn 187:
Processing use of (reg 461 [ tmp ]) in insn 185:
  Adding insn 181 to worklist
Processing use of (reg 1167) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 1078 [ pretmp.370 ]) in insn 184:
Processing use of (reg 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ]) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 183:
Processing use of (reg 1077 [ pretmp.370 ]) in insn 183:
Processing use of (reg 449 [ tmp ]) in insn 181:
  Adding insn 177 to worklist
Processing use of (reg 1165) in insn 181:
  Adding insn 180 to worklist
Processing use of (reg 1078 [ pretmp.370 ]) in insn 180:
Processing use of (reg 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ]) in insn 180:
  Adding insn 179 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 179:
Processing use of (reg 1077 [ pretmp.370 ]) in insn 179:
Processing use of (reg 436 [ tmp ]) in insn 177:
  Adding insn 173 to worklist
Processing use of (reg 1163) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 1078 [ pretmp.370 ]) in insn 176:
Processing use of (reg 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ]) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 175:
Processing use of (reg 1077 [ pretmp.370 ]) in insn 175:
Processing use of (reg 423 [ tmp ]) in insn 173:
  Adding insn 169 to worklist
Processing use of (reg 1161) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 1078 [ pretmp.370 ]) in insn 172:
Processing use of (reg 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ]) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 171:
Processing use of (reg 1077 [ pretmp.370 ]) in insn 171:
Processing use of (reg 415 [ tmp ]) in insn 169:
  Adding insn 165 to worklist
Processing use of (reg 1159) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 1078 [ pretmp.370 ]) in insn 168:
Processing use of (reg 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ]) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 167:
Processing use of (reg 1077 [ pretmp.370 ]) in insn 167:
Processing use of (reg 403 [ tmp ]) in insn 165:
  Adding insn 161 to worklist
Processing use of (reg 1157) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 1076 [ pretmp.367 ]) in insn 164:
  Adding insn 280 to worklist
Processing use of (reg 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ]) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 163:
Processing use of (reg 1075 [ pretmp.367 ]) in insn 163:
Processing use of (reg 1098 [ mat ]) in insn 280:
Processing use of (reg 391 [ tmp ]) in insn 161:
  Adding insn 157 to worklist
Processing use of (reg 1155) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 1076 [ pretmp.367 ]) in insn 160:
Processing use of (reg 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ]) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 159:
Processing use of (reg 1075 [ pretmp.367 ]) in insn 159:
Processing use of (reg 379 [ tmp ]) in insn 157:
  Adding insn 153 to worklist
Processing use of (reg 1153) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 1076 [ pretmp.367 ]) in insn 156:
Processing use of (reg 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ]) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 155:
Processing use of (reg 1075 [ pretmp.367 ]) in insn 155:
Processing use of (reg 368 [ tmp ]) in insn 153:
  Adding insn 149 to worklist
Processing use of (reg 1151) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 1076 [ pretmp.367 ]) in insn 152:
Processing use of (reg 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ]) in insn 152:
  Adding insn 151 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 151:
Processing use of (reg 1075 [ pretmp.367 ]) in insn 151:
Processing use of (reg 356 [ tmp ]) in insn 149:
  Adding insn 145 to worklist
Processing use of (reg 1149) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 1076 [ pretmp.367 ]) in insn 148:
Processing use of (reg 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ]) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 147:
Processing use of (reg 1075 [ pretmp.367 ]) in insn 147:
Processing use of (reg 344 [ tmp ]) in insn 145:
  Adding insn 141 to worklist
Processing use of (reg 1147) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 1076 [ pretmp.367 ]) in insn 144:
Processing use of (reg 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ]) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 143:
Processing use of (reg 1075 [ pretmp.367 ]) in insn 143:
Processing use of (reg 336 [ tmp ]) in insn 141:
  Adding insn 137 to worklist
Processing use of (reg 1145) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 1076 [ pretmp.367 ]) in insn 140:
Processing use of (reg 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ]) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 139:
Processing use of (reg 1075 [ pretmp.367 ]) in insn 139:
Processing use of (reg 323 [ tmp ]) in insn 137:
  Adding insn 133 to worklist
Processing use of (reg 1143) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 1074 [ pretmp.364 ]) in insn 136:
  Adding insn 278 to worklist
Processing use of (reg 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ]) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 135:
Processing use of (reg 1073 [ pretmp.364 ]) in insn 135:
  Adding insn 277 to worklist
Processing use of (reg 99 [ ivtmp.450 ]) in insn 277:
Processing use of (reg 1098 [ mat ]) in insn 278:
Processing use of (reg 310 [ tmp ]) in insn 133:
  Adding insn 129 to worklist
Processing use of (reg 1141) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 1074 [ pretmp.364 ]) in insn 132:
Processing use of (reg 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ]) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 131:
Processing use of (reg 1073 [ pretmp.364 ]) in insn 131:
Processing use of (reg 297 [ tmp ]) in insn 129:
  Adding insn 125 to worklist
Processing use of (reg 1139) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 1074 [ pretmp.364 ]) in insn 128:
Processing use of (reg 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ]) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 127:
Processing use of (reg 1073 [ pretmp.364 ]) in insn 127:
Processing use of (reg 285 [ tmp ]) in insn 125:
  Adding insn 121 to worklist
Processing use of (reg 1137) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 1074 [ pretmp.364 ]) in insn 124:
Processing use of (reg 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ]) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 123:
Processing use of (reg 1073 [ pretmp.364 ]) in insn 123:
Processing use of (reg 272 [ tmp ]) in insn 121:
  Adding insn 117 to worklist
Processing use of (reg 1135) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 1074 [ pretmp.364 ]) in insn 120:
Processing use of (reg 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ]) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 119:
Processing use of (reg 1073 [ pretmp.364 ]) in insn 119:
Processing use of (reg 259 [ tmp ]) in insn 117:
  Adding insn 113 to worklist
Processing use of (reg 1133) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 1074 [ pretmp.364 ]) in insn 116:
Processing use of (reg 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ]) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 115:
Processing use of (reg 1073 [ pretmp.364 ]) in insn 115:
Processing use of (reg 251 [ tmp ]) in insn 113:
  Adding insn 109 to worklist
Processing use of (reg 1131) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 1074 [ pretmp.364 ]) in insn 112:
Processing use of (reg 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ]) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 111:
Processing use of (reg 1073 [ pretmp.364 ]) in insn 111:
Processing use of (reg 238 [ tmp ]) in insn 109:
  Adding insn 105 to worklist
Processing use of (reg 1129) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 1072 [ pretmp.361 ]) in insn 108:
  Adding insn 276 to worklist
Processing use of (reg 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 107:
Processing use of (reg 1071 [ pretmp.361 ]) in insn 107:
  Adding insn 275 to worklist
Processing use of (reg 99 [ ivtmp.450 ]) in insn 275:
Processing use of (reg 1098 [ mat ]) in insn 276:
Processing use of (reg 225 [ tmp ]) in insn 105:
  Adding insn 101 to worklist
Processing use of (reg 1127) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 1072 [ pretmp.361 ]) in insn 104:
Processing use of (reg 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ]) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 103:
Processing use of (reg 1071 [ pretmp.361 ]) in insn 103:
Processing use of (reg 212 [ tmp ]) in insn 101:
  Adding insn 97 to worklist
Processing use of (reg 1125) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 1072 [ pretmp.361 ]) in insn 100:
Processing use of (reg 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ]) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 99:
Processing use of (reg 1071 [ pretmp.361 ]) in insn 99:
Processing use of (reg 200 [ tmp ]) in insn 97:
  Adding insn 93 to worklist
Processing use of (reg 1123) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 1072 [ pretmp.361 ]) in insn 96:
Processing use of (reg 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ]) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 95:
Processing use of (reg 1071 [ pretmp.361 ]) in insn 95:
Processing use of (reg 187 [ tmp ]) in insn 93:
  Adding insn 89 to worklist
Processing use of (reg 1121) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 1072 [ pretmp.361 ]) in insn 92:
Processing use of (reg 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ]) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 91:
Processing use of (reg 1071 [ pretmp.361 ]) in insn 91:
Processing use of (reg 174 [ tmp ]) in insn 89:
  Adding insn 85 to worklist
Processing use of (reg 1119) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 1072 [ pretmp.361 ]) in insn 88:
Processing use of (reg 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 87:
Processing use of (reg 1071 [ pretmp.361 ]) in insn 87:
Processing use of (reg 166 [ tmp ]) in insn 85:
  Adding insn 81 to worklist
Processing use of (reg 1117) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 1072 [ pretmp.361 ]) in insn 84:
Processing use of (reg 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 83:
Processing use of (reg 1071 [ pretmp.361 ]) in insn 83:
Processing use of (reg 155 [ tmp ]) in insn 81:
  Adding insn 77 to worklist
Processing use of (reg 1115) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 1070 [ pretmp.355 ]) in insn 80:
  Adding insn 274 to worklist
Processing use of (reg 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ]) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 79:
Processing use of (reg 1069 [ pretmp.352 ]) in insn 79:
  Adding insn 273 to worklist
Processing use of (reg 99 [ ivtmp.450 ]) in insn 273:
Processing use of (reg 1098 [ mat ]) in insn 274:
Processing use of (reg 143 [ tmp ]) in insn 77:
  Adding insn 73 to worklist
Processing use of (reg 1113) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 1070 [ pretmp.355 ]) in insn 76:
Processing use of (reg 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 75:
Processing use of (reg 1069 [ pretmp.352 ]) in insn 75:
Processing use of (reg 132 [ tmp ]) in insn 73:
  Adding insn 69 to worklist
Processing use of (reg 1111) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 1070 [ pretmp.355 ]) in insn 72:
Processing use of (reg 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 71:
Processing use of (reg 1069 [ pretmp.352 ]) in insn 71:
Processing use of (reg 121 [ tmp ]) in insn 69:
  Adding insn 65 to worklist
Processing use of (reg 1109) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 1070 [ pretmp.355 ]) in insn 68:
Processing use of (reg 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ]) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 67:
Processing use of (reg 1069 [ pretmp.352 ]) in insn 67:
Processing use of (reg 111 [ tmp ]) in insn 65:
  Adding insn 61 to worklist
Processing use of (reg 1107) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 1070 [ pretmp.355 ]) in insn 64:
Processing use of (reg 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 63:
Processing use of (reg 1069 [ pretmp.352 ]) in insn 63:
Processing use of (reg 104 [ tmp ]) in insn 61:
  Adding insn 57 to worklist
Processing use of (reg 1105) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 1070 [ pretmp.355 ]) in insn 60:
Processing use of (reg 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ]) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 59:
Processing use of (reg 1069 [ pretmp.352 ]) in insn 59:
Processing use of (reg 1102) in insn 57:
  Adding insn 55 to worklist
Processing use of (reg 1210) in insn 57:
  Adding insn 299 to worklist
Processing use of (reg 1070 [ pretmp.355 ]) in insn 55:
Processing use of (reg 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 54:
Processing use of (reg 1069 [ pretmp.352 ]) in insn 54:
Processing use of (reg 99 [ ivtmp.450 ]) in insn 279:
Processing use of (reg 94 [ ivtmp.387 ]) in insn 254:
Processing use of (reg 17 flags) in insn 257:
  Adding insn 256 to worklist
Processing use of (reg 94 [ ivtmp.387 ]) in insn 256:
Processing use of (reg 1209 [ D.7956 ]) in insn 256:
  Adding insn 290 to worklist
Processing use of (reg 1208) in insn 290:
  Adding insn 289 to worklist
Processing use of (reg 1207) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 1206) in insn 288:
  Adding insn 287 to worklist
Processing use of (reg 1099 [ cols ]) in insn 287:
Processing use of (reg 17 flags) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 115 [ D.7347 ]) in insn 46:


izp_convolve2D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={11d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r94={2d,53u} r99={2d,8u} r104={1d,2u} r111={1d,2u} r114={2d,3u} r115={1d,2u} r121={1d,2u} r132={1d,2u} r143={1d,2u} r155={1d,2u} r166={1d,2u} r174={1d,2u} r187={1d,2u} r200={1d,2u} r212={1d,2u} r225={1d,2u} r238={1d,2u} r251={1d,2u} r259={1d,2u} r272={1d,2u} r285={1d,2u} r297={1d,2u} r310={1d,2u} r323={1d,2u} r336={1d,2u} r344={1d,2u} r356={1d,2u} r368={1d,2u} r379={1d,2u} r391={1d,2u} r403={1d,2u} r415={1d,2u} r423={1d,2u} r436={1d,2u} r449={1d,2u} r461={1d,2u} r474={1d,2u} r487={1d,2u} r500={1d,2u} r508={1d,2u} r521={1d,2u} r534={1d,2u} r546={1d,2u} r559={1d,2u} r572={1d,2u} r585={1d,2u} r593={1d,2u} r606={1d,2u} r619={1d,2u} r631={1d,2u} r644={1d,2u} r657={1d,2u} r1069={1d,7u} r1070={1d,7u} r1071={1d,7u} r1072={1d,7u} r1073={1d,7u} r1074={1d,7u} r1075={1d,8u} r1076={1d,7u} r1077={1d,7u} r1078={1d,7u} r1079={1d,7u} r1080={1d,7u} r1081={1d,8u} r1082={1d,8u} r1097={1d,1u} r1098={1d,7u} r1099={1d,2u} r1100={1d,1u} r1102={1d,1u,1e} r1103={1d,1u} r1105={1d,1u} r1106={1d,1u} r1107={1d,1u} r1108={1d,1u} r1109={1d,1u} r1110={1d,1u} r1111={1d,1u} r1112={1d,1u} r1113={1d,1u} r1114={1d,1u} r1115={1d,1u} r1116={1d,1u} r1117={1d,1u} r1118={1d,1u} r1119={1d,1u} r1120={1d,1u} r1121={1d,1u} r1122={1d,1u} r1123={1d,1u} r1124={1d,1u} r1125={1d,1u} r1126={1d,1u} r1127={1d,1u} r1128={1d,1u} r1129={1d,1u} r1130={1d,1u} r1131={1d,1u} r1132={1d,1u} r1133={1d,1u} r1134={1d,1u} r1135={1d,1u} r1136={1d,1u} r1137={1d,1u} r1138={1d,1u} r1139={1d,1u} r1140={1d,1u} r1141={1d,1u} r1142={1d,1u} r1143={1d,1u} r1144={1d,1u} r1145={1d,1u} r1146={1d,1u} r1147={1d,1u} r1148={1d,1u} r1149={1d,1u} r1150={1d,1u} r1151={1d,1u} r1152={1d,1u} r1153={1d,1u} r1154={1d,1u} r1155={1d,1u} r1156={1d,1u} r1157={1d,1u} r1158={1d,1u} r1159={1d,1u} r1160={1d,1u} r1161={1d,1u} r1162={1d,1u} r1163={1d,1u} r1164={1d,1u} r1165={1d,1u} r1166={1d,1u} r1167={1d,1u} r1168={1d,1u} r1169={1d,1u} r1170={1d,1u} r1171={1d,1u} r1172={1d,1u} r1173={1d,1u} r1174={1d,1u} r1175={1d,1u} r1176={1d,1u} r1177={1d,1u} r1178={1d,1u} r1179={1d,1u} r1180={1d,1u} r1181={1d,1u} r1182={1d,1u} r1183={1d,1u} r1184={1d,1u} r1185={1d,1u} r1186={1d,1u} r1187={1d,1u} r1188={1d,1u} r1189={1d,1u} r1190={1d,1u} r1191={1d,1u} r1192={1d,1u} r1193={1d,1u} r1194={1d,1u} r1195={1d,1u} r1196={1d,1u} r1197={1d,1u} r1198={1d,1u} r1199={1d,1u} r1200={1d,1u} r1201={1d,1u} r1206={1d,1u} r1207={1d,1u} r1208={1d,1u} r1209={1d,1u} r1210={1d,1u} 
;;    total ref usage 625{207d,417u,1e} in 240{240 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
0[0,1] 1[1,1] 2[2,1] 4[3,1] 5[4,1] 6[5,1] 7[6,1] 16[7,1] 17[8,11] 20[19,1] 21[20,1] 22[21,1] 23[22,1] 24[23,1] 25[24,1] 26[25,1] 27[26,1] 28[27,1] 37[28,1] 38[29,1] 94[30,2] 99[32,2] 104[34,1] 111[35,1] 114[36,2] 115[38,1] 121[39,1] 132[40,1] 143[41,1] 155[42,1] 166[43,1] 174[44,1] 187[45,1] 200[46,1] 212[47,1] 225[48,1] 238[49,1] 251[50,1] 259[51,1] 272[52,1] 285[53,1] 297[54,1] 310[55,1] 323[56,1] 336[57,1] 344[58,1] 356[59,1] 368[60,1] 379[61,1] 391[62,1] 403[63,1] 415[64,1] 423[65,1] 436[66,1] 449[67,1] 461[68,1] 474[69,1] 487[70,1] 500[71,1] 508[72,1] 521[73,1] 534[74,1] 546[75,1] 559[76,1] 572[77,1] 585[78,1] 593[79,1] 606[80,1] 619[81,1] 631[82,1] 644[83,1] 657[84,1] 1069[85,1] 1070[86,1] 1071[87,1] 1072[88,1] 1073[89,1] 1074[90,1] 1075[91,1] 1076[92,1] 1077[93,1] 1078[94,1] 1079[95,1] 1080[96,1] 1081[97,1] 1082[98,1] 1097[99,1] 1098[100,1] 1099[101,1] 1100[102,1] 1102[103,1] 1103[104,1] 1105[105,1] 1106[106,1] 1107[107,1] 1108[108,1] 1109[109,1] 1110[110,1] 1111[111,1] 1112[112,1] 1113[113,1] 1114[114,1] 1115[115,1] 1116[116,1] 1117[117,1] 1118[118,1] 1119[119,1] 1120[120,1] 1121[121,1] 1122[122,1] 1123[123,1] 1124[124,1] 1125[125,1] 1126[126,1] 1127[127,1] 1128[128,1] 1129[129,1] 1130[130,1] 1131[131,1] 1132[132,1] 1133[133,1] 1134[134,1] 1135[135,1] 1136[136,1] 1137[137,1] 1138[138,1] 1139[139,1] 1140[140,1] 1141[141,1] 1142[142,1] 1143[143,1] 1144[144,1] 1145[145,1] 1146[146,1] 1147[147,1] 1148[148,1] 1149[149,1] 1150[150,1] 1151[151,1] 1152[152,1] 1153[153,1] 1154[154,1] 1155[155,1] 1156[156,1] 1157[157,1] 1158[158,1] 1159[159,1] 1160[160,1] 1161[161,1] 1162[162,1] 1163[163,1] 1164[164,1] 1165[165,1] 1166[166,1] 1167[167,1] 1168[168,1] 1169[169,1] 1170[170,1] 1171[171,1] 1172[172,1] 1173[173,1] 1174[174,1] 1175[175,1] 1176[176,1] 1177[177,1] 1178[178,1] 1179[179,1] 1180[180,1] 1181[181,1] 1182[182,1] 1183[183,1] 1184[184,1] 1185[185,1] 1186[186,1] 1187[187,1] 1188[188,1] 1189[189,1] 1190[190,1] 1191[191,1] 1192[192,1] 1193[193,1] 1194[194,1] 1195[195,1] 1196[196,1] 1197[197,1] 1198[198,1] 1199[199,1] 1200[200,1] 1201[201,1] 1206[202,1] 1207[203,1] 1208[204,1] 1209[205,1] 1210[206,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 115 1097 1098 1099 1100
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 115 1097 1098 1099 1100
;; live  kill	 17 [flags]
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29
;; rd  gen 	(6)
17, 38, 99, 100, 101, 102
;; rd  kill	(16)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 38, 99, 100, 101, 102

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 40 0 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 32 40 33 2 (set (reg/v/f:DI 1097 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:187 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 33 32 34 2 (set (reg/v/f:DI 1098 [ mat ])
        (reg:DI 4 si [ mat ])) ../src/izp-gaussian.c:187 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ mat ])
        (nil)))

(insn 34 33 35 2 (set (reg/v:SI 1099 [ cols ])
        (reg:SI 1 dx [ cols ])) ../src/izp-gaussian.c:187 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ cols ])
        (nil)))

(insn 35 34 37 2 (set (reg/v:SI 1100 [ rows ])
        (reg:SI 2 cx [ rows ])) ../src/izp-gaussian.c:187 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ rows ])
        (nil)))

(note 37 35 42 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 42 37 44 2 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:189 -1
     (nil))

(debug_insn 44 42 45 2 (var_location:SI i (const_int 8 [0x8])) -1
     (nil))

(insn 45 44 46 2 (parallel [
            (set (reg:SI 115 [ D.7347 ])
                (plus:SI (reg/v:SI 1100 [ rows ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 252 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 1100 [ rows ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 46 45 47 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ D.7347 ])
            (const_int 7 [0x7]))) ../src/izp-gaussian.c:191 6 {*cmpsi_1}
     (nil))

(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 295)
            (pc))) ../src/izp-gaussian.c:191 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 295)
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; rd  out 	(25)
0, 1, 2, 3, 4, 5, 6, 7, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 38, 99, 100, 101, 102


;; Succ edge  3 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1097 1099
;; lr  def 	 17 [flags] 99 114 1206 1207 1208 1209 1210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  gen 	 99 114 1206 1207 1208 1209 1210
;; live  kill	 17 [flags]
;; rd  in  	(25)
0, 1, 2, 3, 4, 5, 6, 7, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 38, 99, 100, 101, 102
;; rd  gen 	(7)
33, 37, 202, 203, 204, 205, 206
;; rd  kill	(20)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 32, 33, 36, 37, 202, 203, 204, 205, 206

;; Pred edge  2 [91.0%]  (fallthru)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 39 3 (set (reg:DI 99 [ ivtmp.450 ])
        (reg/v/f:DI 1097 [ image ])) ../src/izp-gaussian.c:191 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 1097 [ image ])
        (nil)))

(insn 39 49 287 3 (set (reg/v:SI 114 [ i ])
        (const_int 8 [0x8])) ../src/izp-gaussian.c:191 64 {*movsi_internal}
     (nil))

(insn 287 39 288 3 (parallel [
            (set (reg:SI 1206)
                (plus:SI (reg/v:SI 1099 [ cols ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:186 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 288 287 289 3 (set (reg:DI 1207)
        (zero_extend:DI (reg:SI 1206))) ../src/izp-gaussian.c:186 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 1206)
        (nil)))

(insn 289 288 290 3 (parallel [
            (set (reg:DI 1208)
                (plus:DI (reg:DI 1207)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:186 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 1207)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 290 289 299 3 (parallel [
            (set (reg:DI 1209 [ D.7956 ])
                (ashift:DI (reg:DI 1208)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:186 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 1208)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 299 290 255 3 (set (reg:SF 1210)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; rd  out 	(31)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 33, 37, 38, 99, 100, 101, 102, 202, 203, 204, 205, 206


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1209 1210
;; lr  def 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  gen 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  kill	 17 [flags]
;; rd  in  	(198)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(149)
11, 31, 34, 35, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201
;; rd  kill	(160)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 30, 31, 34, 35, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201

;; Pred edge  4 [91.0%]  (dfs_back)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 255 299 52 4 4 "" [1 uses])

(note 52 255 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 53 52 54 4 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:193 -1
     (nil))

(insn 54 53 55 4 (set (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:195 110 {*movsf_internal}
     (nil))

(insn 55 54 57 4 (set (reg:SF 1102)
        (mult:SF (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32]))) ../src/izp-gaussian.c:195 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 57 55 58 4 (set (reg/v:SF 104 [ tmp ])
        (plus:SF (reg:SF 1102)
            (reg:SF 1210))) ../src/izp-gaussian.c:195 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1102)
        (expr_list:REG_EQUAL (plus:SF (reg:SF 1102)
                (const_double:SF 0.0 [0x0.0p+0]))
            (nil))))

(debug_insn 58 57 59 4 (var_location:SF tmp (reg/v:SF 104 [ tmp ])) ../src/izp-gaussian.c:195 -1
     (nil))

(insn 59 58 60 4 (set (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:196 110 {*movsf_internal}
     (nil))

(insn 60 59 61 4 (set (reg:SF 1105)
        (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:196 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 61 60 62 4 (set (reg/v:SF 111 [ tmp ])
        (plus:SF (reg:SF 1105)
            (reg/v:SF 104 [ tmp ]))) ../src/izp-gaussian.c:196 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1105)
        (expr_list:REG_DEAD (reg/v:SF 104 [ tmp ])
            (nil))))

(debug_insn 62 61 63 4 (var_location:SF tmp (reg/v:SF 111 [ tmp ])) ../src/izp-gaussian.c:196 -1
     (nil))

(insn 63 62 64 4 (set (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:197 110 {*movsf_internal}
     (nil))

(insn 64 63 65 4 (set (reg:SF 1107)
        (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:197 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 65 64 66 4 (set (reg/v:SF 121 [ tmp ])
        (plus:SF (reg:SF 1107)
            (reg/v:SF 111 [ tmp ]))) ../src/izp-gaussian.c:197 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1107)
        (expr_list:REG_DEAD (reg/v:SF 111 [ tmp ])
            (nil))))

(debug_insn 66 65 67 4 (var_location:SF tmp (reg/v:SF 121 [ tmp ])) ../src/izp-gaussian.c:197 -1
     (nil))

(insn 67 66 68 4 (set (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:198 110 {*movsf_internal}
     (nil))

(insn 68 67 69 4 (set (reg:SF 1109)
        (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:198 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 69 68 70 4 (set (reg/v:SF 132 [ tmp ])
        (plus:SF (reg:SF 1109)
            (reg/v:SF 121 [ tmp ]))) ../src/izp-gaussian.c:198 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1109)
        (expr_list:REG_DEAD (reg/v:SF 121 [ tmp ])
            (nil))))

(debug_insn 70 69 71 4 (var_location:SF tmp (reg/v:SF 132 [ tmp ])) ../src/izp-gaussian.c:198 -1
     (nil))

(insn 71 70 72 4 (set (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:199 110 {*movsf_internal}
     (nil))

(insn 72 71 73 4 (set (reg:SF 1111)
        (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:199 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 73 72 74 4 (set (reg/v:SF 143 [ tmp ])
        (plus:SF (reg:SF 1111)
            (reg/v:SF 132 [ tmp ]))) ../src/izp-gaussian.c:199 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1111)
        (expr_list:REG_DEAD (reg/v:SF 132 [ tmp ])
            (nil))))

(debug_insn 74 73 75 4 (var_location:SF tmp (reg/v:SF 143 [ tmp ])) ../src/izp-gaussian.c:199 -1
     (nil))

(insn 75 74 76 4 (set (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:200 110 {*movsf_internal}
     (nil))

(insn 76 75 77 4 (set (reg:SF 1113)
        (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:200 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 77 76 78 4 (set (reg/v:SF 155 [ tmp ])
        (plus:SF (reg:SF 1113)
            (reg/v:SF 143 [ tmp ]))) ../src/izp-gaussian.c:200 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1113)
        (expr_list:REG_DEAD (reg/v:SF 143 [ tmp ])
            (nil))))

(debug_insn 78 77 79 4 (var_location:SF tmp (reg/v:SF 155 [ tmp ])) ../src/izp-gaussian.c:200 -1
     (nil))

(insn 79 78 80 4 (set (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:201 110 {*movsf_internal}
     (nil))

(insn 80 79 81 4 (set (reg:SF 1115)
        (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:201 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 81 80 82 4 (set (reg/v:SF 166 [ tmp ])
        (plus:SF (reg:SF 1115)
            (reg/v:SF 155 [ tmp ]))) ../src/izp-gaussian.c:201 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1115)
        (expr_list:REG_DEAD (reg/v:SF 155 [ tmp ])
            (nil))))

(debug_insn 82 81 83 4 (var_location:SF tmp (reg/v:SF 166 [ tmp ])) ../src/izp-gaussian.c:201 -1
     (nil))

(insn 83 82 84 4 (set (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:204 110 {*movsf_internal}
     (nil))

(insn 84 83 85 4 (set (reg:SF 1117)
        (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))) ../src/izp-gaussian.c:204 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 85 84 86 4 (set (reg/v:SF 174 [ tmp ])
        (plus:SF (reg:SF 1117)
            (reg/v:SF 166 [ tmp ]))) ../src/izp-gaussian.c:204 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1117)
        (expr_list:REG_DEAD (reg/v:SF 166 [ tmp ])
            (nil))))

(debug_insn 86 85 87 4 (var_location:SF tmp (reg/v:SF 174 [ tmp ])) ../src/izp-gaussian.c:204 -1
     (nil))

(insn 87 86 88 4 (set (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:205 110 {*movsf_internal}
     (nil))

(insn 88 87 89 4 (set (reg:SF 1119)
        (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:205 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 89 88 90 4 (set (reg/v:SF 187 [ tmp ])
        (plus:SF (reg:SF 1119)
            (reg/v:SF 174 [ tmp ]))) ../src/izp-gaussian.c:205 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1119)
        (expr_list:REG_DEAD (reg/v:SF 174 [ tmp ])
            (nil))))

(debug_insn 90 89 91 4 (var_location:SF tmp (reg/v:SF 187 [ tmp ])) ../src/izp-gaussian.c:205 -1
     (nil))

(insn 91 90 92 4 (set (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:206 110 {*movsf_internal}
     (nil))

(insn 92 91 93 4 (set (reg:SF 1121)
        (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:206 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 93 92 94 4 (set (reg/v:SF 200 [ tmp ])
        (plus:SF (reg:SF 1121)
            (reg/v:SF 187 [ tmp ]))) ../src/izp-gaussian.c:206 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1121)
        (expr_list:REG_DEAD (reg/v:SF 187 [ tmp ])
            (nil))))

(debug_insn 94 93 95 4 (var_location:SF tmp (reg/v:SF 200 [ tmp ])) ../src/izp-gaussian.c:206 -1
     (nil))

(insn 95 94 96 4 (set (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:207 110 {*movsf_internal}
     (nil))

(insn 96 95 97 4 (set (reg:SF 1123)
        (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:207 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 97 96 98 4 (set (reg/v:SF 212 [ tmp ])
        (plus:SF (reg:SF 1123)
            (reg/v:SF 200 [ tmp ]))) ../src/izp-gaussian.c:207 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1123)
        (expr_list:REG_DEAD (reg/v:SF 200 [ tmp ])
            (nil))))

(debug_insn 98 97 99 4 (var_location:SF tmp (reg/v:SF 212 [ tmp ])) ../src/izp-gaussian.c:207 -1
     (nil))

(insn 99 98 100 4 (set (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:208 110 {*movsf_internal}
     (nil))

(insn 100 99 101 4 (set (reg:SF 1125)
        (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:208 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 101 100 102 4 (set (reg/v:SF 225 [ tmp ])
        (plus:SF (reg:SF 1125)
            (reg/v:SF 212 [ tmp ]))) ../src/izp-gaussian.c:208 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1125)
        (expr_list:REG_DEAD (reg/v:SF 212 [ tmp ])
            (nil))))

(debug_insn 102 101 103 4 (var_location:SF tmp (reg/v:SF 225 [ tmp ])) ../src/izp-gaussian.c:208 -1
     (nil))

(insn 103 102 104 4 (set (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:209 110 {*movsf_internal}
     (nil))

(insn 104 103 105 4 (set (reg:SF 1127)
        (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:209 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 105 104 106 4 (set (reg/v:SF 238 [ tmp ])
        (plus:SF (reg:SF 1127)
            (reg/v:SF 225 [ tmp ]))) ../src/izp-gaussian.c:209 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1127)
        (expr_list:REG_DEAD (reg/v:SF 225 [ tmp ])
            (nil))))

(debug_insn 106 105 107 4 (var_location:SF tmp (reg/v:SF 238 [ tmp ])) ../src/izp-gaussian.c:209 -1
     (nil))

(insn 107 106 108 4 (set (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:210 110 {*movsf_internal}
     (nil))

(insn 108 107 109 4 (set (reg:SF 1129)
        (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:210 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 109 108 110 4 (set (reg/v:SF 251 [ tmp ])
        (plus:SF (reg:SF 1129)
            (reg/v:SF 238 [ tmp ]))) ../src/izp-gaussian.c:210 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1129)
        (expr_list:REG_DEAD (reg/v:SF 238 [ tmp ])
            (nil))))

(debug_insn 110 109 111 4 (var_location:SF tmp (reg/v:SF 251 [ tmp ])) ../src/izp-gaussian.c:210 -1
     (nil))

(insn 111 110 112 4 (set (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:213 110 {*movsf_internal}
     (nil))

(insn 112 111 113 4 (set (reg:SF 1131)
        (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))) ../src/izp-gaussian.c:213 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 113 112 114 4 (set (reg/v:SF 259 [ tmp ])
        (plus:SF (reg:SF 1131)
            (reg/v:SF 251 [ tmp ]))) ../src/izp-gaussian.c:213 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1131)
        (expr_list:REG_DEAD (reg/v:SF 251 [ tmp ])
            (nil))))

(debug_insn 114 113 115 4 (var_location:SF tmp (reg/v:SF 259 [ tmp ])) ../src/izp-gaussian.c:213 -1
     (nil))

(insn 115 114 116 4 (set (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:214 110 {*movsf_internal}
     (nil))

(insn 116 115 117 4 (set (reg:SF 1133)
        (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:214 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 117 116 118 4 (set (reg/v:SF 272 [ tmp ])
        (plus:SF (reg:SF 1133)
            (reg/v:SF 259 [ tmp ]))) ../src/izp-gaussian.c:214 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1133)
        (expr_list:REG_DEAD (reg/v:SF 259 [ tmp ])
            (nil))))

(debug_insn 118 117 119 4 (var_location:SF tmp (reg/v:SF 272 [ tmp ])) ../src/izp-gaussian.c:214 -1
     (nil))

(insn 119 118 120 4 (set (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:215 110 {*movsf_internal}
     (nil))

(insn 120 119 121 4 (set (reg:SF 1135)
        (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:215 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 121 120 122 4 (set (reg/v:SF 285 [ tmp ])
        (plus:SF (reg:SF 1135)
            (reg/v:SF 272 [ tmp ]))) ../src/izp-gaussian.c:215 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1135)
        (expr_list:REG_DEAD (reg/v:SF 272 [ tmp ])
            (nil))))

(debug_insn 122 121 123 4 (var_location:SF tmp (reg/v:SF 285 [ tmp ])) ../src/izp-gaussian.c:215 -1
     (nil))

(insn 123 122 124 4 (set (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:216 110 {*movsf_internal}
     (nil))

(insn 124 123 125 4 (set (reg:SF 1137)
        (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:216 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 125 124 126 4 (set (reg/v:SF 297 [ tmp ])
        (plus:SF (reg:SF 1137)
            (reg/v:SF 285 [ tmp ]))) ../src/izp-gaussian.c:216 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1137)
        (expr_list:REG_DEAD (reg/v:SF 285 [ tmp ])
            (nil))))

(debug_insn 126 125 127 4 (var_location:SF tmp (reg/v:SF 297 [ tmp ])) ../src/izp-gaussian.c:216 -1
     (nil))

(insn 127 126 128 4 (set (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:217 110 {*movsf_internal}
     (nil))

(insn 128 127 129 4 (set (reg:SF 1139)
        (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:217 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 129 128 130 4 (set (reg/v:SF 310 [ tmp ])
        (plus:SF (reg:SF 1139)
            (reg/v:SF 297 [ tmp ]))) ../src/izp-gaussian.c:217 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1139)
        (expr_list:REG_DEAD (reg/v:SF 297 [ tmp ])
            (nil))))

(debug_insn 130 129 131 4 (var_location:SF tmp (reg/v:SF 310 [ tmp ])) ../src/izp-gaussian.c:217 -1
     (nil))

(insn 131 130 132 4 (set (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:218 110 {*movsf_internal}
     (nil))

(insn 132 131 133 4 (set (reg:SF 1141)
        (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:218 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 133 132 134 4 (set (reg/v:SF 323 [ tmp ])
        (plus:SF (reg:SF 1141)
            (reg/v:SF 310 [ tmp ]))) ../src/izp-gaussian.c:218 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1141)
        (expr_list:REG_DEAD (reg/v:SF 310 [ tmp ])
            (nil))))

(debug_insn 134 133 135 4 (var_location:SF tmp (reg/v:SF 323 [ tmp ])) ../src/izp-gaussian.c:218 -1
     (nil))

(insn 135 134 136 4 (set (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:219 110 {*movsf_internal}
     (nil))

(insn 136 135 137 4 (set (reg:SF 1143)
        (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:219 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 137 136 138 4 (set (reg/v:SF 336 [ tmp ])
        (plus:SF (reg:SF 1143)
            (reg/v:SF 323 [ tmp ]))) ../src/izp-gaussian.c:219 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1143)
        (expr_list:REG_DEAD (reg/v:SF 323 [ tmp ])
            (nil))))

(debug_insn 138 137 139 4 (var_location:SF tmp (reg/v:SF 336 [ tmp ])) ../src/izp-gaussian.c:219 -1
     (nil))

(insn 139 138 140 4 (set (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:222 110 {*movsf_internal}
     (nil))

(insn 140 139 141 4 (set (reg:SF 1145)
        (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))) ../src/izp-gaussian.c:222 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 141 140 142 4 (set (reg/v:SF 344 [ tmp ])
        (plus:SF (reg:SF 1145)
            (reg/v:SF 336 [ tmp ]))) ../src/izp-gaussian.c:222 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1145)
        (expr_list:REG_DEAD (reg/v:SF 336 [ tmp ])
            (nil))))

(debug_insn 142 141 143 4 (var_location:SF tmp (reg/v:SF 344 [ tmp ])) ../src/izp-gaussian.c:222 -1
     (nil))

(insn 143 142 144 4 (set (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:223 110 {*movsf_internal}
     (nil))

(insn 144 143 145 4 (set (reg:SF 1147)
        (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:223 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 145 144 146 4 (set (reg/v:SF 356 [ tmp ])
        (plus:SF (reg:SF 1147)
            (reg/v:SF 344 [ tmp ]))) ../src/izp-gaussian.c:223 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1147)
        (expr_list:REG_DEAD (reg/v:SF 344 [ tmp ])
            (nil))))

(debug_insn 146 145 147 4 (var_location:SF tmp (reg/v:SF 356 [ tmp ])) ../src/izp-gaussian.c:223 -1
     (nil))

(insn 147 146 148 4 (set (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:224 110 {*movsf_internal}
     (nil))

(insn 148 147 149 4 (set (reg:SF 1149)
        (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:224 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 149 148 150 4 (set (reg/v:SF 368 [ tmp ])
        (plus:SF (reg:SF 1149)
            (reg/v:SF 356 [ tmp ]))) ../src/izp-gaussian.c:224 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1149)
        (expr_list:REG_DEAD (reg/v:SF 356 [ tmp ])
            (nil))))

(debug_insn 150 149 151 4 (var_location:SF tmp (reg/v:SF 368 [ tmp ])) ../src/izp-gaussian.c:224 -1
     (nil))

(insn 151 150 152 4 (set (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:225 110 {*movsf_internal}
     (nil))

(insn 152 151 153 4 (set (reg:SF 1151)
        (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:225 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 153 152 154 4 (set (reg/v:SF 379 [ tmp ])
        (plus:SF (reg:SF 1151)
            (reg/v:SF 368 [ tmp ]))) ../src/izp-gaussian.c:225 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1151)
        (expr_list:REG_DEAD (reg/v:SF 368 [ tmp ])
            (nil))))

(debug_insn 154 153 155 4 (var_location:SF tmp (reg/v:SF 379 [ tmp ])) ../src/izp-gaussian.c:225 -1
     (nil))

(insn 155 154 156 4 (set (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:226 110 {*movsf_internal}
     (nil))

(insn 156 155 157 4 (set (reg:SF 1153)
        (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:226 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 157 156 158 4 (set (reg/v:SF 391 [ tmp ])
        (plus:SF (reg:SF 1153)
            (reg/v:SF 379 [ tmp ]))) ../src/izp-gaussian.c:226 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1153)
        (expr_list:REG_DEAD (reg/v:SF 379 [ tmp ])
            (nil))))

(debug_insn 158 157 159 4 (var_location:SF tmp (reg/v:SF 391 [ tmp ])) ../src/izp-gaussian.c:226 -1
     (nil))

(insn 159 158 160 4 (set (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:227 110 {*movsf_internal}
     (nil))

(insn 160 159 161 4 (set (reg:SF 1155)
        (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:227 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 161 160 162 4 (set (reg/v:SF 403 [ tmp ])
        (plus:SF (reg:SF 1155)
            (reg/v:SF 391 [ tmp ]))) ../src/izp-gaussian.c:227 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1155)
        (expr_list:REG_DEAD (reg/v:SF 391 [ tmp ])
            (nil))))

(debug_insn 162 161 163 4 (var_location:SF tmp (reg/v:SF 403 [ tmp ])) ../src/izp-gaussian.c:227 -1
     (nil))

(insn 163 162 164 4 (set (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:228 110 {*movsf_internal}
     (nil))

(insn 164 163 165 4 (set (reg:SF 1157)
        (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:228 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 165 164 166 4 (set (reg/v:SF 415 [ tmp ])
        (plus:SF (reg:SF 1157)
            (reg/v:SF 403 [ tmp ]))) ../src/izp-gaussian.c:228 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1157)
        (expr_list:REG_DEAD (reg/v:SF 403 [ tmp ])
            (nil))))

(debug_insn 166 165 167 4 (var_location:SF tmp (reg/v:SF 415 [ tmp ])) ../src/izp-gaussian.c:228 -1
     (nil))

(insn 167 166 168 4 (set (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:231 110 {*movsf_internal}
     (nil))

(insn 168 167 169 4 (set (reg:SF 1159)
        (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))) ../src/izp-gaussian.c:231 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 169 168 170 4 (set (reg/v:SF 423 [ tmp ])
        (plus:SF (reg:SF 1159)
            (reg/v:SF 415 [ tmp ]))) ../src/izp-gaussian.c:231 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1159)
        (expr_list:REG_DEAD (reg/v:SF 415 [ tmp ])
            (nil))))

(debug_insn 170 169 171 4 (var_location:SF tmp (reg/v:SF 423 [ tmp ])) ../src/izp-gaussian.c:231 -1
     (nil))

(insn 171 170 172 4 (set (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:232 110 {*movsf_internal}
     (nil))

(insn 172 171 173 4 (set (reg:SF 1161)
        (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:232 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 173 172 174 4 (set (reg/v:SF 436 [ tmp ])
        (plus:SF (reg:SF 1161)
            (reg/v:SF 423 [ tmp ]))) ../src/izp-gaussian.c:232 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1161)
        (expr_list:REG_DEAD (reg/v:SF 423 [ tmp ])
            (nil))))

(debug_insn 174 173 175 4 (var_location:SF tmp (reg/v:SF 436 [ tmp ])) ../src/izp-gaussian.c:232 -1
     (nil))

(insn 175 174 176 4 (set (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:233 110 {*movsf_internal}
     (nil))

(insn 176 175 177 4 (set (reg:SF 1163)
        (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:233 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 177 176 178 4 (set (reg/v:SF 449 [ tmp ])
        (plus:SF (reg:SF 1163)
            (reg/v:SF 436 [ tmp ]))) ../src/izp-gaussian.c:233 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1163)
        (expr_list:REG_DEAD (reg/v:SF 436 [ tmp ])
            (nil))))

(debug_insn 178 177 179 4 (var_location:SF tmp (reg/v:SF 449 [ tmp ])) ../src/izp-gaussian.c:233 -1
     (nil))

(insn 179 178 180 4 (set (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:234 110 {*movsf_internal}
     (nil))

(insn 180 179 181 4 (set (reg:SF 1165)
        (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:234 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 181 180 182 4 (set (reg/v:SF 461 [ tmp ])
        (plus:SF (reg:SF 1165)
            (reg/v:SF 449 [ tmp ]))) ../src/izp-gaussian.c:234 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1165)
        (expr_list:REG_DEAD (reg/v:SF 449 [ tmp ])
            (nil))))

(debug_insn 182 181 183 4 (var_location:SF tmp (reg/v:SF 461 [ tmp ])) ../src/izp-gaussian.c:234 -1
     (nil))

(insn 183 182 184 4 (set (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:235 110 {*movsf_internal}
     (nil))

(insn 184 183 185 4 (set (reg:SF 1167)
        (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:235 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 185 184 186 4 (set (reg/v:SF 474 [ tmp ])
        (plus:SF (reg:SF 1167)
            (reg/v:SF 461 [ tmp ]))) ../src/izp-gaussian.c:235 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1167)
        (expr_list:REG_DEAD (reg/v:SF 461 [ tmp ])
            (nil))))

(debug_insn 186 185 187 4 (var_location:SF tmp (reg/v:SF 474 [ tmp ])) ../src/izp-gaussian.c:235 -1
     (nil))

(insn 187 186 188 4 (set (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:236 110 {*movsf_internal}
     (nil))

(insn 188 187 189 4 (set (reg:SF 1169)
        (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:236 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 189 188 190 4 (set (reg/v:SF 487 [ tmp ])
        (plus:SF (reg:SF 1169)
            (reg/v:SF 474 [ tmp ]))) ../src/izp-gaussian.c:236 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1169)
        (expr_list:REG_DEAD (reg/v:SF 474 [ tmp ])
            (nil))))

(debug_insn 190 189 191 4 (var_location:SF tmp (reg/v:SF 487 [ tmp ])) ../src/izp-gaussian.c:236 -1
     (nil))

(insn 191 190 192 4 (set (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:237 110 {*movsf_internal}
     (nil))

(insn 192 191 193 4 (set (reg:SF 1171)
        (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:237 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 193 192 194 4 (set (reg/v:SF 500 [ tmp ])
        (plus:SF (reg:SF 1171)
            (reg/v:SF 487 [ tmp ]))) ../src/izp-gaussian.c:237 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1171)
        (expr_list:REG_DEAD (reg/v:SF 487 [ tmp ])
            (nil))))

(debug_insn 194 193 195 4 (var_location:SF tmp (reg/v:SF 500 [ tmp ])) ../src/izp-gaussian.c:237 -1
     (nil))

(insn 195 194 196 4 (set (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:240 110 {*movsf_internal}
     (nil))

(insn 196 195 197 4 (set (reg:SF 1173)
        (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))) ../src/izp-gaussian.c:240 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 197 196 198 4 (set (reg/v:SF 508 [ tmp ])
        (plus:SF (reg:SF 1173)
            (reg/v:SF 500 [ tmp ]))) ../src/izp-gaussian.c:240 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1173)
        (expr_list:REG_DEAD (reg/v:SF 500 [ tmp ])
            (nil))))

(debug_insn 198 197 199 4 (var_location:SF tmp (reg/v:SF 508 [ tmp ])) ../src/izp-gaussian.c:240 -1
     (nil))

(insn 199 198 200 4 (set (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:241 110 {*movsf_internal}
     (nil))

(insn 200 199 201 4 (set (reg:SF 1175)
        (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:241 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 201 200 202 4 (set (reg/v:SF 521 [ tmp ])
        (plus:SF (reg:SF 1175)
            (reg/v:SF 508 [ tmp ]))) ../src/izp-gaussian.c:241 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1175)
        (expr_list:REG_DEAD (reg/v:SF 508 [ tmp ])
            (nil))))

(debug_insn 202 201 203 4 (var_location:SF tmp (reg/v:SF 521 [ tmp ])) ../src/izp-gaussian.c:241 -1
     (nil))

(insn 203 202 204 4 (set (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:242 110 {*movsf_internal}
     (nil))

(insn 204 203 205 4 (set (reg:SF 1177)
        (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:242 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 205 204 206 4 (set (reg/v:SF 534 [ tmp ])
        (plus:SF (reg:SF 1177)
            (reg/v:SF 521 [ tmp ]))) ../src/izp-gaussian.c:242 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1177)
        (expr_list:REG_DEAD (reg/v:SF 521 [ tmp ])
            (nil))))

(debug_insn 206 205 207 4 (var_location:SF tmp (reg/v:SF 534 [ tmp ])) ../src/izp-gaussian.c:242 -1
     (nil))

(insn 207 206 208 4 (set (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:243 110 {*movsf_internal}
     (nil))

(insn 208 207 209 4 (set (reg:SF 1179)
        (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:243 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 209 208 210 4 (set (reg/v:SF 546 [ tmp ])
        (plus:SF (reg:SF 1179)
            (reg/v:SF 534 [ tmp ]))) ../src/izp-gaussian.c:243 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1179)
        (expr_list:REG_DEAD (reg/v:SF 534 [ tmp ])
            (nil))))

(debug_insn 210 209 211 4 (var_location:SF tmp (reg/v:SF 546 [ tmp ])) ../src/izp-gaussian.c:243 -1
     (nil))

(insn 211 210 212 4 (set (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:244 110 {*movsf_internal}
     (nil))

(insn 212 211 213 4 (set (reg:SF 1181)
        (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:244 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 213 212 214 4 (set (reg/v:SF 559 [ tmp ])
        (plus:SF (reg:SF 1181)
            (reg/v:SF 546 [ tmp ]))) ../src/izp-gaussian.c:244 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1181)
        (expr_list:REG_DEAD (reg/v:SF 546 [ tmp ])
            (nil))))

(debug_insn 214 213 215 4 (var_location:SF tmp (reg/v:SF 559 [ tmp ])) ../src/izp-gaussian.c:244 -1
     (nil))

(insn 215 214 216 4 (set (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:245 110 {*movsf_internal}
     (nil))

(insn 216 215 217 4 (set (reg:SF 1183)
        (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:245 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 217 216 218 4 (set (reg/v:SF 572 [ tmp ])
        (plus:SF (reg:SF 1183)
            (reg/v:SF 559 [ tmp ]))) ../src/izp-gaussian.c:245 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1183)
        (expr_list:REG_DEAD (reg/v:SF 559 [ tmp ])
            (nil))))

(debug_insn 218 217 219 4 (var_location:SF tmp (reg/v:SF 572 [ tmp ])) ../src/izp-gaussian.c:245 -1
     (nil))

(insn 219 218 220 4 (set (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:246 110 {*movsf_internal}
     (nil))

(insn 220 219 221 4 (set (reg:SF 1185)
        (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:246 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 221 220 222 4 (set (reg/v:SF 585 [ tmp ])
        (plus:SF (reg:SF 1185)
            (reg/v:SF 572 [ tmp ]))) ../src/izp-gaussian.c:246 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1185)
        (expr_list:REG_DEAD (reg/v:SF 572 [ tmp ])
            (nil))))

(debug_insn 222 221 223 4 (var_location:SF tmp (reg/v:SF 585 [ tmp ])) ../src/izp-gaussian.c:246 -1
     (nil))

(insn 223 222 224 4 (set (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:249 110 {*movsf_internal}
     (nil))

(insn 224 223 225 4 (set (reg:SF 1187)
        (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))) ../src/izp-gaussian.c:249 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
        (nil)))

(insn 225 224 226 4 (set (reg/v:SF 593 [ tmp ])
        (plus:SF (reg:SF 1187)
            (reg/v:SF 585 [ tmp ]))) ../src/izp-gaussian.c:249 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1187)
        (expr_list:REG_DEAD (reg/v:SF 585 [ tmp ])
            (nil))))

(debug_insn 226 225 227 4 (var_location:SF tmp (reg/v:SF 593 [ tmp ])) ../src/izp-gaussian.c:249 -1
     (nil))

(insn 227 226 228 4 (set (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:250 110 {*movsf_internal}
     (nil))

(insn 228 227 229 4 (set (reg:SF 1189)
        (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:250 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
        (nil)))

(insn 229 228 230 4 (set (reg/v:SF 606 [ tmp ])
        (plus:SF (reg:SF 1189)
            (reg/v:SF 593 [ tmp ]))) ../src/izp-gaussian.c:250 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1189)
        (expr_list:REG_DEAD (reg/v:SF 593 [ tmp ])
            (nil))))

(debug_insn 230 229 231 4 (var_location:SF tmp (reg/v:SF 606 [ tmp ])) ../src/izp-gaussian.c:250 -1
     (nil))

(insn 231 230 232 4 (set (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:251 110 {*movsf_internal}
     (nil))

(insn 232 231 233 4 (set (reg:SF 1191)
        (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:251 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
        (nil)))

(insn 233 232 234 4 (set (reg/v:SF 619 [ tmp ])
        (plus:SF (reg:SF 1191)
            (reg/v:SF 606 [ tmp ]))) ../src/izp-gaussian.c:251 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1191)
        (expr_list:REG_DEAD (reg/v:SF 606 [ tmp ])
            (nil))))

(debug_insn 234 233 235 4 (var_location:SF tmp (reg/v:SF 619 [ tmp ])) ../src/izp-gaussian.c:251 -1
     (nil))

(insn 235 234 236 4 (set (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:252 110 {*movsf_internal}
     (nil))

(insn 236 235 237 4 (set (reg:SF 1193)
        (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:252 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
        (nil)))

(insn 237 236 238 4 (set (reg/v:SF 631 [ tmp ])
        (plus:SF (reg:SF 1193)
            (reg/v:SF 619 [ tmp ]))) ../src/izp-gaussian.c:252 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1193)
        (expr_list:REG_DEAD (reg/v:SF 619 [ tmp ])
            (nil))))

(debug_insn 238 237 239 4 (var_location:SF tmp (reg/v:SF 631 [ tmp ])) ../src/izp-gaussian.c:252 -1
     (nil))

(insn 239 238 240 4 (set (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:253 110 {*movsf_internal}
     (nil))

(insn 240 239 241 4 (set (reg:SF 1195)
        (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:253 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
        (nil)))

(insn 241 240 242 4 (set (reg/v:SF 644 [ tmp ])
        (plus:SF (reg:SF 1195)
            (reg/v:SF 631 [ tmp ]))) ../src/izp-gaussian.c:253 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1195)
        (expr_list:REG_DEAD (reg/v:SF 631 [ tmp ])
            (nil))))

(debug_insn 242 241 243 4 (var_location:SF tmp (reg/v:SF 644 [ tmp ])) ../src/izp-gaussian.c:253 -1
     (nil))

(insn 243 242 244 4 (set (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:254 110 {*movsf_internal}
     (nil))

(insn 244 243 245 4 (set (reg:SF 1197)
        (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:254 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
        (nil)))

(insn 245 244 247 4 (set (reg/v:SF 657 [ tmp ])
        (plus:SF (reg:SF 1197)
            (reg/v:SF 644 [ tmp ]))) ../src/izp-gaussian.c:254 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1197)
        (expr_list:REG_DEAD (reg/v:SF 644 [ tmp ])
            (nil))))

(debug_insn 247 245 248 4 (var_location:SF tmp (plus:SF (mult:SF (mem:SF (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (plus:DI (reg:DI 94 [ ivtmp.387 ])
                        (const_int 44 [0x2c]))) [0 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [0 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (reg/v:SF 657 [ tmp ]))) ../src/izp-gaussian.c:255 -1
     (nil))

(insn 248 247 249 4 (set (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:255 110 {*movsf_internal}
     (nil))

(insn 249 248 250 4 (set (reg:SF 1199)
        (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:255 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
        (nil)))

(insn 250 249 251 4 (set (reg:SF 1201)
        (plus:SF (reg:SF 1199)
            (reg/v:SF 657 [ tmp ]))) ../src/izp-gaussian.c:255 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 1199)
        (expr_list:REG_DEAD (reg/v:SF 657 [ tmp ])
            (nil))))

(insn 251 250 253 4 (set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (reg:SF 1201)) ../src/izp-gaussian.c:257 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 1201)
        (nil)))

(debug_insn 253 251 254 4 (var_location:SI j (debug_expr:SI D#1)) -1
     (nil))

(insn 254 253 256 4 (parallel [
            (set (reg:DI 94 [ ivtmp.387 ])
                (plus:DI (reg:DI 94 [ ivtmp.387 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:257 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 256 254 257 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 94 [ ivtmp.387 ])
            (reg:DI 1209 [ D.7956 ]))) ../src/izp-gaussian.c:192 7 {*cmpdi_1}
     (nil))

(jump_insn 257 256 268 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 255)
            (pc))) ../src/izp-gaussian.c:192 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 255)
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; rd  out 	(196)
0, 1, 2, 3, 4, 5, 6, 7, 11, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206


;; Succ edge  4 [91.0%]  (dfs_back)
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4 6) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u377(6){ }u378(7){ }u379(16){ }u380(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115
;; lr  def 	 17 [flags] 99 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 17 [flags] 99 114
;; live  kill	 17 [flags]
;; rd  in  	(197)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(3)
13, 32, 36
;; rd  kill	(15)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 32, 33, 36, 37

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
;; Pred edge  6 [9.0%] 
(code_label 268 257 258 5 5 "" [1 uses])

(note 258 268 259 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 261 5 (parallel [
            (set (reg/v:SI 114 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 261 259 262 5 (var_location:SI i (reg/v:SI 114 [ i ])) -1
     (nil))

(insn 262 261 263 5 (parallel [
            (set (reg:DI 99 [ ivtmp.450 ])
                (plus:DI (reg:DI 99 [ ivtmp.450 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 263 262 264 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ D.7347 ])
            (reg/v:SI 114 [ i ]))) ../src/izp-gaussian.c:191 6 {*cmpsi_1}
     (nil))

(jump_insn 264 263 265 5 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 295)
            (pc))) ../src/izp-gaussian.c:191 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 295)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; rd  out 	(194)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206


;; Succ edge  6 [91.0%]  (fallthru,dfs_back)
;; Succ edge  8 [9.0%]  (loop_exit)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u387(6){ }u388(7){ }u389(16){ }u390(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1099
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(196)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(1)
12
;; rd  kill	(11)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18

;; Pred edge  5 [91.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 265 264 266 6 3 "" [0 uses])

(note 266 265 267 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 267 266 269 6 (var_location:SI j (const_int 8 [0x8])) -1
     (nil))

(insn 269 267 270 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1099 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:192 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 270 269 271 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 268)
            (pc))) ../src/izp-gaussian.c:192 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 268)
;; End of basic block 6 -> ( 7 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; rd  out 	(196)
0, 1, 2, 3, 4, 5, 6, 7, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  5 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u393(6){ }u394(7){ }u395(16){ }u396(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 1098
;; lr  def 	 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099 1209 1210
;; live  gen 	 94 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
;; live  kill	
;; rd  in  	(196)
0, 1, 2, 3, 4, 5, 6, 7, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(15)
30, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98
;; rd  kill	(16)
30, 31, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98

;; Pred edge  6 [91.0%]  (fallthru)
(note 271 270 273 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 273 271 274 7 (set (reg/f:DI 1069 [ pretmp.352 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 40 [0x28])) [2 MEM[base: D.7970_92, offset: 40B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 274 273 275 7 (set (reg/f:DI 1070 [ pretmp.355 ])
        (mem/f:DI (reg/v/f:DI 1098 [ mat ]) [2 *mat_22(D)+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 275 274 276 7 (set (reg/f:DI 1071 [ pretmp.361 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 48 [0x30])) [2 MEM[base: D.7970_92, offset: 48B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 276 275 277 7 (set (reg/f:DI 1072 [ pretmp.361 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 8 [0x8])) [2 MEM[(float * *)mat_22(D) + 8B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 277 276 278 7 (set (reg/f:DI 1073 [ pretmp.364 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 56 [0x38])) [2 MEM[base: D.7970_92, offset: 56B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 278 277 279 7 (set (reg/f:DI 1074 [ pretmp.364 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 16 [0x10])) [2 MEM[(float * *)mat_22(D) + 16B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 279 278 280 7 (set (reg/f:DI 1075 [ pretmp.367 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 64 [0x40])) [2 MEM[base: D.7970_92, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 280 279 281 7 (set (reg/f:DI 1076 [ pretmp.367 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 24 [0x18])) [2 MEM[(float * *)mat_22(D) + 24B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 281 280 282 7 (set (reg/f:DI 1077 [ pretmp.370 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 72 [0x48])) [2 MEM[base: D.7970_92, offset: 72B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 282 281 283 7 (set (reg/f:DI 1078 [ pretmp.370 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 32 [0x20])) [2 MEM[(float * *)mat_22(D) + 32B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 283 282 284 7 (set (reg/f:DI 1079 [ pretmp.373 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 80 [0x50])) [2 MEM[base: D.7970_92, offset: 80B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 284 283 285 7 (set (reg/f:DI 1080 [ pretmp.373 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 40 [0x28])) [2 MEM[(float * *)mat_22(D) + 40B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 285 284 286 7 (set (reg/f:DI 1081 [ pretmp.376 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 88 [0x58])) [2 MEM[base: D.7970_92, offset: 88B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 286 285 38 7 (set (reg/f:DI 1082 [ pretmp.376 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 48 [0x30])) [2 MEM[(float * *)mat_22(D) + 48B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 38 286 295 7 (set (reg:DI 94 [ ivtmp.387 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099 1209 1210
;; rd  out 	(196)
0, 1, 2, 3, 4, 5, 6, 7, 12, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u411(6){ }u412(7){ }u413(16){ }u414(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(195)
0, 1, 2, 3, 4, 5, 6, 7, 13, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  5 [9.0%]  (loop_exit)
;; Pred edge  2 [9.0%] 
(code_label 295 38 296 8 1 "" [2 uses])

(note 296 295 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(195)
0, 1, 2, 3, 4, 5, 6, 7, 13, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_convolve1D (izp_convolve1D)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 14 (  1.6)


izp_convolve1D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={12d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r66={2d,11u} r70={2d,3u} r74={1d,2u} r77={1d,1u} r81={1d,2u} r89={1d,2u} r96={1d,2u} r106={1d,2u} r116={1d,2u} r220={1d,9u} r237={1d,1u} r238={1d,8u} r239={1d,2u} r240={1d,2u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} 
;;    total ref usage 182{70d,111u,1e} in 60{60 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
0[0,1] 1[1,1] 2[2,1] 4[3,1] 5[4,1] 6[5,1] 7[6,1] 16[7,1] 17[8,12] 20[20,1] 21[21,1] 22[22,1] 23[23,1] 24[24,1] 25[25,1] 26[26,1] 27[27,1] 28[28,1] 37[29,1] 38[30,1] 66[31,2] 70[33,2] 74[35,1] 77[36,1] 81[37,1] 89[38,1] 96[39,1] 106[40,1] 116[41,1] 220[42,1] 237[43,1] 238[44,1] 239[45,1] 240[46,1] 242[47,1] 243[48,1] 244[49,1] 245[50,1] 246[51,1] 248[52,1] 249[53,1] 250[54,1] 251[55,1] 252[56,1] 253[57,1] 254[58,1] 255[59,1] 256[60,1] 257[61,1] 258[62,1] 259[63,1] 260[64,1] 265[65,1] 266[66,1] 267[67,1] 268[68,1] 269[69,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(4){ }d4(5){ }d5(6){ }d6(7){ }d7(16){ }d20(20){ }d21(21){ }d22(22){ }d23(23){ }d24(24){ }d25(25){ }d26(26){ }d27(27){ }d28(28){ }d29(37){ }d30(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 6, 7, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
;; lr  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
0, 1, 2, 3, 4, 5, 6, 7, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d20(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 237 238 239 240
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 237 238 239 240
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
;; rd  gen 	(5)
19, 43, 44, 45, 46
;; rd  kill	(16)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 43, 44, 45, 46
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; rd  out 	(24)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 43, 44, 45, 46
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 4
;;      reg 5 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 5
;;      reg 4 { d3(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 6
;;      reg 1 { d1(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 7
;;      reg 2 { d2(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 17
;;      reg 240 { d46(bb 2 insn 7) }
;;   UD chains for insn luid 7 uid 18
;;      reg 17 { d19(bb 2 insn 17) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ d5(bb 0 insn -1) }u11(7){ d6(bb 0 insn -1) }u12(16){ d7(bb 0 insn -1) }u13(20){ d20(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 239 240
;; lr  def 	 17 [flags] 70 77 242 243 244 265 266 267 268 269
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  gen 	 70 77 242 243 244 265 266 267 268 269
;; live  kill	 17 [flags]
;; rd  in  	(24)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 43, 44, 45, 46
;; rd  gen 	(10)
34, 36, 47, 48, 49, 65, 66, 67, 68, 69
;; rd  kill	(23)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 33, 34, 36, 47, 48, 49, 65, 66, 67, 68, 69
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; rd  out 	(33)
0, 1, 2, 3, 4, 5, 6, 7, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 34, 36, 43, 44, 45, 46, 47, 48, 49, 65, 66, 67, 68, 69
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 20
;;      reg 240 { d46(bb 2 insn 7) }
;;   UD chains for insn luid 1 uid 21
;;      reg 242 { d47(bb 3 insn 20) }
;;   UD chains for insn luid 2 uid 22
;;      reg 243 { d48(bb 3 insn 21) }
;;   UD chains for insn luid 3 uid 23
;;      reg 244 { d49(bb 3 insn 22) }
;;   UD chains for insn luid 5 uid 78
;;      reg 239 { d45(bb 2 insn 6) }
;;   UD chains for insn luid 6 uid 79
;;      reg 265 { d65(bb 3 insn 78) }
;;   UD chains for insn luid 7 uid 80
;;      reg 266 { d66(bb 3 insn 79) }
;;   UD chains for insn luid 8 uid 81
;;      reg 267 { d67(bb 3 insn 80) }

( 4 7 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(6){ d5(bb 0 insn -1) }u23(7){ d6(bb 0 insn -1) }u24(16){ d7(bb 0 insn -1) }u25(20){ d20(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 220 238 268 269
;; lr  def 	 17 [flags] 66 74 81 89 96 106 116 245 246 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  gen 	 17 [flags] 66 74 81 89 96 106 116 245 246 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  kill	 17 [flags]
;; rd  in  	(60)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(23)
11, 32, 35, 37, 38, 39, 40, 41, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64
;; rd  kill	(35)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 31, 32, 35, 37, 38, 39, 40, 41, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 11, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 28
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;   UD chains for insn luid 2 uid 29
;;      reg 238 { d44(bb 2 insn 5) }
;;      reg 246 { d51(bb 4 insn 28) }
;;   UD chains for insn luid 3 uid 31
;;      reg 245 { d50(bb 4 insn 29) }
;;      reg 269 { d69(bb 3 insn 89) }
;;   eq_note reg 245 { }
;;   UD chains for insn luid 4 uid 32
;;      reg 74 { d35(bb 4 insn 31) }
;;   UD chains for insn luid 5 uid 33
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;   UD chains for insn luid 6 uid 34
;;      reg 238 { d44(bb 2 insn 5) }
;;      reg 249 { d53(bb 4 insn 33) }
;;   UD chains for insn luid 7 uid 35
;;      reg 74 { d35(bb 4 insn 31) }
;;      reg 248 { d52(bb 4 insn 34) }
;;   UD chains for insn luid 8 uid 36
;;      reg 81 { d37(bb 4 insn 35) }
;;   UD chains for insn luid 9 uid 37
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;   UD chains for insn luid 10 uid 38
;;      reg 238 { d44(bb 2 insn 5) }
;;      reg 251 { d55(bb 4 insn 37) }
;;   UD chains for insn luid 11 uid 39
;;      reg 81 { d37(bb 4 insn 35) }
;;      reg 250 { d54(bb 4 insn 38) }
;;   UD chains for insn luid 12 uid 40
;;      reg 89 { d38(bb 4 insn 39) }
;;   UD chains for insn luid 13 uid 41
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;   UD chains for insn luid 14 uid 42
;;      reg 238 { d44(bb 2 insn 5) }
;;      reg 253 { d57(bb 4 insn 41) }
;;   UD chains for insn luid 15 uid 43
;;      reg 89 { d38(bb 4 insn 39) }
;;      reg 252 { d56(bb 4 insn 42) }
;;   UD chains for insn luid 16 uid 44
;;      reg 96 { d39(bb 4 insn 43) }
;;   UD chains for insn luid 17 uid 45
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;   UD chains for insn luid 18 uid 46
;;      reg 238 { d44(bb 2 insn 5) }
;;      reg 255 { d59(bb 4 insn 45) }
;;   UD chains for insn luid 19 uid 47
;;      reg 96 { d39(bb 4 insn 43) }
;;      reg 254 { d58(bb 4 insn 46) }
;;   UD chains for insn luid 20 uid 48
;;      reg 106 { d40(bb 4 insn 47) }
;;   UD chains for insn luid 21 uid 49
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;   UD chains for insn luid 22 uid 50
;;      reg 238 { d44(bb 2 insn 5) }
;;      reg 257 { d61(bb 4 insn 49) }
;;   UD chains for insn luid 23 uid 51
;;      reg 106 { d40(bb 4 insn 47) }
;;      reg 256 { d60(bb 4 insn 50) }
;;   UD chains for insn luid 24 uid 53
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 116 { d41(bb 4 insn 51) }
;;      reg 220 { d42(bb 7 insn 77) }
;;      reg 238 { d44(bb 2 insn 5) }
;;   UD chains for insn luid 25 uid 54
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;   UD chains for insn luid 26 uid 55
;;      reg 238 { d44(bb 2 insn 5) }
;;      reg 259 { d63(bb 4 insn 54) }
;;   UD chains for insn luid 27 uid 56
;;      reg 116 { d41(bb 4 insn 51) }
;;      reg 258 { d62(bb 4 insn 55) }
;;   UD chains for insn luid 28 uid 57
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;      reg 220 { d42(bb 7 insn 77) }
;;      reg 260 { d64(bb 4 insn 56) }
;;   UD chains for insn luid 30 uid 60
;;      reg 66 { d32(bb 4 insn 60) d31(bb 7 insn 10) }
;;   UD chains for insn luid 31 uid 62
;;      reg 66 { d32(bb 4 insn 60) }
;;      reg 268 { d68(bb 3 insn 81) }
;;   UD chains for insn luid 32 uid 63
;;      reg 17 { d11(bb 4 insn 62) }

( 4 6 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u85(6){ d5(bb 0 insn -1) }u86(7){ d6(bb 0 insn -1) }u87(16){ d7(bb 0 insn -1) }u88(20){ d20(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77
;; lr  def 	 17 [flags] 70
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 17 [flags] 70
;; live  kill	 17 [flags]
;; rd  in  	(59)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(2)
13, 33
;; rd  kill	(14)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 33, 34
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; rd  out 	(57)
0, 1, 2, 3, 4, 5, 6, 7, 13, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 67
;;      reg 70 { d34(bb 3 insn 11) d33(bb 5 insn 67) }
;;   UD chains for insn luid 2 uid 68
;;      reg 70 { d33(bb 5 insn 67) }
;;      reg 77 { d36(bb 3 insn 23) }
;;   UD chains for insn luid 3 uid 69
;;      reg 17 { d13(bb 5 insn 68) }

( 5 3 )->[6]->( 7 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u93(6){ d5(bb 0 insn -1) }u94(7){ d6(bb 0 insn -1) }u95(16){ d7(bb 0 insn -1) }u96(20){ d20(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 239
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(1)
12
;; rd  kill	(12)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 74
;;      reg 239 { d45(bb 2 insn 6) }
;;   UD chains for insn luid 2 uid 75
;;      reg 17 { d12(bb 6 insn 74) }

( 6 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u99(6){ d5(bb 0 insn -1) }u100(7){ d6(bb 0 insn -1) }u101(16){ d7(bb 0 insn -1) }u102(20){ d20(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 237
;; lr  def 	 66 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 66 220
;; live  kill	
;; rd  in  	(58)
0, 1, 2, 3, 4, 5, 6, 7, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(2)
31, 42
;; rd  kill	(3)
31, 32, 42
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 77
;;      reg 70 { d34(bb 3 insn 11) d33(bb 5 insn 67) }
;;      reg 237 { d43(bb 2 insn 4) }

( 5 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u105(6){ d5(bb 0 insn -1) }u106(7){ d6(bb 0 insn -1) }u107(16){ d7(bb 0 insn -1) }u108(20){ d20(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u109(6){ d5(bb 0 insn -1) }u110(7){ d6(bb 0 insn -1) }u111(20){ d20(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;;  UD chains for artificial uses
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d20(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 27 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
Processing use of (reg 17 flags) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 239 [ cols ]) in insn 74:
  Adding insn 6 to worklist
Processing use of (reg 1 dx) in insn 6:
Processing use of (reg 17 flags) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 70 [ ivtmp.544 ]) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 77 [ D.8076 ]) in insn 68:
  Adding insn 23 to worklist
Processing use of (reg 244) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 243) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 242) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 240 [ rows ]) in insn 20:
  Adding insn 7 to worklist
Processing use of (reg 2 cx) in insn 7:
Processing use of (reg 70 [ ivtmp.544 ]) in insn 67:
  Adding insn 11 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 57:
  Adding insn 60 to worklist
  Adding insn 10 to worklist
Processing use of (reg 220 [ pretmp.516 ]) in insn 57:
  Adding insn 77 to worklist
Processing use of (reg 260) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 116 [ tmp ]) in insn 56:
  Adding insn 51 to worklist
Processing use of (reg 258) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 238 [ vec ]) in insn 55:
  Adding insn 5 to worklist
Processing use of (reg 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 54:
Processing use of (reg 220 [ pretmp.516 ]) in insn 54:
Processing use of (reg 4 si) in insn 5:
Processing use of (reg 106 [ tmp ]) in insn 51:
  Adding insn 47 to worklist
Processing use of (reg 256) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 238 [ vec ]) in insn 50:
Processing use of (reg 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 49:
Processing use of (reg 220 [ pretmp.516 ]) in insn 49:
Processing use of (reg 96 [ tmp ]) in insn 47:
  Adding insn 43 to worklist
Processing use of (reg 254) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 238 [ vec ]) in insn 46:
Processing use of (reg 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 45:
Processing use of (reg 220 [ pretmp.516 ]) in insn 45:
Processing use of (reg 89 [ tmp ]) in insn 43:
  Adding insn 39 to worklist
Processing use of (reg 252) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 238 [ vec ]) in insn 42:
Processing use of (reg 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 41:
Processing use of (reg 220 [ pretmp.516 ]) in insn 41:
Processing use of (reg 81 [ tmp ]) in insn 39:
  Adding insn 35 to worklist
Processing use of (reg 250) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 238 [ vec ]) in insn 38:
Processing use of (reg 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 37:
Processing use of (reg 220 [ pretmp.516 ]) in insn 37:
Processing use of (reg 74 [ tmp ]) in insn 35:
  Adding insn 31 to worklist
Processing use of (reg 248) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 238 [ vec ]) in insn 34:
Processing use of (reg 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 33:
Processing use of (reg 220 [ pretmp.516 ]) in insn 33:
Processing use of (reg 245) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 269) in insn 31:
  Adding insn 89 to worklist
Processing use of (reg 238 [ vec ]) in insn 29:
Processing use of (reg 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 28:
Processing use of (reg 220 [ pretmp.516 ]) in insn 28:
Processing use of (reg 70 [ ivtmp.544 ]) in insn 77:
Processing use of (reg 237 [ image ]) in insn 77:
  Adding insn 4 to worklist
Processing use of (reg 5 di) in insn 4:
Processing use of (reg 66 [ ivtmp.531 ]) in insn 60:
Processing use of (reg 17 flags) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 66 [ ivtmp.531 ]) in insn 62:
Processing use of (reg 268 [ D.8064 ]) in insn 62:
  Adding insn 81 to worklist
Processing use of (reg 267) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 266) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 265) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 239 [ cols ]) in insn 78:
Processing use of (reg 17 flags) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 240 [ rows ]) in insn 17:


izp_convolve1D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={12d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r66={2d,11u} r70={2d,3u} r74={1d,2u} r77={1d,1u} r81={1d,2u} r89={1d,2u} r96={1d,2u} r106={1d,2u} r116={1d,2u} r220={1d,9u} r237={1d,1u} r238={1d,8u} r239={1d,2u} r240={1d,2u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u,1e} r246={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} 
;;    total ref usage 182{70d,111u,1e} in 60{60 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
0[0,1] 1[1,1] 2[2,1] 4[3,1] 5[4,1] 6[5,1] 7[6,1] 16[7,1] 17[8,12] 20[20,1] 21[21,1] 22[22,1] 23[23,1] 24[24,1] 25[25,1] 26[26,1] 27[27,1] 28[28,1] 37[29,1] 38[30,1] 66[31,2] 70[33,2] 74[35,1] 77[36,1] 81[37,1] 89[38,1] 96[39,1] 106[40,1] 116[41,1] 220[42,1] 237[43,1] 238[44,1] 239[45,1] 240[46,1] 242[47,1] 243[48,1] 244[49,1] 245[50,1] 246[51,1] 248[52,1] 249[53,1] 250[54,1] 251[55,1] 252[56,1] 253[57,1] 254[58,1] 255[59,1] 256[60,1] 257[61,1] 258[62,1] 259[63,1] 260[64,1] 265[65,1] 266[66,1] 267[67,1] 268[68,1] 269[69,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 237 238 239 240
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 237 238 239 240
;; live  kill	
;; rd  in  	(19)
0, 1, 2, 3, 4, 5, 6, 7, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30
;; rd  gen 	(5)
19, 43, 44, 45, 46
;; rd  kill	(16)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 43, 44, 45, 46

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 12 5 2 (set (reg/v/f:DI 237 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:263 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 5 4 6 2 (set (reg/v/f:DI 238 [ vec ])
        (reg:DI 4 si [ vec ])) ../src/izp-gaussian.c:263 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ vec ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 239 [ cols ])
        (reg:SI 1 dx [ cols ])) ../src/izp-gaussian.c:263 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ cols ])
        (nil)))

(insn 7 6 9 2 (set (reg/v:SI 240 [ rows ])
        (reg:SI 2 cx [ rows ])) ../src/izp-gaussian.c:263 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ rows ])
        (nil)))

(note 9 7 14 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 14 9 16 2 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:265 -1
     (nil))

(debug_insn 16 14 17 2 (var_location:SI i (const_int 8 [0x8])) -1
     (nil))

(insn 17 16 18 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 240 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:267 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 86)
            (pc))) ../src/izp-gaussian.c:267 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 86)
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; rd  out 	(24)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 43, 44, 45, 46


;; Succ edge  3 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 239 240
;; lr  def 	 17 [flags] 70 77 242 243 244 265 266 267 268 269
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  gen 	 70 77 242 243 244 265 266 267 268 269
;; live  kill	 17 [flags]
;; rd  in  	(24)
0, 1, 2, 3, 4, 5, 6, 7, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 43, 44, 45, 46
;; rd  gen 	(10)
34, 36, 47, 48, 49, 65, 66, 67, 68, 69
;; rd  kill	(23)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 33, 34, 36, 47, 48, 49, 65, 66, 67, 68, 69

;; Pred edge  2 [91.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 (parallel [
            (set (reg:SI 242)
                (plus:SI (reg/v:SI 240 [ rows ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 252 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 240 [ rows ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 21 20 22 3 (set (reg:DI 243)
        (zero_extend:DI (reg:SI 242))) ../src/izp-gaussian.c:262 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 242)
        (nil)))

(insn 22 21 23 3 (parallel [
            (set (reg:DI 244)
                (plus:DI (reg:DI 243)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 243)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 23 22 11 3 (parallel [
            (set (reg:DI 77 [ D.8076 ])
                (ashift:DI (reg:DI 244)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 244)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 11 23 78 3 (set (reg:DI 70 [ ivtmp.544 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:262 62 {*movdi_internal_rex64}
     (nil))

(insn 78 11 79 3 (parallel [
            (set (reg:SI 265)
                (plus:SI (reg/v:SI 239 [ cols ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 79 78 80 3 (set (reg:DI 266)
        (zero_extend:DI (reg:SI 265))) ../src/izp-gaussian.c:262 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))

(insn 80 79 81 3 (parallel [
            (set (reg:DI 267)
                (plus:DI (reg:DI 266)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 266)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 81 80 89 3 (parallel [
            (set (reg:DI 268 [ D.8064 ])
                (ashift:DI (reg:DI 267)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 267)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 89 81 61 3 (set (reg:SF 269)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; rd  out 	(33)
0, 1, 2, 3, 4, 5, 6, 7, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 34, 36, 43, 44, 45, 46, 47, 48, 49, 65, 66, 67, 68, 69


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 220 238 268 269
;; lr  def 	 17 [flags] 66 74 81 89 96 106 116 245 246 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  gen 	 17 [flags] 66 74 81 89 96 106 116 245 246 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  kill	 17 [flags]
;; rd  in  	(60)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(23)
11, 32, 35, 37, 38, 39, 40, 41, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64
;; rd  kill	(35)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 31, 32, 35, 37, 38, 39, 40, 41, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64

;; Pred edge  4 [91.0%]  (dfs_back)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 61 89 26 4 11 "" [1 uses])

(note 26 61 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 27 26 28 4 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:269 -1
     (nil))

(insn 28 27 29 4 (set (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:271 110 {*movsf_internal}
     (nil))

(insn 29 28 31 4 (set (reg:SF 245)
        (mult:SF (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
            (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32]))) ../src/izp-gaussian.c:271 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
        (nil)))

(insn 31 29 32 4 (set (reg/v:SF 74 [ tmp ])
        (plus:SF (reg:SF 245)
            (reg:SF 269))) ../src/izp-gaussian.c:271 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 245)
        (expr_list:REG_EQUAL (plus:SF (reg:SF 245)
                (const_double:SF 0.0 [0x0.0p+0]))
            (nil))))

(debug_insn 32 31 33 4 (var_location:SF tmp (reg/v:SF 74 [ tmp ])) ../src/izp-gaussian.c:271 -1
     (nil))

(insn 33 32 34 4 (set (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:272 110 {*movsf_internal}
     (nil))

(insn 34 33 35 4 (set (reg:SF 248)
        (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:272 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
        (nil)))

(insn 35 34 36 4 (set (reg/v:SF 81 [ tmp ])
        (plus:SF (reg:SF 248)
            (reg/v:SF 74 [ tmp ]))) ../src/izp-gaussian.c:272 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 248)
        (expr_list:REG_DEAD (reg/v:SF 74 [ tmp ])
            (nil))))

(debug_insn 36 35 37 4 (var_location:SF tmp (reg/v:SF 81 [ tmp ])) ../src/izp-gaussian.c:272 -1
     (nil))

(insn 37 36 38 4 (set (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:273 110 {*movsf_internal}
     (nil))

(insn 38 37 39 4 (set (reg:SF 250)
        (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:273 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
        (nil)))

(insn 39 38 40 4 (set (reg/v:SF 89 [ tmp ])
        (plus:SF (reg:SF 250)
            (reg/v:SF 81 [ tmp ]))) ../src/izp-gaussian.c:273 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 250)
        (expr_list:REG_DEAD (reg/v:SF 81 [ tmp ])
            (nil))))

(debug_insn 40 39 41 4 (var_location:SF tmp (reg/v:SF 89 [ tmp ])) ../src/izp-gaussian.c:273 -1
     (nil))

(insn 41 40 42 4 (set (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:274 110 {*movsf_internal}
     (nil))

(insn 42 41 43 4 (set (reg:SF 252)
        (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:274 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
        (nil)))

(insn 43 42 44 4 (set (reg/v:SF 96 [ tmp ])
        (plus:SF (reg:SF 252)
            (reg/v:SF 89 [ tmp ]))) ../src/izp-gaussian.c:274 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 252)
        (expr_list:REG_DEAD (reg/v:SF 89 [ tmp ])
            (nil))))

(debug_insn 44 43 45 4 (var_location:SF tmp (reg/v:SF 96 [ tmp ])) ../src/izp-gaussian.c:274 -1
     (nil))

(insn 45 44 46 4 (set (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:275 110 {*movsf_internal}
     (nil))

(insn 46 45 47 4 (set (reg:SF 254)
        (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:275 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
        (nil)))

(insn 47 46 48 4 (set (reg/v:SF 106 [ tmp ])
        (plus:SF (reg:SF 254)
            (reg/v:SF 96 [ tmp ]))) ../src/izp-gaussian.c:275 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 254)
        (expr_list:REG_DEAD (reg/v:SF 96 [ tmp ])
            (nil))))

(debug_insn 48 47 49 4 (var_location:SF tmp (reg/v:SF 106 [ tmp ])) ../src/izp-gaussian.c:275 -1
     (nil))

(insn 49 48 50 4 (set (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:276 110 {*movsf_internal}
     (nil))

(insn 50 49 51 4 (set (reg:SF 256)
        (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:276 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
        (nil)))

(insn 51 50 53 4 (set (reg/v:SF 116 [ tmp ])
        (plus:SF (reg:SF 256)
            (reg/v:SF 106 [ tmp ]))) ../src/izp-gaussian.c:276 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 256)
        (expr_list:REG_DEAD (reg/v:SF 106 [ tmp ])
            (nil))))

(debug_insn 53 51 54 4 (var_location:SF tmp (plus:SF (mult:SF (mem:SF (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (plus:DI (reg:DI 66 [ ivtmp.531 ])
                        (const_int 44 [0x2c]))) [0 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [0 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (reg/v:SF 116 [ tmp ]))) ../src/izp-gaussian.c:277 -1
     (nil))

(insn 54 53 55 4 (set (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:277 110 {*movsf_internal}
     (nil))

(insn 55 54 56 4 (set (reg:SF 258)
        (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:277 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
        (nil)))

(insn 56 55 57 4 (set (reg:SF 260)
        (plus:SF (reg:SF 258)
            (reg/v:SF 116 [ tmp ]))) ../src/izp-gaussian.c:277 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 258)
        (expr_list:REG_DEAD (reg/v:SF 116 [ tmp ])
            (nil))))

(insn 57 56 59 4 (set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
        (reg:SF 260)) ../src/izp-gaussian.c:279 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 260)
        (nil)))

(debug_insn 59 57 60 4 (var_location:SI j (debug_expr:SI D#2)) -1
     (nil))

(insn 60 59 62 4 (parallel [
            (set (reg:DI 66 [ ivtmp.531 ])
                (plus:DI (reg:DI 66 [ ivtmp.531 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:279 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 62 60 63 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 66 [ ivtmp.531 ])
            (reg:DI 268 [ D.8064 ]))) ../src/izp-gaussian.c:268 7 {*cmpdi_1}
     (nil))

(jump_insn 63 62 73 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 61)
            (pc))) ../src/izp-gaussian.c:268 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 61)
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 11, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69


;; Succ edge  4 [91.0%]  (dfs_back)
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4 6) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77
;; lr  def 	 17 [flags] 70
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 17 [flags] 70
;; live  kill	 17 [flags]
;; rd  in  	(59)
0, 1, 2, 3, 4, 5, 6, 7, 11, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(2)
13, 33
;; rd  kill	(14)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 33, 34

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
;; Pred edge  6 [9.0%] 
(code_label 73 63 64 5 12 "" [1 uses])

(note 64 73 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 66 64 67 5 (var_location:SI i (debug_expr:SI D#3)) -1
     (nil))

(insn 67 66 68 5 (parallel [
            (set (reg:DI 70 [ ivtmp.544 ])
                (plus:DI (reg:DI 70 [ ivtmp.544 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:268 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 68 67 69 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 70 [ ivtmp.544 ])
            (reg:DI 77 [ D.8076 ]))) ../src/izp-gaussian.c:267 7 {*cmpdi_1}
     (nil))

(jump_insn 69 68 70 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 86)
            (pc))) ../src/izp-gaussian.c:267 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 86)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; rd  out 	(57)
0, 1, 2, 3, 4, 5, 6, 7, 13, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69


;; Succ edge  6 [91.0%]  (fallthru,dfs_back)
;; Succ edge  8 [9.0%]  (loop_exit)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u93(6){ }u94(7){ }u95(16){ }u96(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 239
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(1)
12
;; rd  kill	(12)
8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19

;; Pred edge  5 [91.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 70 69 71 6 10 "" [0 uses])

(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 72 71 74 6 (var_location:SI j (const_int 8 [0x8])) -1
     (nil))

(insn 74 72 75 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 239 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:268 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 75 74 76 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) ../src/izp-gaussian.c:268 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 73)
;; End of basic block 6 -> ( 7 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  5 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 237
;; lr  def 	 66 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239 268 269
;; live  gen 	 66 220
;; live  kill	
;; rd  in  	(58)
0, 1, 2, 3, 4, 5, 6, 7, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(2)
31, 42
;; rd  kill	(3)
31, 32, 42

;; Pred edge  6 [91.0%]  (fallthru)
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 10 7 (set (reg/f:DI 220 [ pretmp.516 ])
        (mem/f:DI (plus:DI (plus:DI (reg/v/f:DI 237 [ image ])
                    (reg:DI 70 [ ivtmp.544 ]))
                (const_int 64 [0x40])) [2 MEM[base: image_13(D), index: ivtmp.544_42, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:268 62 {*movdi_internal_rex64}
     (nil))

(insn 10 77 86 7 (set (reg:DI 66 [ ivtmp.531 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:262 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 237 238 239 268 269
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 12, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u105(6){ }u106(7){ }u107(16){ }u108(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  5 [9.0%]  (loop_exit)
;; Pred edge  2 [9.0%] 
(code_label 86 10 87 8 8 "" [2 uses])

(note 87 86 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(58)
0, 1, 2, 3, 4, 5, 6, 7, 13, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_extendImage (izp_extendImage)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 35 n_edges 53 count 53 (  1.5)


izp_extendImage

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={10d,7u} r1={7d,2u} r2={6d,1u} r4={11d,6u} r5={11d,6u} r6={1d,34u} r7={1d,39u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,33u} r17={83d,26u} r18={5d} r19={5d} r20={1d,34u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d,1u} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r115={3d,13u} r116={3d,7u} r125={2d,2u} r142={2d,2u} r148={2d,9u} r152={1d,6u} r157={1d,1u} r171={1d,1u} r199={2d,3u} r200={1d,5u} r202={1d,4u} r203={2d,4u} r210={2d,2u} r224={2d,2u} r226={2d,2u} r230={2d,4u} r238={1d,4u} r239={1d,1u} r240={2d,4u} r247={1d,2u} r248={1d,2u} r249={1d,3u} r250={4d,10u} r260={2d,2u,1e} r261={1d,1u} r262={1d,1u} r263={1d,1u} r265={1d,3u,1e} r268={1d,2u} r275={1d,1u} r276={1d,6u,1e} r277={1d,3u} r278={1d,5u,1e} r279={1d,4u,1e} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r296={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r311={1d,1u} r312={1d,1u,1e} r314={1d,1u} r317={1d,2u} r318={1d,1u} r319={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,2u} r332={1d,1u} r336={1d,2u,1e} r337={1d,1u,1e} r338={1d,1u} r342={1d,1u} r343={1d,1u} r348={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r355={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r362={1d,2u} r364={1d,1u} r365={1d,2u} r366={1d,1u} r367={1d,1u} r369={1d,2u} r370={1d,3u} r371={1d,1u} r372={1d,1u} r375={1d,1u} 
;;    total ref usage 842{449d,385u,8e} in 214{209 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331
0[0,10] 1[10,7] 2[17,6] 4[23,11] 5[34,11] 6[45,1] 7[46,1] 8[47,5] 9[52,5] 10[57,5] 11[62,5] 12[67,5] 13[72,5] 14[77,5] 15[82,5] 16[87,1] 17[88,83] 18[171,5] 19[176,5] 20[181,1] 21[182,6] 22[188,6] 23[194,6] 24[200,6] 25[206,6] 26[212,6] 27[218,6] 28[224,6] 29[230,5] 30[235,5] 31[240,5] 32[245,5] 33[250,5] 34[255,5] 35[260,5] 36[265,5] 37[270,6] 38[276,6] 39[282,5] 40[287,5] 45[292,5] 46[297,5] 47[302,5] 48[307,5] 49[312,5] 50[317,5] 51[322,5] 52[327,5] 115[332,3] 116[335,3] 125[338,2] 142[340,2] 148[342,2] 152[344,1] 157[345,1] 171[346,1] 199[347,2] 200[349,1] 202[350,1] 203[351,2] 210[353,2] 224[355,2] 226[357,2] 230[359,2] 238[361,1] 239[362,1] 240[363,2] 247[365,1] 248[366,1] 249[367,1] 250[368,4] 260[372,2] 261[374,1] 262[375,1] 263[376,1] 265[377,1] 268[378,1] 275[379,1] 276[380,1] 277[381,1] 278[382,1] 279[383,1] 280[384,1] 281[385,1] 282[386,1] 283[387,1] 284[388,1] 285[389,1] 286[390,1] 287[391,1] 288[392,1] 289[393,1] 291[394,1] 292[395,1] 293[396,1] 296[397,1] 298[398,1] 299[399,1] 300[400,1] 301[401,1] 302[402,1] 304[403,1] 305[404,1] 306[405,1] 307[406,1] 308[407,1] 311[408,1] 312[409,1] 314[410,1] 317[411,1] 318[412,1] 319[413,1] 323[414,1] 324[415,1] 325[416,1] 326[417,1] 327[418,1] 328[419,1] 329[420,1] 330[421,1] 331[422,1] 332[423,1] 336[424,1] 337[425,1] 338[426,1] 342[427,1] 343[428,1] 348[429,1] 350[430,1] 351[431,1] 352[432,1] 354[433,1] 355[434,1] 357[435,1] 358[436,1] 359[437,1] 360[438,1] 362[439,1] 364[440,1] 365[441,1] 366[442,1] 367[443,1] 369[444,1] 370[445,1] 371[446,1] 372[447,1] 375[448,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d16(1){ }d22(2){ }d33(4){ }d44(5){ }d45(6){ }d46(7){ }d87(16){ }d181(20){ }d187(21){ }d193(22){ }d199(23){ }d205(24){ }d211(25){ }d217(26){ }d223(27){ }d229(28){ }d275(37){ }d281(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
9, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281
;; rd  kill	(109)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 87, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281
;; lr  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; rd  out 	(19)
9, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d45(bb 0 insn -1) }u1(7){ d46(bb 0 insn -1) }u2(16){ d87(bb 0 insn -1) }u3(20){ d181(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  kill	 17 [flags]
;; rd  in  	(19)
9, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281
;; rd  gen 	(10)
167, 334, 337, 379, 380, 381, 382, 383, 384, 385
;; rd  kill	(13)
332, 333, 334, 335, 336, 337, 379, 380, 381, 382, 383, 384, 385
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; rd  out 	(29)
9, 16, 22, 33, 44, 45, 46, 87, 167, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 334, 337, 379, 380, 381, 382, 383, 384, 385
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 55
;;      reg 5 { d44(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 56
;;      reg 4 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 57
;;      reg 1 { d16(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 58
;;      reg 2 { d22(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 59
;;      reg 37 { d275(bb 0 insn -1) }
;;   UD chains for insn luid 5 uid 73
;;      reg 276 { d380(bb 2 insn 56) }
;;   UD chains for insn luid 6 uid 74
;;      reg 278 { d382(bb 2 insn 58) }
;;      reg 280 { d384(bb 2 insn 73) }
;;   eq_note reg 276 { }
;;   UD chains for insn luid 7 uid 75
;;      reg 277 { d381(bb 2 insn 57) }
;;   UD chains for insn luid 8 uid 76
;;      reg 115 { d334(bb 2 insn 75) }
;;      reg 279 { d383(bb 2 insn 59) }
;;   UD chains for insn luid 9 uid 77
;;      reg 278 { d382(bb 2 insn 58) }
;;   UD chains for insn luid 10 uid 78
;;      reg 116 { d337(bb 2 insn 77) }
;;   UD chains for insn luid 11 uid 79
;;      reg 281 { d385(bb 2 insn 78) }
;;   UD chains for insn luid 12 uid 80
;;      reg 17 { d167(bb 2 insn 79) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ d45(bb 0 insn -1) }u21(7){ d46(bb 0 insn -1) }u22(16){ d87(bb 0 insn -1) }u23(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 282 283
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 282 283
;; live  kill	 17 [flags]
;; rd  in  	(29)
9, 16, 22, 33, 44, 45, 46, 87, 167, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 334, 337, 379, 380, 381, 382, 383, 384, 385
;; rd  gen 	(5)
7, 333, 336, 386, 387
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 332, 333, 334, 335, 336, 337, 386, 387
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; rd  out 	(30)
7, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 336, 379, 380, 381, 382, 383, 384, 385, 386, 387
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 86
;;      reg 7 { d46(bb 0 insn -1) }
;;      reg 0 { d8(bb 3 insn 85) }
;;      reg 4 { d32(bb 3 insn 83) }
;;      reg 5 { d43(bb 3 insn 84) }
;;   UD chains for insn luid 5 uid 87
;;      reg 278 { d382(bb 2 insn 58) }
;;   UD chains for insn luid 6 uid 88
;;      reg 283 { d387(bb 3 insn 87) }
;;   eq_note reg 278 { }
;;   UD chains for insn luid 7 uid 89
;;      reg 282 { d386(bb 3 insn 88) }
;;   UD chains for insn luid 8 uid 90
;;      reg 116 { d336(bb 3 insn 89) }
;;      reg 278 { d382(bb 2 insn 58) }
;;   UD chains for insn luid 9 uid 91
;;      reg 279 { d383(bb 2 insn 59) }

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(6){ d45(bb 0 insn -1) }u36(7){ d46(bb 0 insn -1) }u37(16){ d87(bb 0 insn -1) }u38(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags] 284
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  gen 	 17 [flags] 284
;; live  kill	 17 [flags]
;; rd  in  	(34)
7, 9, 16, 22, 33, 44, 45, 46, 87, 167, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 334, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387
;; rd  gen 	(2)
162, 388
;; rd  kill	(1)
388
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; rd  out 	(35)
7, 9, 16, 22, 33, 44, 45, 46, 87, 162, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 334, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 94
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) }
;;   UD chains for insn luid 1 uid 95
;;      reg 284 { d388(bb 4 insn 94) }
;;   UD chains for insn luid 2 uid 96
;;      reg 17 { d162(bb 4 insn 95) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(6){ d45(bb 0 insn -1) }u43(7){ d46(bb 0 insn -1) }u44(16){ d87(bb 0 insn -1) }u45(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 285 286
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 285 286
;; live  kill	 17 [flags]
;; rd  in  	(35)
7, 9, 16, 22, 33, 44, 45, 46, 87, 162, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 334, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388
;; rd  gen 	(5)
5, 332, 335, 389, 390
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 332, 333, 334, 335, 336, 337, 389, 390
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; rd  out 	(33)
5, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 335, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 102
;;      reg 7 { d46(bb 0 insn -1) }
;;      reg 0 { d6(bb 5 insn 101) }
;;      reg 4 { d30(bb 5 insn 99) }
;;      reg 5 { d41(bb 5 insn 100) }
;;   UD chains for insn luid 5 uid 103
;;      reg 279 { d383(bb 2 insn 59) }
;;   UD chains for insn luid 6 uid 104
;;      reg 286 { d390(bb 5 insn 103) }
;;   eq_note reg 279 { }
;;   UD chains for insn luid 7 uid 105
;;      reg 285 { d389(bb 5 insn 104) }
;;   UD chains for insn luid 8 uid 106
;;      reg 115 { d332(bb 5 insn 105) }
;;      reg 279 { d383(bb 2 insn 59) }
;;   UD chains for insn luid 9 uid 107
;;      reg 278 { d382(bb 2 insn 58) }

( 4 5 )->[6]->( 21 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(6){ d45(bb 0 insn -1) }u58(7){ d46(bb 0 insn -1) }u59(16){ d87(bb 0 insn -1) }u60(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148 152 287 288 289 291 292 293 296
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 148 152 287 288 289 291 292 293 296
;; live  kill	 17 [flags]
;; rd  in  	(40)
5, 7, 9, 16, 22, 33, 44, 45, 46, 87, 162, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390
;; rd  gen 	(11)
3, 151, 342, 344, 391, 392, 393, 394, 395, 396, 397
;; rd  kill	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 342, 343, 344, 391, 392, 393, 394, 395, 396, 397
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; rd  out 	(47)
3, 16, 22, 33, 44, 45, 46, 87, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 110
;;      reg 116 { d337(bb 2 insn 77) d336(bb 3 insn 89) d335(bb 5 insn 107) }
;;   UD chains for insn luid 1 uid 111
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;   UD chains for insn luid 3 uid 113
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;   UD chains for insn luid 4 uid 114
;;      reg 287 { d391(bb 6 insn 113) }
;;   UD chains for insn luid 5 uid 115
;;      reg 288 { d392(bb 6 insn 114) }
;;   UD chains for insn luid 6 uid 116
;;      reg 289 { d393(bb 6 insn 115) }
;;   UD chains for insn luid 8 uid 118
;;      reg 7 { d46(bb 0 insn -1) }
;;      reg 4 { d28(bb 6 insn 116) }
;;      reg 5 { d39(bb 6 insn 117) }
;;   UD chains for insn luid 9 uid 119
;;      reg 0 { d4(bb 6 insn 118) }
;;   UD chains for insn luid 10 uid 121
;;      reg 148 { d342(bb 6 insn 119) }
;;   UD chains for insn luid 11 uid 122
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;      reg 116 { d337(bb 2 insn 77) d336(bb 3 insn 89) d335(bb 5 insn 107) }
;;   UD chains for insn luid 12 uid 123
;;      reg 291 { d394(bb 6 insn 122) }
;;   UD chains for insn luid 13 uid 124
;;      reg 292 { d395(bb 6 insn 123) }
;;   UD chains for insn luid 14 uid 125
;;      reg 293 { d396(bb 6 insn 124) }
;;   UD chains for insn luid 16 uid 127
;;      reg 7 { d46(bb 0 insn -1) }
;;      reg 4 { d26(bb 6 insn 125) }
;;      reg 5 { d37(bb 6 insn 126) }
;;   UD chains for insn luid 17 uid 128
;;      reg 0 { d3(bb 6 insn 127) }
;;   UD chains for insn luid 18 uid 130
;;      reg 152 { d344(bb 6 insn 128) }
;;   UD chains for insn luid 19 uid 131
;;      reg 152 { d344(bb 6 insn 128) }
;;   UD chains for insn luid 20 uid 132
;;      reg 17 { d152(bb 6 insn 131) }
;;   UD chains for insn luid 21 uid 133
;;      reg 296 { d397(bb 6 insn 132) }
;;   UD chains for insn luid 22 uid 134
;;      reg 17 { d151(bb 6 insn 133) }

( 6 )->[7]->( 8 21 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(6){ d45(bb 0 insn -1) }u87(7){ d46(bb 0 insn -1) }u88(16){ d87(bb 0 insn -1) }u89(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 17 [flags] 298
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 298
;; live  kill	
;; rd  in  	(47)
3, 16, 22, 33, 44, 45, 46, 87, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397
;; rd  gen 	(2)
149, 398
;; rd  kill	(1)
398
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; rd  out 	(48)
3, 16, 22, 33, 44, 45, 46, 87, 149, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 135
;;      reg 148 { d342(bb 6 insn 119) }
;;   UD chains for insn luid 1 uid 136
;;      reg 17 { d150(bb 7 insn 135) }
;;   UD chains for insn luid 2 uid 137
;;      reg 298 { d398(bb 7 insn 136) }
;;   UD chains for insn luid 3 uid 138
;;      reg 17 { d149(bb 7 insn 137) }

( 7 )->[8]->( 9 20 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u94(6){ d45(bb 0 insn -1) }u95(7){ d46(bb 0 insn -1) }u96(16){ d87(bb 0 insn -1) }u97(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(48)
3, 16, 22, 33, 44, 45, 46, 87, 149, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  gen 	(1)
148
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; rd  out 	(48)
3, 16, 22, 33, 44, 45, 46, 87, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 141
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;   UD chains for insn luid 2 uid 142
;;      reg 17 { d148(bb 8 insn 141) }

( 8 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u100(6){ d45(bb 0 insn -1) }u101(7){ d46(bb 0 insn -1) }u102(16){ d87(bb 0 insn -1) }u103(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148
;; lr  def 	 17 [flags] 238 239 299 300 301 302
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 238 239 299 300 301 302
;; live  kill	 17 [flags]
;; rd  in  	(48)
3, 16, 22, 33, 44, 45, 46, 87, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  gen 	(7)
144, 361, 362, 399, 400, 401, 402
;; rd  kill	(6)
361, 362, 399, 400, 401, 402
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; rd  out 	(54)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 146
;;      reg 148 { d342(bb 6 insn 119) }
;;   UD chains for insn luid 1 uid 147
;;      reg 299 { d399(bb 9 insn 146) }
;;   UD chains for insn luid 2 uid 148
;;      reg 300 { d400(bb 9 insn 147) }
;;   UD chains for insn luid 3 uid 149
;;      reg 301 { d401(bb 9 insn 148) }
;;   UD chains for insn luid 4 uid 150
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;      reg 302 { d402(bb 9 insn 149) }
;;   UD chains for insn luid 5 uid 151
;;      reg 17 { d99(bb 9 insn 150) }
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;      reg 302 { d402(bb 9 insn 149) }
;;   UD chains for insn luid 6 uid 152
;;      reg 238 { d361(bb 9 insn 151) }
;;   UD chains for insn luid 7 uid 153
;;      reg 238 { d361(bb 9 insn 151) }
;;   UD chains for insn luid 8 uid 154
;;      reg 17 { d144(bb 9 insn 153) }

( 9 )->[10]->( 11 20 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u116(6){ d45(bb 0 insn -1) }u117(7){ d46(bb 0 insn -1) }u118(16){ d87(bb 0 insn -1) }u119(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 238
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(54)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(1)
98
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; rd  out 	(54)
3, 16, 22, 33, 44, 45, 46, 87, 98, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 156
;;      reg 148 { d342(bb 6 insn 119) }
;;      reg 152 { d344(bb 6 insn 128) }
;;   UD chains for insn luid 2 uid 159
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;      reg 238 { d361(bb 9 insn 151) }
;;   UD chains for insn luid 3 uid 160
;;      reg 17 { d98(bb 10 insn 159) }

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u125(6){ d45(bb 0 insn -1) }u126(7){ d46(bb 0 insn -1) }u127(16){ d87(bb 0 insn -1) }u128(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 250
;; live  kill	
;; rd  in  	(54)
3, 16, 22, 33, 44, 45, 46, 87, 98, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(1)
371
;; rd  kill	(4)
368, 369, 370, 371
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; rd  out 	(55)
3, 16, 22, 33, 44, 45, 46, 87, 98, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }

( 9 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u129(6){ d45(bb 0 insn -1) }u130(7){ d46(bb 0 insn -1) }u131(16){ d87(bb 0 insn -1) }u132(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 250
;; live  kill	
;; rd  in  	(54)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(1)
370
;; rd  kill	(4)
368, 369, 370, 371
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; rd  out 	(55)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 370, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }

( 12 11 )->[13]->( 14 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u133(6){ d45(bb 0 insn -1) }u134(7){ d46(bb 0 insn -1) }u135(16){ d87(bb 0 insn -1) }u136(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 238
;; lr  def 	 17 [flags] 247 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  gen 	 17 [flags] 247 248 249
;; live  kill	 17 [flags]
;; rd  in  	(57)
3, 16, 22, 33, 44, 45, 46, 87, 98, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 370, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(4)
141, 365, 366, 367
;; rd  kill	(3)
365, 366, 367
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; rd  out 	(59)
3, 16, 22, 33, 44, 45, 46, 87, 141, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 365, 366, 367, 370, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 163
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;      reg 238 { d361(bb 9 insn 151) }
;;   UD chains for insn luid 1 uid 164
;;      reg 247 { d365(bb 13 insn 163) }
;;   UD chains for insn luid 2 uid 165
;;      reg 248 { d366(bb 13 insn 164) }
;;   UD chains for insn luid 3 uid 166
;;      reg 249 { d367(bb 13 insn 165) }
;;   UD chains for insn luid 4 uid 167
;;      reg 17 { d141(bb 13 insn 166) }

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u143(6){ d45(bb 0 insn -1) }u144(7){ d46(bb 0 insn -1) }u145(16){ d87(bb 0 insn -1) }u146(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 239 250
;; lr  def 	 17 [flags] 142 199 260 261 263 268 304 305 306 307 308 311 362 375
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  gen 	 142 199 260 261 263 268 304 305 306 307 308 311 362 375
;; live  kill	 17 [flags]
;; rd  in  	(59)
3, 16, 22, 33, 44, 45, 46, 87, 141, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 365, 366, 367, 370, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(14)
341, 348, 372, 374, 376, 378, 403, 404, 405, 406, 407, 408, 439, 448
;; rd  kill	(17)
340, 341, 347, 348, 372, 373, 374, 376, 378, 403, 404, 405, 406, 407, 408, 439, 448
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; rd  out 	(72)
3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 341, 342, 344, 348, 361, 362, 365, 366, 367, 370, 371, 372, 374, 376, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 169
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) }
;;   UD chains for insn luid 1 uid 170
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) }
;;   UD chains for insn luid 2 uid 171
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) }
;;   UD chains for insn luid 3 uid 172
;;      reg 305 { d404(bb 14 insn 170) }
;;      reg 306 { d405(bb 14 insn 171) }
;;   UD chains for insn luid 4 uid 173
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) }
;;      reg 304 { d403(bb 14 insn 169) }
;;   UD chains for insn luid 5 uid 174
;;      reg 307 { d406(bb 14 insn 172) }
;;      reg 308 { d407(bb 14 insn 173) }
;;   UD chains for insn luid 7 uid 393
;;      reg 362 { d439(bb 14 insn 176) }
;;   UD chains for insn luid 8 uid 177
;;      reg 116 { d337(bb 2 insn 77) d336(bb 3 insn 89) d335(bb 5 insn 107) }
;;   UD chains for insn luid 9 uid 179
;;      reg 152 { d344(bb 6 insn 128) }
;;   UD chains for insn luid 10 uid 181
;;      reg 239 { d362(bb 9 insn 152) }
;;   UD chains for insn luid 11 uid 182
;;      reg 148 { d342(bb 6 insn 119) }
;;      reg 311 { d408(bb 14 insn 181) }

( 16 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u162(6){ d45(bb 0 insn -1) }u163(7){ d46(bb 0 insn -1) }u164(16){ d87(bb 0 insn -1) }u165(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 262
;; lr  def 	 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; live  gen 	 260
;; live  kill	
;; rd  in  	(82)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(1)
373
;; rd  kill	(2)
372, 373
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; rd  out 	(81)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 63
;;      reg 262 { d375(bb 16 insn 184) }

( 15 14 )->[16]->( 15 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u167(6){ d45(bb 0 insn -1) }u168(7){ d46(bb 0 insn -1) }u169(16){ d87(bb 0 insn -1) }u170(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 142 199 248 260 261 263 268 362 375
;; lr  def 	 17 [flags] 142 199 262 265 312 314 317 318 319 323
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  gen 	 17 [flags] 142 199 262 265 312 314 317 318 319 323
;; live  kill	 17 [flags]
;; rd  in  	(84)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 341, 342, 344, 347, 348, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(11)
133, 340, 347, 375, 377, 409, 410, 411, 412, 413, 414
;; rd  kill	(12)
340, 341, 347, 348, 375, 377, 409, 410, 411, 412, 413, 414
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; rd  out 	(82)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 184
;;      reg 260 { d373(bb 15 insn 63) d372(bb 14 insn 174) }
;;      reg 261 { d374(bb 14 insn 393) }
;;   eq_note reg 260 { }
;;   UD chains for insn luid 1 uid 185
;;      reg 260 { d373(bb 15 insn 63) d372(bb 14 insn 174) }
;;      reg 263 { d376(bb 14 insn 177) }
;;   UD chains for insn luid 2 uid 187
;;      reg 312 { d409(bb 16 insn 185) }
;;      reg 362 { d439(bb 14 insn 176) }
;;   eq_note reg 312 { }
;;   UD chains for insn luid 3 uid 190
;;      reg 265 { d377(bb 16 insn 187) }
;;      reg 375 { d448(bb 14 insn 189) }
;;   eq_note reg 265 { }
;;   UD chains for insn luid 4 uid 191
;;      reg 265 { d377(bb 16 insn 187) }
;;      reg 317 { d411(bb 16 insn 190) }
;;   UD chains for insn luid 5 uid 192
;;      reg 268 { d378(bb 14 insn 179) }
;;      reg 314 { d410(bb 16 insn 191) }
;;   UD chains for insn luid 6 uid 193
;;      reg 199 { d348(bb 14 insn 182) d347(bb 16 insn 202) }
;;      reg 318 { d412(bb 16 insn 192) }
;;   UD chains for insn luid 7 uid 196
;;      reg 265 { d377(bb 16 insn 187) }
;;      reg 317 { d411(bb 16 insn 190) }
;;   UD chains for insn luid 8 uid 197
;;      reg 268 { d378(bb 14 insn 179) }
;;      reg 319 { d413(bb 16 insn 196) }
;;   UD chains for insn luid 9 uid 198
;;      reg 199 { d348(bb 14 insn 182) d347(bb 16 insn 202) }
;;      reg 323 { d414(bb 16 insn 197) }
;;   UD chains for insn luid 11 uid 201
;;      reg 142 { d341(bb 14 insn 64) d340(bb 16 insn 201) }
;;   UD chains for insn luid 12 uid 202
;;      reg 199 { d348(bb 14 insn 182) d347(bb 16 insn 202) }
;;   UD chains for insn luid 13 uid 204
;;      reg 142 { d340(bb 16 insn 201) }
;;      reg 248 { d366(bb 13 insn 164) }
;;   UD chains for insn luid 14 uid 205
;;      reg 17 { d133(bb 16 insn 204) }

( 16 )->[17]->( 18 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u199(6){ d45(bb 0 insn -1) }u200(7){ d46(bb 0 insn -1) }u201(16){ d87(bb 0 insn -1) }u202(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 247 249 250
;; lr  def 	 17 [flags] 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; live  gen 	 17 [flags] 250
;; live  kill	 17 [flags]
;; rd  in  	(82)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(2)
131, 369
;; rd  kill	(4)
368, 369, 370, 371
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; rd  out 	(81)
3, 16, 22, 33, 44, 45, 46, 87, 131, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 207
;;      reg 249 { d367(bb 13 insn 165) }
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) }
;;   UD chains for insn luid 1 uid 208
;;      reg 247 { d365(bb 13 insn 163) }
;;      reg 249 { d367(bb 13 insn 165) }
;;   UD chains for insn luid 2 uid 209
;;      reg 17 { d131(bb 17 insn 208) }

( 17 13 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u208(6){ d45(bb 0 insn -1) }u209(7){ d46(bb 0 insn -1) }u210(16){ d87(bb 0 insn -1) }u211(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 250
;; lr  def 	 17 [flags] 125 171 226 324 325 326 327 328 329
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  gen 	 125 171 226 324 325 326 327 328 329
;; live  kill	 17 [flags]
;; rd  in  	(84)
3, 16, 22, 33, 44, 45, 46, 87, 131, 141, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(9)
339, 346, 358, 415, 416, 417, 418, 419, 420
;; rd  kill	(11)
338, 339, 346, 357, 358, 415, 416, 417, 418, 419, 420
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; rd  out 	(91)
3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 339, 340, 342, 344, 346, 347, 358, 361, 362, 365, 366, 367, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 212
;;      reg 116 { d337(bb 2 insn 77) d336(bb 3 insn 89) d335(bb 5 insn 107) }
;;   UD chains for insn luid 1 uid 213
;;      reg 324 { d415(bb 18 insn 212) }
;;   UD chains for insn luid 2 uid 214
;;      reg 116 { d337(bb 2 insn 77) d336(bb 3 insn 89) d335(bb 5 insn 107) }
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) d369(bb 17 insn 207) }
;;   UD chains for insn luid 3 uid 215
;;      reg 325 { d416(bb 18 insn 214) }
;;   UD chains for insn luid 4 uid 216
;;      reg 326 { d417(bb 18 insn 215) }
;;   UD chains for insn luid 5 uid 217
;;      reg 152 { d344(bb 6 insn 128) }
;;      reg 327 { d418(bb 18 insn 216) }
;;   UD chains for insn luid 6 uid 218
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) d369(bb 17 insn 207) }
;;   UD chains for insn luid 7 uid 219
;;      reg 328 { d419(bb 18 insn 218) }
;;   UD chains for insn luid 8 uid 220
;;      reg 148 { d342(bb 6 insn 119) }
;;      reg 329 { d420(bb 18 insn 219) }

( 19 18 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u224(6){ d45(bb 0 insn -1) }u225(7){ d46(bb 0 insn -1) }u226(16){ d87(bb 0 insn -1) }u227(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 171 226 250
;; lr  def 	 17 [flags] 125 226 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  gen 	 17 [flags] 125 226 250
;; live  kill	 17 [flags]
;; rd  in  	(95)
3, 16, 22, 33, 44, 45, 46, 87, 121, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 339, 340, 342, 344, 346, 347, 357, 358, 361, 362, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448
;; rd  gen 	(4)
121, 338, 357, 368
;; rd  kill	(8)
338, 339, 357, 358, 368, 369, 370, 371
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; rd  out 	(90)
3, 16, 22, 33, 44, 45, 46, 87, 121, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 222
;;      reg 125 { d339(bb 18 insn 220) d338(bb 19 insn 227) }
;;      reg 226 { d358(bb 18 insn 217) d357(bb 19 insn 226) }
;;   UD chains for insn luid 1 uid 223
;;      reg 250 { d371(bb 11 insn 61) d370(bb 12 insn 62) d369(bb 17 insn 207) d368(bb 19 insn 223) }
;;   UD chains for insn luid 2 uid 225
;;      reg 250 { d368(bb 19 insn 223) }
;;   UD chains for insn luid 3 uid 226
;;      reg 171 { d346(bb 18 insn 213) }
;;      reg 226 { d358(bb 18 insn 217) d357(bb 19 insn 226) }
;;   UD chains for insn luid 4 uid 227
;;      reg 125 { d339(bb 18 insn 220) d338(bb 19 insn 227) }
;;   UD chains for insn luid 5 uid 229
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;      reg 250 { d368(bb 19 insn 223) }
;;   UD chains for insn luid 6 uid 230
;;      reg 17 { d121(bb 19 insn 229) }

( 19 8 10 17 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u238(6){ d45(bb 0 insn -1) }u239(7){ d46(bb 0 insn -1) }u240(16){ d87(bb 0 insn -1) }u241(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152
;; lr  def 	 330
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; live  gen 	 330
;; live  kill	
;; rd  in  	(94)
3, 16, 22, 33, 44, 45, 46, 87, 98, 121, 131, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448
;; rd  gen 	(1)
421
;; rd  kill	(1)
421
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; rd  out 	(95)
3, 16, 22, 33, 44, 45, 46, 87, 98, 121, 131, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 237
;;      reg 115 { d334(bb 2 insn 75) d333(bb 3 insn 91) d332(bb 5 insn 105) }
;;   UD chains for insn luid 1 uid 238
;;      reg 148 { d342(bb 6 insn 119) }
;;      reg 152 { d344(bb 6 insn 128) }
;;      reg 330 { d421(bb 20 insn 237) }

( 7 6 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u246(6){ d45(bb 0 insn -1) }u247(7){ d46(bb 0 insn -1) }u248(16){ d87(bb 0 insn -1) }u249(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 148
;; live  kill	
;; rd  in  	(49)
3, 16, 22, 33, 44, 45, 46, 87, 149, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  gen 	(2)
1, 343
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 342, 343
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; rd  out 	(49)
1, 16, 22, 33, 44, 45, 46, 87, 149, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 343, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 249
;;      reg 7 { d46(bb 0 insn -1) }
;;      reg 0 { d2(bb 21 insn 248) }
;;      reg 1 { d11(bb 21 insn 245) }
;;      reg 4 { d24(bb 21 insn 246) }
;;      reg 5 { d35(bb 21 insn 247) }

( 20 21 )->[22]->( 29 34 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u255(6){ d45(bb 0 insn -1) }u256(7){ d46(bb 0 insn -1) }u257(16){ d87(bb 0 insn -1) }u258(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 277
;; lr  def 	 17 [flags] 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  gen 	 17 [flags] 230
;; live  kill	
;; rd  in  	(99)
1, 3, 16, 22, 33, 44, 45, 46, 87, 98, 121, 131, 148, 149, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448
;; rd  gen 	(2)
119, 359
;; rd  kill	(2)
359, 360
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; rd  out 	(95)
1, 3, 16, 22, 33, 44, 45, 46, 87, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 359, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 255
;;      reg 277 { d381(bb 2 insn 57) }
;;   UD chains for insn luid 4 uid 256
;;      reg 17 { d119(bb 22 insn 255) }

( 23 33 )->[23]->( 23 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u261(6){ d45(bb 0 insn -1) }u262(7){ d46(bb 0 insn -1) }u263(16){ d87(bb 0 insn -1) }u264(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 203 210 369 371 372
;; lr  def 	 17 [flags] 203 210 331 332 336 337 338
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 203 210 331 332 336 337 338
;; live  kill	 17 [flags]
;; rd  in  	(132)
1, 3, 16, 22, 33, 44, 45, 46, 87, 92, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 351, 352, 353, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(8)
92, 352, 354, 422, 423, 424, 425, 426
;; rd  kill	(9)
351, 352, 353, 354, 422, 423, 424, 425, 426
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 92, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 261
;;      reg 202 { d350(bb 31 insn 326) }
;;      reg 203 { d352(bb 23 insn 275) d351(bb 33 insn 66) }
;;   UD chains for insn luid 1 uid 265
;;      reg 332 { d423(bb 23 insn 261) }
;;   UD chains for insn luid 2 uid 266
;;      reg 336 { d424(bb 23 insn 265) }
;;      reg 372 { d447(bb 29 insn 263) }
;;   eq_note reg 336 { }
;;   UD chains for insn luid 3 uid 267
;;      reg 337 { d425(bb 23 insn 266) }
;;      reg 371 { d446(bb 29 insn 392) }
;;   eq_note reg 337 { }
;;   UD chains for insn luid 4 uid 268
;;      reg 336 { d424(bb 23 insn 265) }
;;      reg 338 { d426(bb 23 insn 267) }
;;   UD chains for insn luid 5 uid 270
;;      reg 200 { d349(bb 31 insn 325) }
;;      reg 203 { d352(bb 23 insn 275) d351(bb 33 insn 66) }
;;      reg 331 { d422(bb 23 insn 268) }
;;   UD chains for insn luid 6 uid 271
;;      reg 200 { d349(bb 31 insn 325) }
;;      reg 203 { d352(bb 23 insn 275) d351(bb 33 insn 66) }
;;      reg 331 { d422(bb 23 insn 268) }
;;   UD chains for insn luid 8 uid 274
;;      reg 210 { d354(bb 23 insn 274) d353(bb 33 insn 67) }
;;   UD chains for insn luid 9 uid 275
;;      reg 203 { d352(bb 23 insn 275) d351(bb 33 insn 66) }
;;   UD chains for insn luid 10 uid 277
;;      reg 210 { d354(bb 23 insn 274) }
;;      reg 369 { d444(bb 29 insn 328) }
;;   UD chains for insn luid 11 uid 278
;;      reg 17 { d92(bb 23 insn 277) }

( 23 )->[24]->( 26 28 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u287(6){ d45(bb 0 insn -1) }u288(7){ d46(bb 0 insn -1) }u289(16){ d87(bb 0 insn -1) }u290(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276 370
;; lr  def 	 17 [flags] 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 224
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 92, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(2)
88, 355
;; rd  kill	(2)
355, 356
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; rd  out 	(128)
1, 3, 16, 22, 33, 44, 45, 46, 87, 88, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 411
;;      reg 370 { d445(bb 29 insn 329) }
;;   UD chains for insn luid 1 uid 281
;;      reg 276 { d380(bb 2 insn 56) }
;;      reg 370 { d445(bb 29 insn 329) }
;;   UD chains for insn luid 2 uid 282
;;      reg 17 { d88(bb 24 insn 281) }

( 32 31 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u295(6){ d45(bb 0 insn -1) }u296(7){ d46(bb 0 insn -1) }u297(16){ d87(bb 0 insn -1) }u298(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 224
;; live  kill	
;; rd  in  	(130)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(1)
356
;; rd  kill	(2)
355, 356
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }

( 25 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u299(6){ d45(bb 0 insn -1) }u300(7){ d46(bb 0 insn -1) }u301(16){ d87(bb 0 insn -1) }u302(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 224
;; lr  def 	 17 [flags] 240 364 365 366 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  gen 	 240 364 365 366 367
;; live  kill	 17 [flags]
;; rd  in  	(131)
1, 3, 16, 22, 33, 44, 45, 46, 87, 88, 101, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(5)
364, 440, 441, 442, 443
;; rd  kill	(6)
363, 364, 440, 441, 442, 443
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; rd  out 	(128)
1, 3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 364, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 391
;;      reg 224 { d356(bb 25 insn 68) d355(bb 24 insn 411) }
;;   UD chains for insn luid 2 uid 286
;;      reg 364 { d440(bb 26 insn 391) }
;;   UD chains for insn luid 3 uid 287
;;      reg 200 { d349(bb 31 insn 325) }
;;      reg 365 { d441(bb 26 insn 286) }
;;   UD chains for insn luid 4 uid 288
;;      reg 202 { d350(bb 31 insn 326) }
;;      reg 365 { d441(bb 26 insn 286) }

( 27 26 )->[27]->( 27 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u309(6){ d45(bb 0 insn -1) }u310(7){ d46(bb 0 insn -1) }u311(16){ d87(bb 0 insn -1) }u312(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 240 276 366 367
;; lr  def 	 17 [flags] 157 240 342 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  gen 	 17 [flags] 157 240 342 343
;; live  kill	 17 [flags]
;; rd  in  	(130)
1, 3, 16, 22, 33, 44, 45, 46, 87, 114, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(5)
114, 345, 363, 427, 428
;; rd  kill	(5)
345, 363, 364, 427, 428
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 114, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 289
;;      reg 240 { d364(bb 26 insn 69) d363(bb 27 insn 305) }
;;      reg 367 { d443(bb 26 insn 288) }
;;   UD chains for insn luid 1 uid 292
;;      reg 342 { d427(bb 27 insn 289) }
;;   UD chains for insn luid 2 uid 302
;;      reg 240 { d364(bb 26 insn 69) d363(bb 27 insn 305) }
;;      reg 343 { d428(bb 27 insn 292) }
;;      reg 366 { d442(bb 26 insn 287) }
;;   UD chains for insn luid 4 uid 305
;;      reg 240 { d364(bb 26 insn 69) d363(bb 27 insn 305) }
;;   UD chains for insn luid 5 uid 306
;;      reg 224 { d356(bb 25 insn 68) d355(bb 24 insn 411) }
;;      reg 240 { d363(bb 27 insn 305) }
;;   UD chains for insn luid 6 uid 308
;;      reg 157 { d345(bb 27 insn 306) }
;;      reg 276 { d380(bb 2 insn 56) }
;;   UD chains for insn luid 7 uid 309
;;      reg 17 { d114(bb 27 insn 308) }

( 27 30 24 )->[28]->( 30 34 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u325(6){ d45(bb 0 insn -1) }u326(7){ d46(bb 0 insn -1) }u327(16){ d87(bb 0 insn -1) }u328(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 277
;; lr  def 	 17 [flags] 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 230
;; live  kill	 17 [flags]
;; rd  in  	(131)
1, 3, 16, 22, 33, 44, 45, 46, 87, 88, 111, 114, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(2)
112, 360
;; rd  kill	(2)
359, 360
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; rd  out 	(128)
1, 3, 16, 22, 33, 44, 45, 46, 87, 112, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 315
;;      reg 230 { d360(bb 28 insn 315) d359(bb 22 insn 70) }
;;   UD chains for insn luid 2 uid 316
;;      reg 230 { d360(bb 28 insn 315) }
;;      reg 277 { d381(bb 2 insn 57) }
;;   UD chains for insn luid 3 uid 317
;;      reg 17 { d112(bb 28 insn 316) }

( 22 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u333(6){ d45(bb 0 insn -1) }u334(7){ d46(bb 0 insn -1) }u335(16){ d87(bb 0 insn -1) }u336(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276
;; lr  def 	 17 [flags] 369 370 371 372
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  gen 	 369 370 371 372
;; live  kill	 17 [flags]
;; rd  in  	(95)
1, 3, 16, 22, 33, 44, 45, 46, 87, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 359, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448
;; rd  gen 	(4)
444, 445, 446, 447
;; rd  kill	(4)
444, 445, 446, 447
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; rd  out 	(98)
1, 3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 359, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 328
;;      reg 276 { d380(bb 2 insn 56) }
;;   UD chains for insn luid 1 uid 329
;;      reg 369 { d444(bb 29 insn 328) }

( 29 28 )->[30]->( 31 28 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u339(6){ d45(bb 0 insn -1) }u340(7){ d46(bb 0 insn -1) }u341(16){ d87(bb 0 insn -1) }u342(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 112, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(1)
111
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 111, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 322
;;      reg 276 { d380(bb 2 insn 56) }
;;   UD chains for insn luid 2 uid 323
;;      reg 17 { d111(bb 30 insn 322) }

( 30 )->[31]->( 25 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u345(6){ d45(bb 0 insn -1) }u346(7){ d46(bb 0 insn -1) }u347(16){ d87(bb 0 insn -1) }u348(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 370
;; lr  def 	 17 [flags] 200 202 348
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 200 202 348
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 111, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(4)
110, 349, 350, 429
;; rd  kill	(3)
349, 350, 429
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 325
;;      reg 148 { d343(bb 21 insn 65) d342(bb 6 insn 119) }
;;      reg 230 { d360(bb 28 insn 315) d359(bb 22 insn 70) }
;;   UD chains for insn luid 1 uid 326
;;      reg 230 { d360(bb 28 insn 315) d359(bb 22 insn 70) }
;;      reg 275 { d379(bb 2 insn 55) }
;;   UD chains for insn luid 2 uid 331
;;      reg 370 { d445(bb 29 insn 329) }
;;   UD chains for insn luid 3 uid 332
;;      reg 17 { d89(bb 31 insn 331) }
;;   UD chains for insn luid 4 uid 333
;;      reg 348 { d429(bb 31 insn 332) }
;;   UD chains for insn luid 5 uid 334
;;      reg 17 { d110(bb 31 insn 333) }

( 31 )->[32]->( 33 25 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u357(6){ d45(bb 0 insn -1) }u358(7){ d46(bb 0 insn -1) }u359(16){ d87(bb 0 insn -1) }u360(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 276
;; lr  def 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  kill	 17 [flags]
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(10)
101, 430, 431, 432, 433, 434, 435, 436, 437, 438
;; rd  kill	(9)
430, 431, 432, 433, 434, 435, 436, 437, 438
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 335
;;      reg 276 { d380(bb 2 insn 56) }
;;   UD chains for insn luid 1 uid 336
;;      reg 17 { d97(bb 32 insn 335) }
;;   UD chains for insn luid 2 uid 337
;;      reg 202 { d350(bb 31 insn 326) }
;;   UD chains for insn luid 3 uid 338
;;      reg 200 { d349(bb 31 insn 325) }
;;   UD chains for insn luid 4 uid 339
;;      reg 351 { d431(bb 32 insn 337) }
;;      reg 352 { d432(bb 32 insn 338) }
;;   UD chains for insn luid 5 uid 340
;;      reg 17 { d107(bb 32 insn 339) }
;;   UD chains for insn luid 6 uid 341
;;      reg 200 { d349(bb 31 insn 325) }
;;   UD chains for insn luid 7 uid 342
;;      reg 202 { d350(bb 31 insn 326) }
;;      reg 355 { d434(bb 32 insn 341) }
;;   UD chains for insn luid 8 uid 343
;;      reg 17 { d105(bb 32 insn 342) }
;;   UD chains for insn luid 9 uid 344
;;      reg 354 { d433(bb 32 insn 340) }
;;      reg 357 { d435(bb 32 insn 343) }
;;   UD chains for insn luid 10 uid 345
;;      reg 350 { d430(bb 32 insn 336) }
;;      reg 358 { d436(bb 32 insn 344) }
;;   UD chains for insn luid 11 uid 346
;;      reg 359 { d437(bb 32 insn 345) }
;;   UD chains for insn luid 12 uid 347
;;      reg 360 { d438(bb 32 insn 346) }
;;   UD chains for insn luid 13 uid 348
;;      reg 17 { d101(bb 32 insn 347) }

( 32 )->[33]->( 23 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u379(6){ d45(bb 0 insn -1) }u380(7){ d46(bb 0 insn -1) }u381(16){ d87(bb 0 insn -1) }u382(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203 210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 203 210
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(2)
351, 353
;; rd  kill	(4)
351, 352, 353, 354
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 351, 353, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }

( 28 22 )->[34]->( 1 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u383(6){ d45(bb 0 insn -1) }u384(7){ d46(bb 0 insn -1) }u385(16){ d87(bb 0 insn -1) }u386(20){ d181(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(130)
1, 3, 16, 22, 33, 44, 45, 46, 87, 112, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(1)
0
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(129)
0, 16, 22, 33, 44, 45, 46, 87, 112, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 16 { d87(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 358
;;      reg 148 { d343(bb 21 insn 65) d342(bb 6 insn 119) }
;;   UD chains for insn luid 1 uid 361
;;      reg 0 { d0(bb 34 insn 358) }

( 34 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u389(0){ d0(bb 34 insn 358) }u390(6){ d45(bb 0 insn -1) }u391(7){ d46(bb 0 insn -1) }u392(20){ d181(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(129)
0, 16, 22, 33, 44, 45, 46, 87, 112, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(129)
0, 16, 22, 33, 44, 45, 46, 87, 112, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 34 insn 358) }
;;   reg 6 { d45(bb 0 insn -1) }
;;   reg 7 { d46(bb 0 insn -1) }
;;   reg 20 { d181(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 96 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 127 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 138 to worklist
  Adding insn 142 to worklist
  Adding insn 140 to worklist
  Adding insn 154 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 156 to worklist
  Adding insn 167 to worklist
  Adding insn 205 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 193 to worklist
  Adding insn 209 to worklist
  Adding insn 230 to worklist
  Adding insn 225 to worklist
  Adding insn 222 to worklist
  Adding insn 238 to worklist
  Adding insn 249 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 252 to worklist
  Adding insn 278 to worklist
  Adding insn 273 to worklist
  Adding insn 271 to worklist
  Adding insn 270 to worklist
  Adding insn 282 to worklist
  Adding insn 309 to worklist
  Adding insn 304 to worklist
  Adding insn 302 to worklist
  Adding insn 317 to worklist
  Adding insn 314 to worklist
  Adding insn 323 to worklist
  Adding insn 320 to worklist
  Adding insn 334 to worklist
  Adding insn 348 to worklist
  Adding insn 361 to worklist
Finished finding needed instructions:
  Adding insn 358 to worklist
Processing use of (reg 148 [ extImage ]) in insn 358:
  Adding insn 65 to worklist
  Adding insn 119 to worklist
Processing use of (reg 0 ax) in insn 119:
Processing use of (reg 0 ax) in insn 361:
Processing use of (reg 17 flags) in insn 348:
  Adding insn 347 to worklist
Processing use of (reg 360) in insn 347:
  Adding insn 346 to worklist
Processing use of (reg 359) in insn 346:
  Adding insn 345 to worklist
Processing use of (reg 350) in insn 345:
  Adding insn 336 to worklist
Processing use of (reg 358) in insn 345:
  Adding insn 344 to worklist
Processing use of (reg 354) in insn 344:
  Adding insn 340 to worklist
Processing use of (reg 357) in insn 344:
  Adding insn 343 to worklist
Processing use of (reg 17 flags) in insn 343:
  Adding insn 342 to worklist
Processing use of (reg 202 [ pretmp.589 ]) in insn 342:
  Adding insn 326 to worklist
Processing use of (reg 355) in insn 342:
  Adding insn 341 to worklist
Processing use of (reg 200 [ pretmp.584 ]) in insn 341:
  Adding insn 325 to worklist
Processing use of (reg 148 [ extImage ]) in insn 325:
Processing use of (reg 230 [ ivtmp.689 ]) in insn 325:
  Adding insn 315 to worklist
  Adding insn 70 to worklist
Processing use of (reg 230 [ ivtmp.689 ]) in insn 315:
Processing use of (reg 230 [ ivtmp.689 ]) in insn 326:
Processing use of (reg 275 [ image ]) in insn 326:
  Adding insn 55 to worklist
Processing use of (reg 5 di) in insn 55:
Processing use of (reg 17 flags) in insn 340:
  Adding insn 339 to worklist
Processing use of (reg 351) in insn 339:
  Adding insn 337 to worklist
Processing use of (reg 352) in insn 339:
  Adding insn 338 to worklist
Processing use of (reg 200 [ pretmp.584 ]) in insn 338:
Processing use of (reg 202 [ pretmp.589 ]) in insn 337:
Processing use of (reg 17 flags) in insn 336:
  Adding insn 335 to worklist
Processing use of (reg 276 [ cols ]) in insn 335:
  Adding insn 56 to worklist
Processing use of (reg 4 si) in insn 56:
Processing use of (reg 17 flags) in insn 334:
  Adding insn 333 to worklist
Processing use of (reg 348) in insn 333:
  Adding insn 332 to worklist
Processing use of (reg 17 flags) in insn 332:
  Adding insn 331 to worklist
Processing use of (reg 370 [ ratio_mult_vf.613 ]) in insn 331:
  Adding insn 329 to worklist
Processing use of (reg 369 [ bnd.612 ]) in insn 329:
  Adding insn 328 to worklist
Processing use of (reg 276 [ cols ]) in insn 328:
Processing use of (reg 17 flags) in insn 323:
  Adding insn 322 to worklist
Processing use of (reg 276 [ cols ]) in insn 322:
Processing use of (reg 17 flags) in insn 317:
  Adding insn 316 to worklist
Processing use of (subreg (reg 230 [ ivtmp.689 ]) 0) in insn 316:
Processing use of (reg 277 [ rows ]) in insn 316:
  Adding insn 57 to worklist
Processing use of (reg 1 dx) in insn 57:
Processing use of (reg 240 [ ivtmp.672 ]) in insn 302:
  Adding insn 69 to worklist
  Adding insn 305 to worklist
Processing use of (reg 343) in insn 302:
  Adding insn 292 to worklist
Processing use of (reg 366) in insn 302:
  Adding insn 287 to worklist
Processing use of (reg 200 [ pretmp.584 ]) in insn 287:
Processing use of (reg 365 [ D.8307 ]) in insn 287:
  Adding insn 286 to worklist
Processing use of (reg 364 [ j ]) in insn 286:
  Adding insn 391 to worklist
Processing use of (reg 224 [ j ]) in insn 391:
  Adding insn 68 to worklist
  Adding insn 411 to worklist
Processing use of (reg 370 [ ratio_mult_vf.613 ]) in insn 411:
Processing use of (reg 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ]) in insn 292:
  Adding insn 289 to worklist
Processing use of (reg 240 [ ivtmp.672 ]) in insn 289:
Processing use of (reg 367) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 202 [ pretmp.589 ]) in insn 288:
Processing use of (reg 365 [ D.8307 ]) in insn 288:
Processing use of (reg 240 [ ivtmp.672 ]) in insn 305:
Processing use of (reg 17 flags) in insn 309:
  Adding insn 308 to worklist
Processing use of (reg 157 [ D.8314 ]) in insn 308:
  Adding insn 306 to worklist
Processing use of (reg 276 [ cols ]) in insn 308:
Processing use of (reg 224 [ j ]) in insn 306:
Processing use of (subreg (reg 240 [ ivtmp.672 ]) 0) in insn 306:
Processing use of (reg 17 flags) in insn 282:
  Adding insn 281 to worklist
Processing use of (reg 276 [ cols ]) in insn 281:
Processing use of (reg 370 [ ratio_mult_vf.613 ]) in insn 281:
Processing use of (reg 200 [ pretmp.584 ]) in insn 270:
Processing use of (reg 203 [ ivtmp.682 ]) in insn 270:
  Adding insn 275 to worklist
  Adding insn 66 to worklist
Processing use of (reg 331) in insn 270:
  Adding insn 268 to worklist
Processing use of (reg 336) in insn 268:
  Adding insn 265 to worklist
Processing use of (reg 338) in insn 268:
  Adding insn 267 to worklist
Processing use of (reg 337) in insn 267:
  Adding insn 266 to worklist
Processing use of (reg 371) in insn 267:
  Adding insn 392 to worklist
Processing use of (reg 336) in insn 266:
Processing use of (reg 372) in insn 266:
  Adding insn 263 to worklist
Processing use of (reg 332) in insn 265:
  Adding insn 261 to worklist
Processing use of (reg 202 [ pretmp.589 ]) in insn 261:
Processing use of (reg 203 [ ivtmp.682 ]) in insn 261:
Processing use of (reg 203 [ ivtmp.682 ]) in insn 275:
Processing use of (reg 200 [ pretmp.584 ]) in insn 271:
Processing use of (reg 203 [ ivtmp.682 ]) in insn 271:
Processing use of (reg 331) in insn 271:
Processing use of (reg 17 flags) in insn 278:
  Adding insn 277 to worklist
Processing use of (reg 210 [ ivtmp.679 ]) in insn 277:
  Adding insn 274 to worklist
Processing use of (reg 369 [ bnd.612 ]) in insn 277:
Processing use of (reg 210 [ ivtmp.679 ]) in insn 274:
  Adding insn 67 to worklist
Processing use of (reg 17 flags) in insn 256:
  Adding insn 255 to worklist
Processing use of (reg 277 [ rows ]) in insn 255:
Processing use of (reg 7 sp) in insn 249:
Processing use of (reg 0 ax) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 1 dx) in insn 249:
  Adding insn 245 to worklist
Processing use of (reg 4 si) in insn 249:
  Adding insn 246 to worklist
Processing use of (reg 5 di) in insn 249:
  Adding insn 247 to worklist
Processing use of (reg 148 [ extImage ]) in insn 238:
Processing use of (reg 152 [ heap ]) in insn 238:
  Adding insn 128 to worklist
Processing use of (reg 330 [ prephitmp.568 ]) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 237:
  Adding insn 75 to worklist
  Adding insn 91 to worklist
  Adding insn 105 to worklist
Processing use of (reg 285) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 286 [ *newRows_8(D) ]) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 279 [ newRows ]) in insn 103:
  Adding insn 59 to worklist
Processing use of (reg 37 r8) in insn 59:
Processing use of (reg 279 [ newRows ]) in insn 91:
Processing use of (reg 277 [ rows ]) in insn 75:
Processing use of (reg 0 ax) in insn 128:
Processing use of (reg 125 [ ivtmp.662 ]) in insn 222:
  Adding insn 220 to worklist
  Adding insn 227 to worklist
Processing use of (reg 226 [ ivtmp.660 ]) in insn 222:
  Adding insn 217 to worklist
  Adding insn 226 to worklist
Processing use of (reg 171 [ D.8279 ]) in insn 226:
  Adding insn 213 to worklist
Processing use of (reg 226 [ ivtmp.660 ]) in insn 226:
Processing use of (reg 324) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 116 [ prephitmp.568 ]) in insn 212:
  Adding insn 77 to worklist
  Adding insn 89 to worklist
  Adding insn 107 to worklist
Processing use of (reg 278 [ newCols ]) in insn 107:
  Adding insn 58 to worklist
Processing use of (reg 2 cx) in insn 58:
Processing use of (reg 282) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 283 [ *newCols_5(D) ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 278 [ newCols ]) in insn 87:
Processing use of (reg 278 [ newCols ]) in insn 77:
Processing use of (reg 152 [ heap ]) in insn 217:
Processing use of (reg 327) in insn 217:
  Adding insn 216 to worklist
Processing use of (reg 326) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 325) in insn 215:
  Adding insn 214 to worklist
Processing use of (reg 116 [ prephitmp.568 ]) in insn 214:
Processing use of (reg 250 [ i ]) in insn 214:
  Adding insn 61 to worklist
  Adding insn 62 to worklist
  Adding insn 207 to worklist
Processing use of (reg 249 [ ratio_mult_vf.636 ]) in insn 207:
  Adding insn 165 to worklist
Processing use of (reg 250 [ i ]) in insn 207:
Processing use of (reg 248 [ bnd.635 ]) in insn 165:
  Adding insn 164 to worklist
Processing use of (reg 247 [ niters.634 ]) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 163:
Processing use of (reg 238 [ prolog_loop_niters.630 ]) in insn 163:
  Adding insn 151 to worklist
Processing use of (reg 17 flags) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 151:
Processing use of (reg 302) in insn 151:
  Adding insn 149 to worklist
Processing use of (subreg (reg 301) 0) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 300) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 299) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 148 [ extImage ]) in insn 146:
Processing use of (reg 115 [ prephitmp.568 ]) in insn 150:
Processing use of (reg 302) in insn 150:
Processing use of (reg 125 [ ivtmp.662 ]) in insn 227:
Processing use of (reg 148 [ extImage ]) in insn 220:
Processing use of (reg 329) in insn 220:
  Adding insn 219 to worklist
Processing use of (reg 328 [ i ]) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 250 [ i ]) in insn 218:
Processing use of (reg 17 flags) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 229:
Processing use of (reg 250 [ i ]) in insn 229:
  Adding insn 223 to worklist
Processing use of (reg 250 [ i ]) in insn 223:
Processing use of (reg 17 flags) in insn 209:
  Adding insn 208 to worklist
Processing use of (reg 247 [ niters.634 ]) in insn 208:
Processing use of (reg 249 [ ratio_mult_vf.636 ]) in insn 208:
Processing use of (reg 199 [ ivtmp.697 ]) in insn 193:
  Adding insn 182 to worklist
  Adding insn 202 to worklist
Processing use of (reg 318) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 268 [ vect_cst_.648 ]) in insn 192:
  Adding insn 179 to worklist
Processing use of (reg 314) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 265 [ vect_var_.644 ]) in insn 191:
  Adding insn 187 to worklist
Processing use of (reg 317) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 265 [ vect_var_.644 ]) in insn 190:
Processing use of (reg 375) in insn 190:
  Adding insn 189 to worklist
Processing use of (reg 312) in insn 187:
  Adding insn 185 to worklist
Processing use of (reg 362) in insn 187:
  Adding insn 176 to worklist
Processing use of (reg 260 [ vect_vec_iv_.641 ]) in insn 185:
  Adding insn 63 to worklist
  Adding insn 174 to worklist
Processing use of (reg 263 [ vect_cst_.643 ]) in insn 185:
  Adding insn 177 to worklist
Processing use of (reg 116 [ prephitmp.568 ]) in insn 177:
Processing use of (reg 307) in insn 174:
  Adding insn 172 to worklist
Processing use of (reg 308) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 250 [ i ]) in insn 173:
Processing use of (reg 304) in insn 173:
  Adding insn 169 to worklist
Processing use of (reg 250 [ i ]) in insn 169:
Processing use of (reg 305) in insn 172:
  Adding insn 170 to worklist
Processing use of (reg 306) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 250 [ i ]) in insn 171:
Processing use of (reg 250 [ i ]) in insn 170:
Processing use of (reg 262 [ vect_vec_iv_.641 ]) in insn 63:
  Adding insn 184 to worklist
Processing use of (reg 260 [ vect_vec_iv_.641 ]) in insn 184:
Processing use of (reg 261 [ vect_cst_.640 ]) in insn 184:
  Adding insn 393 to worklist
Processing use of (reg 362) in insn 393:
Processing use of (reg 152 [ heap ]) in insn 179:
Processing use of (reg 199 [ ivtmp.697 ]) in insn 202:
Processing use of (reg 148 [ extImage ]) in insn 182:
Processing use of (reg 311) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 239 [ prolog_loop_niters.631 ]) in insn 181:
  Adding insn 152 to worklist
Processing use of (reg 238 [ prolog_loop_niters.630 ]) in insn 152:
Processing use of (reg 199 [ ivtmp.697 ]) in insn 198:
Processing use of (reg 323) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 268 [ vect_cst_.648 ]) in insn 197:
Processing use of (reg 319) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 265 [ vect_var_.644 ]) in insn 196:
Processing use of (reg 317) in insn 196:
Processing use of (reg 17 flags) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 142 [ ivtmp.695 ]) in insn 204:
  Adding insn 201 to worklist
Processing use of (reg 248 [ bnd.635 ]) in insn 204:
Processing use of (reg 142 [ ivtmp.695 ]) in insn 201:
  Adding insn 64 to worklist
Processing use of (reg 17 flags) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 249 [ ratio_mult_vf.636 ]) in insn 166:
Processing use of (reg 148 [ extImage ]) in insn 156:
Processing use of (reg 152 [ heap ]) in insn 156:
Processing use of (reg 17 flags) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 159:
Processing use of (reg 238 [ prolog_loop_niters.630 ]) in insn 159:
Processing use of (reg 17 flags) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 238 [ prolog_loop_niters.630 ]) in insn 153:
Processing use of (reg 17 flags) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 141:
Processing use of (reg 17 flags) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 298) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 17 flags) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 148 [ extImage ]) in insn 135:
Processing use of (reg 7 sp) in insn 118:
Processing use of (reg 4 si) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 5 di) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 289) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 288) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 287) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 113:
Processing use of (reg 7 sp) in insn 127:
Processing use of (reg 4 si) in insn 127:
  Adding insn 125 to worklist
Processing use of (reg 5 di) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 293) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 292) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 291) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 122:
Processing use of (reg 116 [ prephitmp.568 ]) in insn 122:
Processing use of (reg 17 flags) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 296) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 17 flags) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 152 [ heap ]) in insn 131:
Processing use of (reg 7 sp) in insn 102:
Processing use of (reg 0 ax) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 4 si) in insn 102:
  Adding insn 99 to worklist
Processing use of (reg 5 di) in insn 102:
  Adding insn 100 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 106:
Processing use of (reg 279 [ newRows ]) in insn 106:
Processing use of (reg 17 flags) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 284) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 115 [ prephitmp.568 ]) in insn 94:
Processing use of (reg 7 sp) in insn 86:
Processing use of (reg 0 ax) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 4 si) in insn 86:
  Adding insn 83 to worklist
Processing use of (reg 5 di) in insn 86:
  Adding insn 84 to worklist
Processing use of (reg 116 [ prephitmp.568 ]) in insn 90:
Processing use of (reg 278 [ newCols ]) in insn 90:
Processing use of (reg 278 [ newCols ]) in insn 74:
Processing use of (reg 280) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 276 [ cols ]) in insn 73:
Processing use of (reg 115 [ prephitmp.568 ]) in insn 76:
Processing use of (reg 279 [ newRows ]) in insn 76:
Processing use of (reg 17 flags) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 281) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 116 [ prephitmp.568 ]) in insn 78:


izp_extendImage

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={10d,7u} r1={7d,2u} r2={6d,1u} r4={11d,6u} r5={11d,6u} r6={1d,34u} r7={1d,39u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,33u} r17={83d,26u} r18={5d} r19={5d} r20={1d,34u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d,1u} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r115={3d,13u} r116={3d,7u} r125={2d,2u} r142={2d,2u} r148={2d,9u} r152={1d,6u} r157={1d,1u} r171={1d,1u} r199={2d,3u} r200={1d,5u} r202={1d,4u} r203={2d,4u} r210={2d,2u} r224={2d,2u} r226={2d,2u} r230={2d,4u} r238={1d,4u} r239={1d,1u} r240={2d,4u} r247={1d,2u} r248={1d,2u} r249={1d,3u} r250={4d,10u} r260={2d,2u,1e} r261={1d,1u} r262={1d,1u} r263={1d,1u} r265={1d,3u,1e} r268={1d,2u} r275={1d,1u} r276={1d,6u,1e} r277={1d,3u} r278={1d,5u,1e} r279={1d,4u,1e} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r296={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r311={1d,1u} r312={1d,1u,1e} r314={1d,1u} r317={1d,2u} r318={1d,1u} r319={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,2u} r332={1d,1u} r336={1d,2u,1e} r337={1d,1u,1e} r338={1d,1u} r342={1d,1u} r343={1d,1u} r348={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r355={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r362={1d,2u} r364={1d,1u} r365={1d,2u} r366={1d,1u} r367={1d,1u} r369={1d,2u} r370={1d,3u} r371={1d,1u} r372={1d,1u} r375={1d,1u} 
;;    total ref usage 842{449d,385u,8e} in 214{209 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331
0[0,10] 1[10,7] 2[17,6] 4[23,11] 5[34,11] 6[45,1] 7[46,1] 8[47,5] 9[52,5] 10[57,5] 11[62,5] 12[67,5] 13[72,5] 14[77,5] 15[82,5] 16[87,1] 17[88,83] 18[171,5] 19[176,5] 20[181,1] 21[182,6] 22[188,6] 23[194,6] 24[200,6] 25[206,6] 26[212,6] 27[218,6] 28[224,6] 29[230,5] 30[235,5] 31[240,5] 32[245,5] 33[250,5] 34[255,5] 35[260,5] 36[265,5] 37[270,6] 38[276,6] 39[282,5] 40[287,5] 45[292,5] 46[297,5] 47[302,5] 48[307,5] 49[312,5] 50[317,5] 51[322,5] 52[327,5] 115[332,3] 116[335,3] 125[338,2] 142[340,2] 148[342,2] 152[344,1] 157[345,1] 171[346,1] 199[347,2] 200[349,1] 202[350,1] 203[351,2] 210[353,2] 224[355,2] 226[357,2] 230[359,2] 238[361,1] 239[362,1] 240[363,2] 247[365,1] 248[366,1] 249[367,1] 250[368,4] 260[372,2] 261[374,1] 262[375,1] 263[376,1] 265[377,1] 268[378,1] 275[379,1] 276[380,1] 277[381,1] 278[382,1] 279[383,1] 280[384,1] 281[385,1] 282[386,1] 283[387,1] 284[388,1] 285[389,1] 286[390,1] 287[391,1] 288[392,1] 289[393,1] 291[394,1] 292[395,1] 293[396,1] 296[397,1] 298[398,1] 299[399,1] 300[400,1] 301[401,1] 302[402,1] 304[403,1] 305[404,1] 306[405,1] 307[406,1] 308[407,1] 311[408,1] 312[409,1] 314[410,1] 317[411,1] 318[412,1] 319[413,1] 323[414,1] 324[415,1] 325[416,1] 326[417,1] 327[418,1] 328[419,1] 329[420,1] 330[421,1] 331[422,1] 332[423,1] 336[424,1] 337[425,1] 338[426,1] 342[427,1] 343[428,1] 348[429,1] 350[430,1] 351[431,1] 352[432,1] 354[433,1] 355[434,1] 357[435,1] 358[436,1] 359[437,1] 360[438,1] 362[439,1] 364[440,1] 365[441,1] 366[442,1] 367[443,1] 369[444,1] 370[445,1] 371[446,1] 372[447,1] 375[448,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  kill	 17 [flags]
;; rd  in  	(19)
9, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281
;; rd  gen 	(10)
167, 334, 337, 379, 380, 381, 382, 383, 384, 385
;; rd  kill	(13)
332, 333, 334, 335, 336, 337, 379, 380, 381, 382, 383, 384, 385

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 71 0 55 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 55 71 56 2 (set (reg/v/f:DI 275 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 56 55 57 2 (set (reg/v:SI 276 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:519 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ cols ])
        (nil)))

(insn 57 56 58 2 (set (reg/v:SI 277 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:519 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ rows ])
        (nil)))

(insn 58 57 59 2 (set (reg/v/f:DI 278 [ newCols ])
        (reg:DI 2 cx [ newCols ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 2 cx [ newCols ])
        (nil)))

(insn 59 58 60 2 (set (reg/v/f:DI 279 [ newRows ])
        (reg:DI 37 r8 [ newRows ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8 [ newRows ])
        (nil)))

(note 60 59 73 2 NOTE_INSN_FUNCTION_BEG)

(insn 73 60 74 2 (parallel [
            (set (reg:SI 280)
                (plus:SI (reg/v:SI 276 [ cols ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:521 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 74 73 75 2 (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (reg:SI 280)) ../src/izp-gaussian.c:521 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 280)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 276 [ cols ])
                (const_int 16 [0x10]))
            (nil))))

(insn 75 74 76 2 (parallel [
            (set (reg:SI 115 [ prephitmp.568 ])
                (plus:SI (reg/v:SI 277 [ rows ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:522 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 76 75 77 2 (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:522 64 {*movsi_internal}
     (nil))

(insn 77 76 78 2 (set (reg:SI 116 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:524 64 {*movsi_internal}
     (nil))

(insn 78 77 79 2 (parallel [
            (set (reg:SI 281)
                (and:SI (reg:SI 116 [ prephitmp.568 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:524 380 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 79 78 80 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 281)
            (const_int 0 [0]))) ../src/izp-gaussian.c:524 2 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 281)
        (nil)))

(jump_insn 80 79 81 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) ../src/izp-gaussian.c:524 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 92)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; rd  out 	(29)
9, 16, 22, 33, 44, 45, 46, 87, 167, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 334, 337, 379, 380, 381, 382, 383, 384, 385


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 282 283
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 282 283
;; live  kill	 17 [flags]
;; rd  in  	(29)
9, 16, 22, 33, 44, 45, 46, 87, 167, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 334, 337, 379, 380, 381, 382, 383, 384, 385
;; rd  gen 	(5)
7, 333, 336, 386, 387
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 332, 333, 334, 335, 336, 337, 386, 387

;; Pred edge  2 [29.0%]  (fallthru)
(note 81 80 82 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 82 81 83 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2ae345ba6c80 *.LC1>)) ../src/izp-gaussian.c:525 -1
     (nil))

(insn 83 82 84 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2ae345ba6c80 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 84 83 85 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 85 84 86 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 86 85 87 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 87 86 88 3 (set (reg:SI 283 [ *newCols_5(D) ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))

(insn 88 87 89 3 (parallel [
            (set (reg:SI 282)
                (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:526 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 283 [ *newCols_5(D) ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 89 88 90 3 (parallel [
            (set (reg:SI 116 [ prephitmp.568 ])
                (and:SI (reg:SI 282)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:526 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:SI 282)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 90 89 91 3 (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (reg:SI 116 [ prephitmp.568 ])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))

(insn 91 90 92 3 (set (reg:SI 115 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; rd  out 	(30)
7, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 336, 379, 380, 381, 382, 383, 384, 385, 386, 387


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags] 284
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  gen 	 17 [flags] 284
;; live  kill	 17 [flags]
;; rd  in  	(34)
7, 9, 16, 22, 33, 44, 45, 46, 87, 167, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 334, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387
;; rd  gen 	(2)
162, 388
;; rd  kill	(1)
388

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 92 91 93 4 15 "" [1 uses])

(note 93 92 94 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 4 (parallel [
            (set (reg:SI 284)
                (and:SI (reg:SI 115 [ prephitmp.568 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:529 380 {*andsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 95 94 96 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 284)
            (const_int 0 [0]))) ../src/izp-gaussian.c:529 2 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 284)
        (nil)))

(jump_insn 96 95 97 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) ../src/izp-gaussian.c:529 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil)))
 -> 108)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; rd  out 	(35)
7, 9, 16, 22, 33, 44, 45, 46, 87, 162, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 334, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  6 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 285 286
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 285 286
;; live  kill	 17 [flags]
;; rd  in  	(35)
7, 9, 16, 22, 33, 44, 45, 46, 87, 162, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 333, 334, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388
;; rd  gen 	(5)
5, 332, 335, 389, 390
;; rd  kill	(18)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 332, 333, 334, 335, 336, 337, 389, 390

;; Pred edge  4 [29.0%]  (fallthru)
(note 97 96 98 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 98 97 99 5 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2ae345ba6d20 *.LC2>)) ../src/izp-gaussian.c:530 -1
     (nil))

(insn 99 98 100 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2ae345ba6d20 *.LC2>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 100 99 101 5 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 101 100 102 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 102 101 103 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 103 102 104 5 (set (reg:SI 286 [ *newRows_8(D) ])
        (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (nil))

(insn 104 103 105 5 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:531 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 286 [ *newRows_8(D) ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 105 104 106 5 (parallel [
            (set (reg:SI 115 [ prephitmp.568 ])
                (and:SI (reg:SI 285)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:531 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 106 105 107 5 (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 279 [ newRows ])
        (nil)))

(insn 107 106 108 5 (set (reg:SI 116 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 278 [ newCols ])
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; rd  out 	(33)
5, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 335, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148 152 287 288 289 291 292 293 296
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 148 152 287 288 289 291 292 293 296
;; live  kill	 17 [flags]
;; rd  in  	(40)
5, 7, 9, 16, 22, 33, 44, 45, 46, 87, 162, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390
;; rd  gen 	(11)
3, 151, 342, 344, 391, 392, 393, 394, 395, 396, 397
;; rd  kill	(20)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 342, 343, 344, 391, 392, 393, 394, 395, 396, 397

;; Pred edge  4 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 108 107 109 6 16 "" [1 uses])

(note 109 108 110 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 110 109 111 6 (var_location:SI width (reg:SI 116 [ prephitmp.568 ])) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 111 110 112 6 (var_location:SI height (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 112 111 113 6 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 113 112 114 6 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 115 [ prephitmp.568 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 114 113 115 6 (set (reg:DI 288)
        (sign_extend:DI (reg:SI 287))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))

(insn 115 114 116 6 (parallel [
            (set (reg:DI 289)
                (ashift:DI (reg:DI 288)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 288)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 116 115 117 6 (set (reg:DI 4 si)
        (reg:DI 289)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 289)
        (nil)))

(insn 117 116 118 6 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 118 117 119 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 119 118 121 6 (set (reg/v/f:DI 148 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 290)
            (nil))))

(debug_insn 121 119 122 6 (var_location:DI idx (reg/v/f:DI 148 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 122 121 123 6 (parallel [
            (set (reg:SI 291)
                (mult:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 116 [ prephitmp.568 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 123 122 124 6 (parallel [
            (set (reg:SI 292)
                (ashift:SI (reg:SI 291)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 291)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 124 123 125 6 (set (reg:DI 293)
        (sign_extend:DI (reg:SI 292))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 292)
        (nil)))

(insn 125 124 126 6 (set (reg:DI 4 si)
        (reg:DI 293)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 293)
        (nil)))

(insn 126 125 127 6 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 127 126 128 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 128 127 130 6 (set (reg/v/f:DI 152 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 294)
            (nil))))

(debug_insn 130 128 131 6 (var_location:DI heap (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 131 130 132 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 152 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 132 131 133 6 (set (reg:QI 296)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 133 132 134 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 296)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 296)
        (nil)))

(jump_insn 134 133 382 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 241)
;; End of basic block 6 -> ( 21 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; rd  out 	(47)
3, 16, 22, 33, 44, 45, 46, 87, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397


;; Succ edge  21 [4.3%] 
;; Succ edge  7 [95.7%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u86(6){ }u87(7){ }u88(16){ }u89(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 17 [flags] 298
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 298
;; live  kill	
;; rd  in  	(47)
3, 16, 22, 33, 44, 45, 46, 87, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397
;; rd  gen 	(2)
149, 398
;; rd  kill	(1)
398

;; Pred edge  6 [95.7%]  (fallthru)
(note 382 134 135 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 135 382 136 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 148 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 136 135 137 7 (set (reg:QI 298)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 137 136 138 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 298)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 298)
        (nil)))

(jump_insn 138 137 139 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 241)
;; End of basic block 7 -> ( 8 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; rd  out 	(48)
3, 16, 22, 33, 44, 45, 46, 87, 149, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398


;; Succ edge  8 [95.7%]  (fallthru)
;; Succ edge  21 [4.3%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u94(6){ }u95(7){ }u96(16){ }u97(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(48)
3, 16, 22, 33, 44, 45, 46, 87, 149, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  gen 	(1)
148
;; rd  kill	(0)


;; Pred edge  7 [95.7%]  (fallthru)
(note 139 138 140 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 140 139 141 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 141 140 142 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 115 [ prephitmp.568 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 142 141 143 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 235)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 235)
;; End of basic block 8 -> ( 9 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; rd  out 	(48)
3, 16, 22, 33, 44, 45, 46, 87, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398


;; Succ edge  9 [91.0%]  (fallthru)
;; Succ edge  20 [9.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u100(6){ }u101(7){ }u102(16){ }u103(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148
;; lr  def 	 17 [flags] 238 239 299 300 301 302
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 238 239 299 300 301 302
;; live  kill	 17 [flags]
;; rd  in  	(48)
3, 16, 22, 33, 44, 45, 46, 87, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  gen 	(7)
144, 361, 362, 399, 400, 401, 402
;; rd  kill	(6)
361, 362, 399, 400, 401, 402

;; Pred edge  8 [91.0%]  (fallthru)
(note 143 142 146 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 146 143 147 9 (parallel [
            (set (reg:DI 299)
                (and:DI (reg/v/f:DI 148 [ extImage ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 147 146 148 9 (parallel [
            (set (reg:DI 300)
                (lshiftrt:DI (reg:DI 299)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 299)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 148 147 149 9 (parallel [
            (set (reg:DI 301)
                (neg:DI (reg:DI 300)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 448 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 300)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 149 148 150 9 (parallel [
            (set (reg:SI 302)
                (and:SI (subreg:SI (reg:DI 301) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:DI 301)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 150 149 151 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 302)
            (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:518 6 {*cmpsi_1}
     (nil))

(insn 151 150 152 9 (set (reg:SI 238 [ prolog_loop_niters.630 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 302)
            (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:518 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 302)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 152 151 153 9 (set (reg:DI 239 [ prolog_loop_niters.631 ])
        (zero_extend:DI (reg:SI 238 [ prolog_loop_niters.630 ]))) ../src/izp-gaussian.c:518 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 153 152 154 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 238 [ prolog_loop_niters.630 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 154 153 155 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 367)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 367)
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; rd  out 	(54)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  12

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 238
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(54)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(1)
98
;; rd  kill	(0)


;; Pred edge  9 [100.0%]  (fallthru)
(note 155 154 156 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 158 10 (set (mem/f:DI (reg/v/f:DI 148 [ extImage ]) [2 MEM[base: D.8297_44, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 158 156 159 10 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 159 158 160 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 115 [ prephitmp.568 ])
            (reg:SI 238 [ prolog_loop_niters.630 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 160 159 363 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 235)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 235)
;; End of basic block 10 -> ( 11 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; rd  out 	(54)
3, 16, 22, 33, 44, 45, 46, 87, 98, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402


;; Succ edge  11 [100.0%]  (fallthru)
;; Succ edge  20

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u125(6){ }u126(7){ }u127(16){ }u128(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 250
;; live  kill	
;; rd  in  	(54)
3, 16, 22, 33, 44, 45, 46, 87, 98, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(1)
371
;; rd  kill	(4)
368, 369, 370, 371

;; Pred edge  10 [100.0%]  (fallthru)
(note 363 160 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 363 367 11 (set (reg/v:SI 250 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; rd  out 	(55)
3, 16, 22, 33, 44, 45, 46, 87, 98, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u129(6){ }u130(7){ }u131(16){ }u132(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 275 276 277
;; live  gen 	 250
;; live  kill	
;; rd  in  	(54)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(1)
370
;; rd  kill	(4)
368, 369, 370, 371

;; Pred edge  9
(code_label 367 61 366 12 35 "" [1 uses])

(note 366 367 62 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 62 366 161 12 (set (reg/v:SI 250 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; rd  out 	(55)
3, 16, 22, 33, 44, 45, 46, 87, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 370, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u133(6){ }u134(7){ }u135(16){ }u136(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 238
;; lr  def 	 17 [flags] 247 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 238 239 250 275 276 277
;; live  gen 	 17 [flags] 247 248 249
;; live  kill	 17 [flags]
;; rd  in  	(57)
3, 16, 22, 33, 44, 45, 46, 87, 98, 144, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 370, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(4)
141, 365, 366, 367
;; rd  kill	(3)
365, 366, 367

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 161 62 162 13 19 "" [0 uses])

(note 162 161 163 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 13 (parallel [
            (set (reg:SI 247 [ niters.634 ])
                (minus:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 238 [ prolog_loop_niters.630 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 164 163 165 13 (parallel [
            (set (reg:SI 248 [ bnd.635 ])
                (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 165 164 166 13 (parallel [
            (set (reg:SI 249 [ ratio_mult_vf.636 ])
                (ashift:SI (reg:SI 248 [ bnd.635 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 166 165 167 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 249 [ ratio_mult_vf.636 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 167 166 168 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 210)
;; End of basic block 13 -> ( 14 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; rd  out 	(59)
3, 16, 22, 33, 44, 45, 46, 87, 141, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 365, 366, 367, 370, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  18

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u143(6){ }u144(7){ }u145(16){ }u146(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 239 250
;; lr  def 	 17 [flags] 142 199 260 261 263 268 304 305 306 307 308 311 362 375
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  gen 	 142 199 260 261 263 268 304 305 306 307 308 311 362 375
;; live  kill	 17 [flags]
;; rd  in  	(59)
3, 16, 22, 33, 44, 45, 46, 87, 141, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 361, 362, 365, 366, 367, 370, 371, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402
;; rd  gen 	(14)
341, 348, 372, 374, 376, 378, 403, 404, 405, 406, 407, 408, 439, 448
;; rd  kill	(17)
340, 341, 347, 348, 372, 373, 374, 376, 378, 403, 404, 405, 406, 407, 408, 439, 448

;; Pred edge  13 [100.0%]  (fallthru)
(note 168 167 169 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 14 (parallel [
            (set (reg:SI 304)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 170 169 171 14 (parallel [
            (set (reg:SI 305)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 171 170 172 14 (parallel [
            (set (reg:SI 306)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 172 171 173 14 (set (reg:V2SI 307)
        (vec_concat:V2SI (reg:SI 305)
            (reg:SI 306))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 306)
        (expr_list:REG_DEAD (reg:SI 305)
            (nil))))

(insn 173 172 174 14 (set (reg:V2SI 308)
        (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (reg:SI 304))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 304)
        (nil)))

(insn 174 173 176 14 (set (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (vec_concat:V4SI (reg:V2SI 308)
            (reg:V2SI 307))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 308)
        (expr_list:REG_DEAD (reg:V2SI 307)
            (nil))))

(insn 176 174 393 14 (set (reg:V4SI 362)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 393 176 177 14 (set (reg:V4SI 261 [ vect_cst_.640 ])
        (reg:V4SI 362)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 177 393 179 14 (set (reg:V4SI 263 [ vect_cst_.643 ])
        (vec_duplicate:V4SI (reg:SI 116 [ prephitmp.568 ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 179 177 181 14 (set (reg:V2DI 268 [ vect_cst_.648 ])
        (vec_duplicate:V2DI (reg/v/f:DI 152 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 181 179 182 14 (parallel [
            (set (reg:DI 311)
                (ashift:DI (reg:DI 239 [ prolog_loop_niters.631 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 239 [ prolog_loop_niters.631 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 182 181 64 14 (parallel [
            (set (reg:DI 199 [ ivtmp.697 ])
                (plus:DI (reg/v/f:DI 148 [ extImage ])
                    (reg:DI 311)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 311)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 64 182 189 14 (set (reg:SI 142 [ ivtmp.695 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 189 64 371 14 (set (reg:V4SI 375)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; rd  out 	(72)
3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 341, 342, 344, 348, 361, 362, 365, 366, 367, 370, 371, 372, 374, 376, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 439, 448


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u162(6){ }u163(7){ }u164(16){ }u165(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 262
;; lr  def 	 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; live  gen 	 260
;; live  kill	
;; rd  in  	(82)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(1)
373
;; rd  kill	(2)
372, 373

;; Pred edge  16 [91.0%] 
(code_label 371 189 370 15 36 "" [1 uses])

(note 370 371 63 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 63 370 203 15 (set (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (reg:V4SI 262 [ vect_vec_iv_.641 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 262 [ vect_vec_iv_.641 ])
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; rd  out 	(81)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448


;; Succ edge  16 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u167(6){ }u168(7){ }u169(16){ }u170(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 142 199 248 260 261 263 268 362 375
;; lr  def 	 17 [flags] 142 199 262 265 312 314 317 318 319 323
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277 362 375
;; live  gen 	 17 [flags] 142 199 262 265 312 314 317 318 319 323
;; live  kill	 17 [flags]
;; rd  in  	(84)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 341, 342, 344, 347, 348, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(11)
133, 340, 347, 375, 377, 409, 410, 411, 412, 413, 414
;; rd  kill	(12)
340, 341, 347, 348, 375, 377, 409, 410, 411, 412, 413, 414

;; Pred edge  15 [100.0%]  (fallthru,dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 203 63 183 16 22 "" [0 uses])

(note 183 203 184 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 16 (set (reg:V4SI 262 [ vect_vec_iv_.641 ])
        (plus:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (reg:V4SI 261 [ vect_cst_.640 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 185 184 187 16 (set (reg:V4SI 312)
        (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (reg:V4SI 263 [ vect_cst_.643 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (nil)))

(insn 187 185 190 16 (set (reg:V4SI 265 [ vect_var_.644 ])
        (mult:V4SI (reg:V4SI 312)
            (reg:V4SI 362))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 312)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 312)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 190 187 191 16 (set (reg:V4SI 317)
        (gt:V4SI (reg:V4SI 375)
            (reg:V4SI 265 [ vect_var_.644 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 265 [ vect_var_.644 ]))
        (nil)))

(insn 191 190 192 16 (set (subreg:V4SI (reg:V2DI 314) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                (reg:V4SI 317))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 192 191 193 16 (set (reg:V2DI 318)
        (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
            (reg:V2DI 314))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 314)
        (nil)))

(insn 193 192 196 16 (set (mem:V2DI (reg:DI 199 [ ivtmp.697 ]) [2 MEM[base: D.8338_155, offset: 0B]+0 S16 A128])
        (reg:V2DI 318)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 318)
        (nil)))

(insn 196 193 197 16 (set (subreg:V4SI (reg:V2DI 319) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                (reg:V4SI 317))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 317)
        (expr_list:REG_DEAD (reg:V4SI 265 [ vect_var_.644 ])
            (nil))))

(insn 197 196 198 16 (set (reg:V2DI 323)
        (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
            (reg:V2DI 319))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 319)
        (nil)))

(insn 198 197 200 16 (set (mem:V2DI (plus:DI (reg:DI 199 [ ivtmp.697 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8338_155, offset: 16B]+0 S16 A128])
        (reg:V2DI 323)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 323)
        (nil)))

(debug_insn 200 198 201 16 (var_location:SI i (debug_expr:SI D#4)) -1
     (nil))

(insn 201 200 202 16 (parallel [
            (set (reg:SI 142 [ ivtmp.695 ])
                (plus:SI (reg:SI 142 [ ivtmp.695 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 202 201 204 16 (parallel [
            (set (reg:DI 199 [ ivtmp.697 ])
                (plus:DI (reg:DI 199 [ ivtmp.697 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 204 202 205 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 142 [ ivtmp.695 ])
            (reg:SI 248 [ bnd.635 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 205 204 206 16 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 371)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 371)
;; End of basic block 16 -> ( 15 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277 362 375
;; rd  out 	(82)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448


;; Succ edge  15 [91.0%] 
;; Succ edge  17 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 247 249 250
;; lr  def 	 17 [flags] 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; live  gen 	 17 [flags] 250
;; live  kill	 17 [flags]
;; rd  in  	(82)
3, 16, 22, 33, 44, 45, 46, 87, 133, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(2)
131, 369
;; rd  kill	(4)
368, 369, 370, 371

;; Pred edge  16 [9.0%]  (fallthru,loop_exit)
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 17 (parallel [
            (set (reg/v:SI 250 [ i ])
                (plus:SI (reg/v:SI 250 [ i ])
                    (reg:SI 249 [ ratio_mult_vf.636 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 208 207 209 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 247 [ niters.634 ])
            (reg:SI 249 [ ratio_mult_vf.636 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 249 [ ratio_mult_vf.636 ])
        (expr_list:REG_DEAD (reg:SI 247 [ niters.634 ])
            (nil))))

(jump_insn 209 208 210 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 235)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 235)
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; rd  out 	(81)
3, 16, 22, 33, 44, 45, 46, 87, 131, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448


;; Succ edge  18 [100.0%]  (fallthru)
;; Succ edge  20

;; Start of basic block ( 17 13) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 250
;; lr  def 	 17 [flags] 125 171 226 324 325 326 327 328 329
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  gen 	 125 171 226 324 325 326 327 328 329
;; live  kill	 17 [flags]
;; rd  in  	(84)
3, 16, 22, 33, 44, 45, 46, 87, 131, 141, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 340, 342, 344, 347, 361, 362, 365, 366, 367, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 439, 448
;; rd  gen 	(9)
339, 346, 358, 415, 416, 417, 418, 419, 420
;; rd  kill	(11)
338, 339, 346, 357, 358, 415, 416, 417, 418, 419, 420

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  13
(code_label 210 209 211 18 21 "" [1 uses])

(note 211 210 212 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 18 (parallel [
            (set (reg:SI 324)
                (ashift:SI (reg:SI 116 [ prephitmp.568 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 213 212 214 18 (set (reg:DI 171 [ D.8279 ])
        (sign_extend:DI (reg:SI 324))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 214 213 215 18 (parallel [
            (set (reg:SI 325)
                (mult:SI (reg:SI 116 [ prephitmp.568 ])
                    (reg/v:SI 250 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 116 [ prephitmp.568 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 215 214 216 18 (parallel [
            (set (reg:SI 326)
                (ashift:SI (reg:SI 325)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 325)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 216 215 217 18 (set (reg:DI 327)
        (sign_extend:DI (reg:SI 326))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 326)
        (nil)))

(insn 217 216 218 18 (parallel [
            (set (reg:DI 226 [ ivtmp.660 ])
                (plus:DI (reg/v/f:DI 152 [ heap ])
                    (reg:DI 327)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 327)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 218 217 219 18 (set (reg:DI 328 [ i ])
        (sign_extend:DI (reg/v:SI 250 [ i ]))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (nil))

(insn 219 218 220 18 (parallel [
            (set (reg:DI 329)
                (ashift:DI (reg:DI 328 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 328 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 220 219 228 18 (parallel [
            (set (reg:DI 125 [ ivtmp.662 ])
                (plus:DI (reg/v/f:DI 148 [ extImage ])
                    (reg:DI 329)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 329)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; End of basic block 18 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; rd  out 	(91)
3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 339, 340, 342, 344, 346, 347, 358, 361, 362, 365, 366, 367, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u224(6){ }u225(7){ }u226(16){ }u227(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 171 226 250
;; lr  def 	 17 [flags] 125 226 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  gen 	 17 [flags] 125 226 250
;; live  kill	 17 [flags]
;; rd  in  	(95)
3, 16, 22, 33, 44, 45, 46, 87, 121, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 339, 340, 342, 344, 346, 347, 357, 358, 361, 362, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448
;; rd  gen 	(4)
121, 338, 357, 368
;; rd  kill	(8)
338, 339, 357, 358, 368, 369, 370, 371

;; Pred edge  19 [91.0%]  (dfs_back)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 228 220 221 19 24 "" [1 uses])

(note 221 228 222 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 222 221 223 19 (set (mem/f:DI (reg:DI 125 [ ivtmp.662 ]) [2 MEM[base: D.8287_35, offset: 0B]+0 S8 A64])
        (reg:DI 226 [ ivtmp.660 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 223 222 225 19 (parallel [
            (set (reg/v:SI 250 [ i ])
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 225 223 226 19 (var_location:SI i (reg/v:SI 250 [ i ])) -1
     (nil))

(insn 226 225 227 19 (parallel [
            (set (reg:DI 226 [ ivtmp.660 ])
                (plus:DI (reg:DI 226 [ ivtmp.660 ])
                    (reg:DI 171 [ D.8279 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 227 226 229 19 (parallel [
            (set (reg:DI 125 [ ivtmp.662 ])
                (plus:DI (reg:DI 125 [ ivtmp.662 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 229 227 230 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ prephitmp.568 ])
            (reg/v:SI 250 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 230 229 235 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 228)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 228)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; rd  out 	(90)
3, 16, 22, 33, 44, 45, 46, 87, 121, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448


;; Succ edge  19 [91.0%]  (dfs_back)
;; Succ edge  20 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 19 8 10 17) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u238(6){ }u239(7){ }u240(16){ }u241(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152
;; lr  def 	 330
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; live  gen 	 330
;; live  kill	
;; rd  in  	(94)
3, 16, 22, 33, 44, 45, 46, 87, 98, 121, 131, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 439, 448
;; rd  gen 	(1)
421
;; rd  kill	(1)
421

;; Pred edge  19 [9.0%]  (fallthru,loop_exit)
;; Pred edge  8 [9.0%] 
;; Pred edge  10
;; Pred edge  17
(code_label 235 230 236 20 18 "" [3 uses])

(note 236 235 237 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 238 20 (set (reg:DI 330 [ prephitmp.568 ])
        (sign_extend:DI (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 115 [ prephitmp.568 ])
        (nil)))

(insn 238 237 241 20 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 330 [ prephitmp.568 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 148 [ extImage ])) [2 *D.8102_91+0 S8 A64])
        (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 330 [ prephitmp.568 ])
        (expr_list:REG_DEAD (reg/v/f:DI 152 [ heap ])
            (nil))))
;; End of basic block 20 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; rd  out 	(95)
3, 16, 22, 33, 44, 45, 46, 87, 98, 121, 131, 148, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u246(6){ }u247(7){ }u248(16){ }u249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 148
;; live  kill	
;; rd  in  	(49)
3, 16, 22, 33, 44, 45, 46, 87, 149, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 342, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  gen 	(2)
1, 343
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 342, 343

;; Pred edge  7 [4.3%] 
;; Pred edge  6 [4.3%] 
(code_label 241 238 242 21 17 "" [2 uses])

(note 242 241 243 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 243 242 244 21 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 244 243 245 21 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 245 244 246 21 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 246 245 247 21 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 247 246 248 21 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 248 247 249 21 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 249 248 65 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 65 249 250 21 (set (reg/v/f:DI 148 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; rd  out 	(49)
1, 16, 22, 33, 44, 45, 46, 87, 149, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 343, 344, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u255(6){ }u256(7){ }u257(16){ }u258(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 277
;; lr  def 	 17 [flags] 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  gen 	 17 [flags] 230
;; live  kill	
;; rd  in  	(99)
1, 3, 16, 22, 33, 44, 45, 46, 87, 98, 121, 131, 148, 149, 151, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448
;; rd  gen 	(2)
119, 359
;; rd  kill	(2)
359, 360

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 250 65 251 22 25 "" [0 uses])

(note 251 250 252 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 252 251 254 22 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 254 252 70 22 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 70 254 255 22 (set (reg:DI 230 [ ivtmp.689 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:539 62 {*movdi_internal_rex64}
     (nil))

(insn 255 70 256 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 277 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:539 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 256 255 276 22 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 318)
            (pc))) ../src/izp-gaussian.c:539 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 318)
;; End of basic block 22 -> ( 29 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; rd  out 	(95)
1, 3, 16, 22, 33, 44, 45, 46, 87, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 359, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448


;; Succ edge  29 [91.0%] 
;; Succ edge  34 [9.0%]  (fallthru)

;; Start of basic block ( 23 33) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u261(6){ }u262(7){ }u263(16){ }u264(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 203 210 369 371 372
;; lr  def 	 17 [flags] 203 210 331 332 336 337 338
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 203 210 331 332 336 337 338
;; live  kill	 17 [flags]
;; rd  in  	(132)
1, 3, 16, 22, 33, 44, 45, 46, 87, 92, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 351, 352, 353, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(8)
92, 352, 354, 422, 423, 424, 425, 426
;; rd  kill	(9)
351, 352, 353, 354, 422, 423, 424, 425, 426

;; Pred edge  23 [91.0%]  (dfs_back)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 276 256 260 23 28 "" [1 uses])

(note 260 276 261 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 261 260 265 23 (set (subreg:V16QI (reg:V4SI 332) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                        (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
            ] UNSPEC_MOVU)) ../src/izp-gaussian.c:542 1138 {*sse2_movdqu}
     (nil))

(insn 265 261 266 23 (set (reg:V4SF 336)
        (float:V4SF (reg:V4SI 332))) ../src/izp-gaussian.c:542 1427 {sse2_cvtdq2ps}
     (expr_list:REG_DEAD (reg:V4SI 332)
        (nil)))

(insn 266 265 267 23 (set (reg:V4SF 337)
        (lt:V4SF (reg:V4SF 336)
            (reg:V4SF 372))) ../src/izp-gaussian.c:542 1290 {sse_maskcmpv4sf3}
     (expr_list:REG_EQUAL (lt:V4SF (reg:V4SF 336)
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (nil)))

(insn 267 266 268 23 (set (reg:V4SF 338)
        (and:V4SF (reg:V4SF 337)
            (reg:V4SF 371))) ../src/izp-gaussian.c:542 1318 {*andv4sf3}
     (expr_list:REG_DEAD (reg:V4SF 337)
        (expr_list:REG_EQUAL (and:V4SF (reg:V4SF 337)
                (const_vector:V4SF [
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                        (const_double:SF 4.294967296e+9 [0x0.8p+33])
                    ]))
            (nil))))

(insn 268 267 270 23 (set (reg:V4SF 331)
        (plus:V4SF (reg:V4SF 336)
            (reg:V4SF 338))) ../src/izp-gaussian.c:542 1166 {*addv4sf3}
     (expr_list:REG_DEAD (reg:V4SF 338)
        (expr_list:REG_DEAD (reg:V4SF 336)
            (nil))))

(insn 270 268 271 23 (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 203 [ ivtmp.682 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+0 S8 A32])
        (vec_select:V2SF (reg:V4SF 331)
            (parallel [
                    (const_int 0 [0])
                    (const_int 1 [0x1])
                ]))) ../src/izp-gaussian.c:541 1486 {sse_storelps}
     (nil))

(insn 271 270 273 23 (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 203 [ ivtmp.682 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+8 S8 A32])
        (vec_select:V2SF (reg:V4SF 331)
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 3 [0x3])
                ]))) ../src/izp-gaussian.c:541 1482 {sse_storehps}
     (expr_list:REG_DEAD (reg:V4SF 331)
        (nil)))

(debug_insn 273 271 274 23 (var_location:SI j (debug_expr:SI D#5)) -1
     (nil))

(insn 274 273 275 23 (parallel [
            (set (reg:SI 210 [ ivtmp.679 ])
                (plus:SI (reg:SI 210 [ ivtmp.679 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 275 274 277 23 (parallel [
            (set (reg:DI 203 [ ivtmp.682 ])
                (plus:DI (reg:DI 203 [ ivtmp.682 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 277 275 278 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 369 [ bnd.612 ])
            (reg:SI 210 [ ivtmp.679 ]))) ../src/izp-gaussian.c:541 6 {*cmpsi_1}
     (nil))

(jump_insn 278 277 279 23 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:541 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 276)
;; End of basic block 23 -> ( 23 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 92, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  23 [91.0%]  (dfs_back)
;; Succ edge  24 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276 370
;; lr  def 	 17 [flags] 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 224
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 92, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(2)
88, 355
;; rd  kill	(2)
355, 356

;; Pred edge  23 [9.0%]  (fallthru,loop_exit)
(note 279 278 411 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 411 279 281 24 (set (reg/v:SI 224 [ j ])
        (reg:SI 370 [ ratio_mult_vf.613 ])) ../src/izp-gaussian.c:541 64 {*movsi_internal}
     (nil))

(insn 281 411 282 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 276 [ cols ])
            (reg:SI 370 [ ratio_mult_vf.613 ]))) ../src/izp-gaussian.c:541 6 {*cmpsi_1}
     (nil))

(jump_insn 282 281 381 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 321)
            (pc))) ../src/izp-gaussian.c:541 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 321)
;; End of basic block 24 -> ( 26 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; rd  out 	(128)
1, 3, 16, 22, 33, 44, 45, 46, 87, 88, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  26 [100.0%]  (fallthru)
;; Succ edge  28

;; Start of basic block ( 32 31) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u295(6){ }u296(7){ }u297(16){ }u298(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 224
;; live  kill	
;; rd  in  	(130)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(1)
356
;; rd  kill	(2)
355, 356

;; Pred edge  32
;; Pred edge  31
(code_label 381 282 380 25 38 "" [2 uses])

(note 380 381 68 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 68 380 330 25 (set (reg/v:SI 224 [ j ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u299(6){ }u300(7){ }u301(16){ }u302(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 224
;; lr  def 	 17 [flags] 240 364 365 366 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277 369 370 371 372
;; live  gen 	 240 364 365 366 367
;; live  kill	 17 [flags]
;; rd  in  	(131)
1, 3, 16, 22, 33, 44, 45, 46, 87, 88, 101, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(5)
364, 440, 441, 442, 443
;; rd  kill	(6)
363, 364, 440, 441, 442, 443

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 330 68 283 26 34 "" [0 uses])

(note 283 330 69 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 69 283 391 26 (set (reg:DI 240 [ ivtmp.672 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 62 {*movdi_internal_rex64}
     (nil))

(insn 391 69 286 26 (set (reg:DI 364 [ j ])
        (sign_extend:DI (reg/v:SI 224 [ j ]))) 126 {*extendsidi2_rex64}
     (nil))

(insn 286 391 287 26 (parallel [
            (set (reg:DI 365 [ D.8307 ])
                (ashift:DI (reg:DI 364 [ j ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 364 [ j ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 287 286 288 26 (parallel [
            (set (reg:DI 366)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 365 [ D.8307 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 200 [ pretmp.584 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 288 287 307 26 (parallel [
            (set (reg:DI 367)
                (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                    (reg:DI 365 [ D.8307 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 365 [ D.8307 ])
        (expr_list:REG_DEAD (reg/f:DI 202 [ pretmp.589 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; End of basic block 26 -> ( 27)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; rd  out 	(128)
1, 3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 364, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 27 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 240 276 366 367
;; lr  def 	 17 [flags] 157 240 342 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  gen 	 17 [flags] 157 240 342 343
;; live  kill	 17 [flags]
;; rd  in  	(130)
1, 3, 16, 22, 33, 44, 45, 46, 87, 114, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(5)
114, 345, 363, 427, 428
;; rd  kill	(5)
345, 363, 364, 427, 428

;; Pred edge  27 [91.0%]  (dfs_back)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 307 288 284 27 32 "" [1 uses])

(note 284 307 289 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 289 284 292 27 (set (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ])
        (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 367)) [5 MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B]+0 S4 A32]))) ../src/izp-gaussian.c:542 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 292 289 302 27 (set (reg:SF 343)
        (float:SF (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ]))) ../src/izp-gaussian.c:542 219 {*floatdisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ])
        (nil)))

(insn 302 292 304 27 (set (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 366))
                (const_int 32 [0x20])) [3 MEM[base: D.8311_219, index: ivtmp.672_220, step: 4, offset: 32B]+0 S4 A32])
        (reg:SF 343)) ../src/izp-gaussian.c:542 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 343)
        (nil)))

(debug_insn 304 302 305 27 (var_location:SI j (debug_expr:SI D#6)) -1
     (nil))

(insn 305 304 306 27 (parallel [
            (set (reg:DI 240 [ ivtmp.672 ])
                (plus:DI (reg:DI 240 [ ivtmp.672 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 306 305 308 27 (parallel [
            (set (reg:SI 157 [ D.8314 ])
                (plus:SI (reg/v:SI 224 [ j ])
                    (subreg:SI (reg:DI 240 [ ivtmp.672 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 308 306 309 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 276 [ cols ])
            (reg:SI 157 [ D.8314 ]))) ../src/izp-gaussian.c:540 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 157 [ D.8314 ])
        (nil)))

(jump_insn 309 308 321 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 307)
            (pc))) ../src/izp-gaussian.c:540 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 307)
;; End of basic block 27 -> ( 27 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 224 230 240 275 276 277 366 367 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 114, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  27 [91.0%]  (dfs_back)
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27 30 24) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u325(6){ }u326(7){ }u327(16){ }u328(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 277
;; lr  def 	 17 [flags] 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 230
;; live  kill	 17 [flags]
;; rd  in  	(131)
1, 3, 16, 22, 33, 44, 45, 46, 87, 88, 111, 114, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(2)
112, 360
;; rd  kill	(2)
359, 360

;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
;; Pred edge  30 [9.0%] 
;; Pred edge  24
(code_label 321 309 312 28 33 "" [2 uses])

(note 312 321 314 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 314 312 315 28 (var_location:SI i (debug_expr:SI D#7)) -1
     (nil))

(insn 315 314 316 28 (parallel [
            (set (reg:DI 230 [ ivtmp.689 ])
                (plus:DI (reg:DI 230 [ ivtmp.689 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:540 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 316 315 317 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 277 [ rows ])
            (subreg:SI (reg:DI 230 [ ivtmp.689 ]) 0))) ../src/izp-gaussian.c:539 6 {*cmpsi_1}
     (nil))

(jump_insn 317 316 318 28 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) ../src/izp-gaussian.c:539 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 352)
;; End of basic block 28 -> ( 30 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; rd  out 	(128)
1, 3, 16, 22, 33, 44, 45, 46, 87, 112, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  30 [91.0%]  (fallthru,dfs_back)
;; Succ edge  34 [9.0%]  (loop_exit)

;; Start of basic block ( 22) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u333(6){ }u334(7){ }u335(16){ }u336(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276
;; lr  def 	 17 [flags] 369 370 371 372
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  gen 	 369 370 371 372
;; live  kill	 17 [flags]
;; rd  in  	(95)
1, 3, 16, 22, 33, 44, 45, 46, 87, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 359, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 448
;; rd  gen 	(4)
444, 445, 446, 447
;; rd  kill	(4)
444, 445, 446, 447

;; Pred edge  22 [91.0%] 
(code_label 318 317 319 29 26 "" [1 uses])

(note 319 318 328 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 328 319 329 29 (parallel [
            (set (reg:SI 369 [ bnd.612 ])
                (lshiftrt:SI (reg/v:SI 276 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 329 328 392 29 (parallel [
            (set (reg:SI 370 [ ratio_mult_vf.613 ])
                (ashift:SI (reg:SI 369 [ bnd.612 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 392 329 263 29 (set (reg:V4SF 371)
        (mem/u/c/i:V4SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [3 S16 A128])) 1126 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
            ])
        (nil)))

(insn 263 392 394 29 (set (reg:V4SF 372)
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) ../src/izp-gaussian.c:542 1126 {*movv4sf_internal}
     (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; rd  out 	(98)
1, 3, 16, 22, 33, 44, 45, 46, 87, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 346, 347, 357, 359, 361, 362, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 439, 444, 445, 446, 447, 448


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 112, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(1)
111
;; rd  kill	(0)


;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  28 [91.0%]  (fallthru,dfs_back)
(note 394 263 320 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 320 394 322 30 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 322 320 323 30 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 276 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:540 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 323 322 324 30 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 321)
            (pc))) ../src/izp-gaussian.c:540 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 321)
;; End of basic block 30 -> ( 31 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 111, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  31 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u345(6){ }u346(7){ }u347(16){ }u348(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 370
;; lr  def 	 17 [flags] 200 202 348
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 200 202 348
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 111, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(4)
110, 349, 350, 429
;; rd  kill	(3)
349, 350, 429

;; Pred edge  30 [91.0%]  (fallthru)
(note 324 323 325 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 325 324 326 31 (set (reg/f:DI 200 [ pretmp.584 ])
        (mem/f:DI (plus:DI (plus:DI (mult:DI (reg:DI 230 [ ivtmp.689 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 148 [ extImage ]))
                (const_int 64 [0x40])) [2 MEM[base: extImage_93, index: ivtmp.689_201, step: 8, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:540 62 {*movdi_internal_rex64}
     (nil))

(insn 326 325 331 31 (set (reg/f:DI 202 [ pretmp.589 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 230 [ ivtmp.689 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 275 [ image ])) [2 MEM[base: image_39(D), index: ivtmp.689_201, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:540 62 {*movdi_internal_rex64}
     (nil))

(insn 331 326 332 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 370 [ ratio_mult_vf.613 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 2 {*cmpsi_ccno_1}
     (nil))

(insn 332 331 333 31 (set (reg:QI 348)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 333 332 334 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 348)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 348)
        (nil)))

(jump_insn 334 333 386 31 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 381)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 381)
;; End of basic block 31 -> ( 25 32)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  25
;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u357(6){ }u358(7){ }u359(16){ }u360(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 276
;; lr  def 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  kill	 17 [flags]
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 110, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(10)
101, 430, 431, 432, 433, 434, 435, 436, 437, 438
;; rd  kill	(9)
430, 431, 432, 433, 434, 435, 436, 437, 438

;; Pred edge  31 [100.0%]  (fallthru)
(note 386 334 335 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 335 386 336 32 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 276 [ cols ])
            (const_int 6 [0x6]))) ../src/izp-gaussian.c:518 6 {*cmpsi_1}
     (nil))

(insn 336 335 337 32 (set (reg:QI 350)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 337 336 338 32 (parallel [
            (set (reg/f:DI 351)
                (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 338 337 339 32 (parallel [
            (set (reg/f:DI 352)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 339 338 340 32 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 351)
            (reg/f:DI 352))) ../src/izp-gaussian.c:518 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 352)
        (expr_list:REG_DEAD (reg/f:DI 351)
            (nil))))

(insn 340 339 341 32 (set (reg:QI 354)
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 341 340 342 32 (parallel [
            (set (reg/f:DI 355)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 342 341 343 32 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 202 [ pretmp.589 ])
            (reg/f:DI 355))) ../src/izp-gaussian.c:518 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 355)
        (nil)))

(insn 343 342 344 32 (set (reg:QI 357)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 344 343 345 32 (parallel [
            (set (reg:QI 358)
                (ior:QI (reg:QI 354)
                    (reg:QI 357)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 403 {*iorqi_1}
     (expr_list:REG_DEAD (reg:QI 357)
        (expr_list:REG_DEAD (reg:QI 354)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 345 344 346 32 (parallel [
            (set (reg:QI 359)
                (and:QI (reg:QI 350)
                    (reg:QI 358)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 383 {*andqi_1}
     (expr_list:REG_DEAD (reg:QI 358)
        (expr_list:REG_DEAD (reg:QI 350)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 346 345 347 32 (parallel [
            (set (reg:QI 360)
                (xor:QI (reg:QI 359)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 404 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 359)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 347 346 348 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 360)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 360)
        (nil)))

(jump_insn 348 347 351 32 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 381)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 381)
;; End of basic block 32 -> ( 33 25)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  33 [100.0%]  (fallthru)
;; Succ edge  25

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u379(6){ }u380(7){ }u381(16){ }u382(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203 210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277 369 370 371 372
;; live  gen 	 203 210
;; live  kill	
;; rd  in  	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(2)
351, 353
;; rd  kill	(4)
351, 352, 353, 354

;; Pred edge  32 [100.0%]  (fallthru)
(note 351 348 66 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 66 351 67 33 (set (reg:DI 203 [ ivtmp.682 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 62 {*movdi_internal_rex64}
     (nil))

(insn 67 66 352 33 (set (reg:SI 210 [ ivtmp.679 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 33 -> ( 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 203 210 230 275 276 277 369 370 371 372
;; rd  out 	(129)
1, 3, 16, 22, 33, 44, 45, 46, 87, 101, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 351, 353, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 28 22) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u383(6){ }u384(7){ }u385(16){ }u386(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(130)
1, 3, 16, 22, 33, 44, 45, 46, 87, 112, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448
;; rd  gen 	(1)
0
;; rd  kill	(10)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9

;; Pred edge  28 [9.0%]  (loop_exit)
;; Pred edge  22 [9.0%]  (fallthru)
(code_label 352 67 353 34 27 "" [1 uses])

(note 353 352 358 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 358 353 361 34 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 148 [ extImage ])) ../src/izp-gaussian.c:547 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 148 [ extImage ])
        (nil)))

(insn 361 358 0 34 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:547 -1
     (nil))
;; End of basic block 34 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(129)
0, 16, 22, 33, 44, 45, 46, 87, 112, 119, 181, 187, 193, 199, 205, 211, 217, 223, 229, 275, 281, 332, 333, 334, 335, 336, 337, 338, 340, 342, 343, 344, 345, 346, 347, 349, 350, 352, 354, 355, 356, 357, 359, 360, 361, 362, 363, 365, 366, 367, 368, 369, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_transpose (izp_transpose)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 37 count 33 (  1.3)


izp_transpose

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,24u} r7={1d,27u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,23u} r17={52d,16u} r18={3d} r19={3d} r20={1d,24u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,4u} r67={1d,1u} r69={2d,2u} r78={1d,1u} r80={2d,2u} r86={2d,9u} r90={1d,6u} r94={2d,4u} r95={2d,2u} r120={2d,3u} r121={1d,1u} r122={1d,1u} r128={1d,4u} r144={1d,2u} r145={1d,2u} r146={1d,3u} r147={4d,10u} r150={1d,1u} r156={2d,2u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,3u,1e} r164={1d,2u} r170={1d,1u} r171={1d,12u} r172={1d,7u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r197={1d,1u} r198={1d,1u,1e} r200={1d,1u} r203={1d,2u} r204={1d,1u} r205={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,2u} r223={1d,1u} 
;;    total ref usage 544{284d,257u,3e} in 139{136 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 108, 109, 110, 111, 112, 113, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208
0[0,6] 1[6,5] 2[11,4] 4[15,7] 5[22,7] 6[29,1] 7[30,1] 8[31,3] 9[34,3] 10[37,3] 11[40,3] 12[43,3] 13[46,3] 14[49,3] 15[52,3] 16[55,1] 17[56,52] 18[108,3] 19[111,3] 20[114,1] 21[115,4] 22[119,4] 23[123,4] 24[127,4] 25[131,4] 26[135,4] 27[139,4] 28[143,4] 29[147,3] 30[150,3] 31[153,3] 32[156,3] 33[159,3] 34[162,3] 35[165,3] 36[168,3] 37[171,4] 38[175,4] 39[179,3] 40[182,3] 45[185,3] 46[188,3] 47[191,3] 48[194,3] 49[197,3] 50[200,3] 51[203,3] 52[206,3] 65[209,2] 67[211,1] 69[212,2] 78[214,1] 80[215,2] 86[217,2] 90[219,1] 94[220,2] 95[222,2] 120[224,2] 121[226,1] 122[227,1] 128[228,1] 144[229,1] 145[230,1] 146[231,1] 147[232,4] 150[236,1] 156[237,2] 157[239,1] 158[240,1] 159[241,1] 161[242,1] 164[243,1] 170[244,1] 171[245,1] 172[246,1] 173[247,1] 174[248,1] 175[249,1] 177[250,1] 178[251,1] 179[252,1] 182[253,1] 184[254,1] 185[255,1] 186[256,1] 187[257,1] 188[258,1] 190[259,1] 191[260,1] 192[261,1] 193[262,1] 194[263,1] 197[264,1] 198[265,1] 200[266,1] 203[267,1] 204[268,1] 205[269,1] 209[270,1] 210[271,1] 211[272,1] 212[273,1] 213[274,1] 214[275,1] 215[276,1] 216[277,1] 217[278,1] 218[279,1] 219[280,1] 220[281,1] 222[282,1] 223[283,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d14(2){ }d21(4){ }d28(5){ }d29(6){ }d30(7){ }d55(16){ }d114(20){ }d118(21){ }d122(22){ }d126(23){ }d130(24){ }d134(25){ }d138(26){ }d142(27){ }d146(28){ }d174(37){ }d178(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
5, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178
;; rd  kill	(73)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 55, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 171, 172, 173, 174, 175, 176, 177, 178
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
5, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d29(bb 0 insn -1) }u1(7){ d30(bb 0 insn -1) }u2(16){ d55(bb 0 insn -1) }u3(20){ d114(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 90 170 171 172 173 174 175 177 178 179 182
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 86 90 170 171 172 173 174 175 177 178 179 182
;; live  kill	 17 [flags]
;; rd  in  	(19)
5, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178
;; rd  gen 	(14)
3, 100, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 217, 218, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; rd  out 	(32)
3, 10, 14, 21, 28, 29, 30, 55, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 5
;;      reg 5 { d28(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 4 { d21(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 1 { d10(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 18
;;      reg 172 { d246(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 19
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 6 uid 21
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 7 uid 22
;;      reg 173 { d247(bb 2 insn 21) }
;;   UD chains for insn luid 8 uid 23
;;      reg 174 { d248(bb 2 insn 22) }
;;   UD chains for insn luid 9 uid 24
;;      reg 175 { d249(bb 2 insn 23) }
;;   UD chains for insn luid 11 uid 26
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 4 { d20(bb 2 insn 24) }
;;      reg 5 { d27(bb 2 insn 25) }
;;   UD chains for insn luid 12 uid 27
;;      reg 0 { d4(bb 2 insn 26) }
;;   UD chains for insn luid 13 uid 29
;;      reg 86 { d217(bb 2 insn 27) }
;;   UD chains for insn luid 14 uid 30
;;      reg 171 { d245(bb 2 insn 6) }
;;      reg 172 { d246(bb 2 insn 7) }
;;   UD chains for insn luid 15 uid 31
;;      reg 177 { d250(bb 2 insn 30) }
;;   UD chains for insn luid 16 uid 32
;;      reg 178 { d251(bb 2 insn 31) }
;;   UD chains for insn luid 17 uid 33
;;      reg 179 { d252(bb 2 insn 32) }
;;   UD chains for insn luid 19 uid 35
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 4 { d18(bb 2 insn 33) }
;;      reg 5 { d25(bb 2 insn 34) }
;;   UD chains for insn luid 20 uid 36
;;      reg 0 { d3(bb 2 insn 35) }
;;   UD chains for insn luid 21 uid 38
;;      reg 90 { d219(bb 2 insn 36) }
;;   UD chains for insn luid 22 uid 39
;;      reg 90 { d219(bb 2 insn 36) }
;;   UD chains for insn luid 23 uid 40
;;      reg 17 { d101(bb 2 insn 39) }
;;   UD chains for insn luid 24 uid 41
;;      reg 182 { d253(bb 2 insn 40) }
;;   UD chains for insn luid 25 uid 42
;;      reg 17 { d100(bb 2 insn 41) }

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ d29(bb 0 insn -1) }u33(7){ d30(bb 0 insn -1) }u34(16){ d55(bb 0 insn -1) }u35(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 17 [flags] 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 184
;; live  kill	
;; rd  in  	(32)
3, 10, 14, 21, 28, 29, 30, 55, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253
;; rd  gen 	(2)
98, 254
;; rd  kill	(1)
254
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 98, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 43
;;      reg 86 { d217(bb 2 insn 27) }
;;   UD chains for insn luid 1 uid 44
;;      reg 17 { d99(bb 3 insn 43) }
;;   UD chains for insn luid 2 uid 45
;;      reg 184 { d254(bb 3 insn 44) }
;;   UD chains for insn luid 3 uid 46
;;      reg 17 { d98(bb 3 insn 45) }

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ d29(bb 0 insn -1) }u41(7){ d30(bb 0 insn -1) }u42(16){ d55(bb 0 insn -1) }u43(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 98, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;; rd  gen 	(1)
97
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 49
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 2 uid 50
;;      reg 17 { d97(bb 4 insn 49) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ d29(bb 0 insn -1) }u47(7){ d30(bb 0 insn -1) }u48(16){ d55(bb 0 insn -1) }u49(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 171
;; lr  def 	 17 [flags] 122 128 185 186 187 188
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 122 128 185 186 187 188
;; live  kill	 17 [flags]
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;; rd  gen 	(7)
93, 227, 228, 255, 256, 257, 258
;; rd  kill	(6)
227, 228, 255, 256, 257, 258
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 54
;;      reg 86 { d217(bb 2 insn 27) }
;;   UD chains for insn luid 1 uid 55
;;      reg 185 { d255(bb 5 insn 54) }
;;   UD chains for insn luid 2 uid 56
;;      reg 186 { d256(bb 5 insn 55) }
;;   UD chains for insn luid 3 uid 57
;;      reg 187 { d257(bb 5 insn 56) }
;;   UD chains for insn luid 4 uid 58
;;      reg 171 { d245(bb 2 insn 6) }
;;      reg 188 { d258(bb 5 insn 57) }
;;   UD chains for insn luid 5 uid 59
;;      reg 17 { d58(bb 5 insn 58) }
;;      reg 171 { d245(bb 2 insn 6) }
;;      reg 188 { d258(bb 5 insn 57) }
;;   UD chains for insn luid 6 uid 60
;;      reg 128 { d228(bb 5 insn 59) }
;;   UD chains for insn luid 7 uid 61
;;      reg 128 { d228(bb 5 insn 59) }
;;   UD chains for insn luid 8 uid 62
;;      reg 17 { d93(bb 5 insn 61) }

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ d29(bb 0 insn -1) }u63(7){ d30(bb 0 insn -1) }u64(16){ d55(bb 0 insn -1) }u65(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 128 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
57
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 64
;;      reg 86 { d217(bb 2 insn 27) }
;;      reg 90 { d219(bb 2 insn 36) }
;;   UD chains for insn luid 2 uid 67
;;      reg 128 { d228(bb 5 insn 59) }
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 68
;;      reg 17 { d57(bb 6 insn 67) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ d29(bb 0 insn -1) }u72(7){ d30(bb 0 insn -1) }u73(16){ d55(bb 0 insn -1) }u74(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
235
;; rd  kill	(4)
232, 233, 234, 235
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 57, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ d29(bb 0 insn -1) }u76(7){ d30(bb 0 insn -1) }u77(16){ d55(bb 0 insn -1) }u78(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
234
;; rd  kill	(4)
232, 233, 234, 235
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 234, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ d29(bb 0 insn -1) }u80(7){ d30(bb 0 insn -1) }u81(16){ d55(bb 0 insn -1) }u82(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 128 171
;; lr  def 	 17 [flags] 144 145 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  gen 	 17 [flags] 144 145 146
;; live  kill	 17 [flags]
;; rd  in  	(42)
3, 10, 14, 21, 28, 29, 30, 55, 57, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 234, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(4)
90, 229, 230, 231
;; rd  kill	(3)
229, 230, 231
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; rd  out 	(44)
3, 10, 14, 21, 28, 29, 30, 55, 90, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 229, 230, 231, 234, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 71
;;      reg 128 { d228(bb 5 insn 59) }
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 72
;;      reg 144 { d229(bb 9 insn 71) }
;;   UD chains for insn luid 2 uid 73
;;      reg 145 { d230(bb 9 insn 72) }
;;   UD chains for insn luid 3 uid 74
;;      reg 146 { d231(bb 9 insn 73) }
;;   UD chains for insn luid 4 uid 75
;;      reg 17 { d90(bb 9 insn 74) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ d29(bb 0 insn -1) }u90(7){ d30(bb 0 insn -1) }u91(16){ d55(bb 0 insn -1) }u92(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 147 172
;; lr  def 	 17 [flags] 80 120 156 157 159 164 190 191 192 193 194 197 222 223
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  gen 	 80 120 156 157 159 164 190 191 192 193 194 197 222 223
;; live  kill	 17 [flags]
;; rd  in  	(44)
3, 10, 14, 21, 28, 29, 30, 55, 90, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 229, 230, 231, 234, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(14)
216, 225, 237, 239, 241, 243, 259, 260, 261, 262, 263, 264, 282, 283
;; rd  kill	(17)
215, 216, 224, 225, 237, 238, 239, 241, 243, 259, 260, 261, 262, 263, 264, 282, 283
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; rd  out 	(57)
3, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 216, 217, 219, 225, 227, 228, 229, 230, 231, 234, 235, 237, 239, 241, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 77
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) }
;;   UD chains for insn luid 1 uid 78
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) }
;;   UD chains for insn luid 2 uid 79
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) }
;;   UD chains for insn luid 3 uid 80
;;      reg 191 { d260(bb 10 insn 78) }
;;      reg 192 { d261(bb 10 insn 79) }
;;   UD chains for insn luid 4 uid 81
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) }
;;      reg 190 { d259(bb 10 insn 77) }
;;   UD chains for insn luid 5 uid 82
;;      reg 193 { d262(bb 10 insn 80) }
;;      reg 194 { d263(bb 10 insn 81) }
;;   UD chains for insn luid 7 uid 221
;;      reg 222 { d282(bb 10 insn 84) }
;;   UD chains for insn luid 8 uid 85
;;      reg 172 { d246(bb 2 insn 7) }
;;   UD chains for insn luid 9 uid 87
;;      reg 90 { d219(bb 2 insn 36) }
;;   UD chains for insn luid 10 uid 89
;;      reg 122 { d227(bb 5 insn 60) }
;;   UD chains for insn luid 11 uid 90
;;      reg 86 { d217(bb 2 insn 27) }
;;      reg 197 { d264(bb 10 insn 89) }

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ d29(bb 0 insn -1) }u109(7){ d30(bb 0 insn -1) }u110(16){ d55(bb 0 insn -1) }u111(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; live  gen 	 156
;; live  kill	
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(1)
238
;; rd  kill	(2)
237, 238
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 11
;;      reg 158 { d240(bb 12 insn 92) }

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ d29(bb 0 insn -1) }u114(7){ d30(bb 0 insn -1) }u115(16){ d55(bb 0 insn -1) }u116(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 120 145 156 157 159 164 222 223
;; lr  def 	 17 [flags] 80 120 158 161 198 200 203 204 205 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  gen 	 17 [flags] 80 120 158 161 198 200 203 204 205 209
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 216, 217, 219, 224, 225, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(11)
82, 215, 224, 240, 242, 265, 266, 267, 268, 269, 270
;; rd  kill	(12)
215, 216, 224, 225, 240, 242, 265, 266, 267, 268, 269, 270
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; rd  out 	(67)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 92
;;      reg 156 { d238(bb 11 insn 11) d237(bb 10 insn 82) }
;;      reg 157 { d239(bb 10 insn 221) }
;;   eq_note reg 156 { }
;;   UD chains for insn luid 1 uid 93
;;      reg 156 { d238(bb 11 insn 11) d237(bb 10 insn 82) }
;;      reg 159 { d241(bb 10 insn 85) }
;;   UD chains for insn luid 2 uid 95
;;      reg 198 { d265(bb 12 insn 93) }
;;      reg 222 { d282(bb 10 insn 84) }
;;   eq_note reg 198 { }
;;   UD chains for insn luid 3 uid 98
;;      reg 161 { d242(bb 12 insn 95) }
;;      reg 223 { d283(bb 10 insn 97) }
;;   eq_note reg 161 { }
;;   UD chains for insn luid 4 uid 99
;;      reg 161 { d242(bb 12 insn 95) }
;;      reg 203 { d267(bb 12 insn 98) }
;;   UD chains for insn luid 5 uid 100
;;      reg 164 { d243(bb 10 insn 87) }
;;      reg 200 { d266(bb 12 insn 99) }
;;   UD chains for insn luid 6 uid 101
;;      reg 120 { d225(bb 10 insn 90) d224(bb 12 insn 110) }
;;      reg 204 { d268(bb 12 insn 100) }
;;   UD chains for insn luid 7 uid 104
;;      reg 161 { d242(bb 12 insn 95) }
;;      reg 203 { d267(bb 12 insn 98) }
;;   UD chains for insn luid 8 uid 105
;;      reg 164 { d243(bb 10 insn 87) }
;;      reg 205 { d269(bb 12 insn 104) }
;;   UD chains for insn luid 9 uid 106
;;      reg 120 { d225(bb 10 insn 90) d224(bb 12 insn 110) }
;;      reg 209 { d270(bb 12 insn 105) }
;;   UD chains for insn luid 11 uid 109
;;      reg 80 { d216(bb 10 insn 12) d215(bb 12 insn 109) }
;;   UD chains for insn luid 12 uid 110
;;      reg 120 { d225(bb 10 insn 90) d224(bb 12 insn 110) }
;;   UD chains for insn luid 13 uid 112
;;      reg 80 { d215(bb 12 insn 109) }
;;      reg 145 { d230(bb 9 insn 72) }
;;   UD chains for insn luid 14 uid 113
;;      reg 17 { d82(bb 12 insn 112) }

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ d29(bb 0 insn -1) }u146(7){ d30(bb 0 insn -1) }u147(16){ d55(bb 0 insn -1) }u148(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 146 147
;; lr  def 	 17 [flags] 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; live  gen 	 17 [flags] 147
;; live  kill	 17 [flags]
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(2)
80, 233
;; rd  kill	(4)
232, 233, 234, 235
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 80, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 233, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 115
;;      reg 146 { d231(bb 9 insn 73) }
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) }
;;   UD chains for insn luid 1 uid 116
;;      reg 144 { d229(bb 9 insn 71) }
;;      reg 146 { d231(bb 9 insn 73) }
;;   UD chains for insn luid 2 uid 117
;;      reg 17 { d80(bb 13 insn 116) }

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ d29(bb 0 insn -1) }u155(7){ d30(bb 0 insn -1) }u156(16){ d55(bb 0 insn -1) }u157(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 172
;; lr  def 	 17 [flags] 69 95 150 210 211 212 213 214 215
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  gen 	 69 95 150 210 211 212 213 214 215
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 80, 90, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 233, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(9)
213, 223, 236, 271, 272, 273, 274, 275, 276
;; rd  kill	(11)
212, 213, 222, 223, 236, 271, 272, 273, 274, 275, 276
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; rd  out 	(76)
3, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 213, 215, 217, 219, 223, 224, 227, 228, 229, 230, 231, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 120
;;      reg 172 { d246(bb 2 insn 7) }
;;   UD chains for insn luid 1 uid 121
;;      reg 210 { d271(bb 14 insn 120) }
;;   UD chains for insn luid 2 uid 122
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) d233(bb 13 insn 115) }
;;      reg 172 { d246(bb 2 insn 7) }
;;   UD chains for insn luid 3 uid 123
;;      reg 211 { d272(bb 14 insn 122) }
;;   UD chains for insn luid 4 uid 124
;;      reg 212 { d273(bb 14 insn 123) }
;;   UD chains for insn luid 5 uid 125
;;      reg 90 { d219(bb 2 insn 36) }
;;      reg 213 { d274(bb 14 insn 124) }
;;   UD chains for insn luid 6 uid 126
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) d233(bb 13 insn 115) }
;;   UD chains for insn luid 7 uid 127
;;      reg 214 { d275(bb 14 insn 126) }
;;   UD chains for insn luid 8 uid 128
;;      reg 86 { d217(bb 2 insn 27) }
;;      reg 215 { d276(bb 14 insn 127) }

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ d29(bb 0 insn -1) }u171(7){ d30(bb 0 insn -1) }u172(16){ d55(bb 0 insn -1) }u173(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 95 147 150 171
;; lr  def 	 17 [flags] 69 95 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  gen 	 17 [flags] 69 95 147
;; live  kill	 17 [flags]
;; rd  in  	(80)
3, 10, 14, 21, 28, 29, 30, 55, 70, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 213, 215, 217, 219, 222, 223, 224, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283
;; rd  gen 	(4)
70, 212, 222, 232
;; rd  kill	(8)
212, 213, 222, 223, 232, 233, 234, 235
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; rd  out 	(75)
3, 10, 14, 21, 28, 29, 30, 55, 70, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 219, 222, 224, 227, 228, 229, 230, 231, 232, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 130
;;      reg 69 { d213(bb 14 insn 125) d212(bb 15 insn 134) }
;;      reg 95 { d223(bb 14 insn 128) d222(bb 15 insn 135) }
;;   UD chains for insn luid 1 uid 131
;;      reg 147 { d235(bb 7 insn 9) d234(bb 8 insn 10) d233(bb 13 insn 115) d232(bb 15 insn 131) }
;;   UD chains for insn luid 2 uid 133
;;      reg 147 { d232(bb 15 insn 131) }
;;   UD chains for insn luid 3 uid 134
;;      reg 69 { d213(bb 14 insn 125) d212(bb 15 insn 134) }
;;      reg 150 { d236(bb 14 insn 121) }
;;   UD chains for insn luid 4 uid 135
;;      reg 95 { d223(bb 14 insn 128) d222(bb 15 insn 135) }
;;   UD chains for insn luid 5 uid 137
;;      reg 147 { d232(bb 15 insn 131) }
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 6 uid 138
;;      reg 17 { d70(bb 15 insn 137) }

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ d29(bb 0 insn -1) }u185(7){ d30(bb 0 insn -1) }u186(16){ d55(bb 0 insn -1) }u187(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 171
;; lr  def 	 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 216
;; live  kill	
;; rd  in  	(79)
3, 10, 14, 21, 28, 29, 30, 55, 57, 70, 80, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283
;; rd  gen 	(1)
277
;; rd  kill	(1)
277
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; rd  out 	(80)
3, 10, 14, 21, 28, 29, 30, 55, 57, 70, 80, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 145
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 146
;;      reg 86 { d217(bb 2 insn 27) }
;;      reg 90 { d219(bb 2 insn 36) }
;;      reg 216 { d277(bb 16 insn 145) }

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ d29(bb 0 insn -1) }u193(7){ d30(bb 0 insn -1) }u194(16){ d55(bb 0 insn -1) }u195(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 86
;; live  kill	
;; rd  in  	(34)
3, 10, 14, 21, 28, 29, 30, 55, 98, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;; rd  gen 	(2)
1, 218
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 217, 218
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; rd  out 	(34)
1, 10, 14, 21, 28, 29, 30, 55, 98, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 218, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 157
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 0 { d2(bb 17 insn 156) }
;;      reg 1 { d7(bb 17 insn 153) }
;;      reg 4 { d16(bb 17 insn 154) }
;;      reg 5 { d23(bb 17 insn 155) }

( 16 17 )->[18]->( 19 24 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ d29(bb 0 insn -1) }u202(7){ d30(bb 0 insn -1) }u203(16){ d55(bb 0 insn -1) }u204(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(84)
1, 3, 10, 14, 21, 28, 29, 30, 55, 57, 70, 80, 97, 98, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283
;; rd  gen 	(1)
68
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; rd  out 	(79)
1, 3, 10, 14, 21, 28, 29, 30, 55, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 163
;;      reg 172 { d246(bb 2 insn 7) }
;;   UD chains for insn luid 3 uid 164
;;      reg 17 { d68(bb 18 insn 163) }

( 18 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(6){ d29(bb 0 insn -1) }u208(7){ d30(bb 0 insn -1) }u209(16){ d55(bb 0 insn -1) }u210(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags] 65 67 217 218 219
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 65 67 217 218 219
;; live  kill	 17 [flags]
;; rd  in  	(79)
1, 3, 10, 14, 21, 28, 29, 30, 55, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283
;; rd  gen 	(5)
210, 211, 278, 279, 280
;; rd  kill	(6)
209, 210, 211, 278, 279, 280
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; rd  out 	(83)
1, 3, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 210, 211, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 166
;;      reg 172 { d246(bb 2 insn 7) }
;;   UD chains for insn luid 1 uid 167
;;      reg 217 { d278(bb 19 insn 166) }
;;   UD chains for insn luid 2 uid 168
;;      reg 218 { d279(bb 19 insn 167) }
;;   UD chains for insn luid 3 uid 169
;;      reg 219 { d280(bb 19 insn 168) }

( 20 23 )->[20]->( 20 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u215(6){ d29(bb 0 insn -1) }u216(7){ d30(bb 0 insn -1) }u217(16){ d55(bb 0 insn -1) }u218(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 86 94 121 171
;; lr  def 	 17 [flags] 78 94 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  gen 	 17 [flags] 78 94 220
;; live  kill	 17 [flags]
;; rd  in  	(91)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 63, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 220, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(4)
63, 214, 221, 281
;; rd  kill	(4)
214, 220, 221, 281
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; rd  out 	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 63, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 173
;;      reg 94 { d221(bb 20 insn 178) d220(bb 23 insn 14) }
;;      reg 121 { d226(bb 23 insn 195) }
;;   UD chains for insn luid 1 uid 174
;;      reg 86 { d218(bb 17 insn 13) d217(bb 2 insn 27) }
;;      reg 94 { d221(bb 20 insn 178) d220(bb 23 insn 14) }
;;   UD chains for insn luid 2 uid 175
;;      reg 65 { d210(bb 19 insn 15) d209(bb 21 insn 185) }
;;      reg 78 { d214(bb 20 insn 173) }
;;      reg 220 { d281(bb 20 insn 174) }
;;   UD chains for insn luid 4 uid 178
;;      reg 94 { d221(bb 20 insn 178) d220(bb 23 insn 14) }
;;   UD chains for insn luid 5 uid 180
;;      reg 94 { d221(bb 20 insn 178) }
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 6 uid 181
;;      reg 17 { d63(bb 20 insn 180) }

( 20 22 )->[21]->( 22 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u230(6){ d29(bb 0 insn -1) }u231(7){ d30(bb 0 insn -1) }u232(16){ d55(bb 0 insn -1) }u233(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67
;; lr  def 	 17 [flags] 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags] 65
;; live  kill	 17 [flags]
;; rd  in  	(90)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 63, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(2)
61, 209
;; rd  kill	(2)
209, 210
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; rd  out 	(88)
1, 3, 10, 14, 21, 28, 29, 30, 55, 61, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 185
;;      reg 65 { d210(bb 19 insn 15) d209(bb 21 insn 185) }
;;   UD chains for insn luid 2 uid 186
;;      reg 65 { d209(bb 21 insn 185) }
;;      reg 67 { d211(bb 19 insn 169) }
;;   UD chains for insn luid 3 uid 187
;;      reg 17 { d61(bb 21 insn 186) }

( 21 19 )->[22]->( 23 21 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u238(6){ d29(bb 0 insn -1) }u239(7){ d30(bb 0 insn -1) }u240(16){ d55(bb 0 insn -1) }u241(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 61, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(1)
60
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; rd  out 	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 192
;;      reg 171 { d245(bb 2 insn 6) }
;;   UD chains for insn luid 2 uid 193
;;      reg 17 { d60(bb 22 insn 192) }

( 22 )->[23]->( 20 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u244(6){ d29(bb 0 insn -1) }u245(7){ d30(bb 0 insn -1) }u246(16){ d55(bb 0 insn -1) }u247(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 170
;; lr  def 	 94 121
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 94 121
;; live  kill	
;; rd  in  	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(2)
220, 226
;; rd  kill	(3)
220, 221, 226
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; rd  out 	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 220, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 195
;;      reg 65 { d210(bb 19 insn 15) d209(bb 21 insn 185) }
;;      reg 170 { d244(bb 2 insn 5) }

( 21 18 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u250(6){ d29(bb 0 insn -1) }u251(7){ d30(bb 0 insn -1) }u252(16){ d55(bb 0 insn -1) }u253(20){ d114(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 61, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(88)
0, 10, 14, 21, 28, 29, 30, 55, 61, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 204
;;      reg 86 { d218(bb 17 insn 13) d217(bb 2 insn 27) }
;;   UD chains for insn luid 1 uid 207
;;      reg 0 { d0(bb 24 insn 204) }

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u256(0){ d0(bb 24 insn 204) }u257(6){ d29(bb 0 insn -1) }u258(7){ d30(bb 0 insn -1) }u259(20){ d114(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(88)
0, 10, 14, 21, 28, 29, 30, 55, 61, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(88)
0, 10, 14, 21, 28, 29, 30, 55, 61, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 24 insn 204) }
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 20 { d114(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 46 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 62 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 75 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 101 to worklist
  Adding insn 117 to worklist
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 130 to worklist
  Adding insn 146 to worklist
  Adding insn 157 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 181 to worklist
  Adding insn 177 to worklist
  Adding insn 175 to worklist
  Adding insn 187 to worklist
  Adding insn 184 to worklist
  Adding insn 193 to worklist
  Adding insn 190 to worklist
  Adding insn 207 to worklist
Finished finding needed instructions:
  Adding insn 204 to worklist
Processing use of (reg 86 [ extImage ]) in insn 204:
  Adding insn 13 to worklist
  Adding insn 27 to worklist
Processing use of (reg 0 ax) in insn 27:
Processing use of (reg 0 ax) in insn 207:
Processing use of (reg 17 flags) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 171 [ cols ]) in insn 192:
  Adding insn 6 to worklist
Processing use of (reg 4 si) in insn 6:
Processing use of (reg 17 flags) in insn 187:
  Adding insn 186 to worklist
Processing use of (reg 65 [ ivtmp.792 ]) in insn 186:
  Adding insn 185 to worklist
Processing use of (reg 67 [ D.8524 ]) in insn 186:
  Adding insn 169 to worklist
Processing use of (reg 219) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 218) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 217) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 172 [ rows ]) in insn 166:
  Adding insn 7 to worklist
Processing use of (reg 1 dx) in insn 7:
Processing use of (reg 65 [ ivtmp.792 ]) in insn 185:
  Adding insn 15 to worklist
Processing use of (reg 65 [ ivtmp.792 ]) in insn 175:
Processing use of (reg 78 [ D.6960 ]) in insn 175:
  Adding insn 173 to worklist
Processing use of (reg 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ]) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 86 [ extImage ]) in insn 174:
Processing use of (reg 94 [ ivtmp.783 ]) in insn 174:
  Adding insn 178 to worklist
  Adding insn 14 to worklist
Processing use of (reg 94 [ ivtmp.783 ]) in insn 178:
Processing use of (reg 94 [ ivtmp.783 ]) in insn 173:
Processing use of (reg 121 [ pretmp.724 ]) in insn 173:
  Adding insn 195 to worklist
Processing use of (reg 65 [ ivtmp.792 ]) in insn 195:
Processing use of (reg 170 [ image ]) in insn 195:
  Adding insn 5 to worklist
Processing use of (reg 5 di) in insn 5:
Processing use of (reg 17 flags) in insn 181:
  Adding insn 180 to worklist
Processing use of (subreg (reg 94 [ ivtmp.783 ]) 0) in insn 180:
Processing use of (reg 171 [ cols ]) in insn 180:
Processing use of (reg 17 flags) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 172 [ rows ]) in insn 163:
Processing use of (reg 7 sp) in insn 157:
Processing use of (reg 0 ax) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 1 dx) in insn 157:
  Adding insn 153 to worklist
Processing use of (reg 4 si) in insn 157:
  Adding insn 154 to worklist
Processing use of (reg 5 di) in insn 157:
  Adding insn 155 to worklist
Processing use of (reg 86 [ extImage ]) in insn 146:
Processing use of (reg 90 [ heap ]) in insn 146:
  Adding insn 36 to worklist
Processing use of (reg 216 [ cols ]) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 171 [ cols ]) in insn 145:
Processing use of (reg 0 ax) in insn 36:
Processing use of (reg 69 [ ivtmp.771 ]) in insn 130:
  Adding insn 125 to worklist
  Adding insn 134 to worklist
Processing use of (reg 95 [ ivtmp.773 ]) in insn 130:
  Adding insn 128 to worklist
  Adding insn 135 to worklist
Processing use of (reg 95 [ ivtmp.773 ]) in insn 135:
Processing use of (reg 86 [ extImage ]) in insn 128:
Processing use of (reg 215) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 214 [ i ]) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 147 [ i ]) in insn 126:
  Adding insn 9 to worklist
  Adding insn 10 to worklist
  Adding insn 115 to worklist
Processing use of (reg 146 [ ratio_mult_vf.747 ]) in insn 115:
  Adding insn 73 to worklist
Processing use of (reg 147 [ i ]) in insn 115:
Processing use of (reg 145 [ bnd.746 ]) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 144 [ niters.745 ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 128 [ prolog_loop_niters.741 ]) in insn 71:
  Adding insn 59 to worklist
Processing use of (reg 171 [ cols ]) in insn 71:
Processing use of (reg 17 flags) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 171 [ cols ]) in insn 59:
Processing use of (reg 188) in insn 59:
  Adding insn 57 to worklist
Processing use of (subreg (reg 187) 0) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 186) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 185) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 86 [ extImage ]) in insn 54:
Processing use of (reg 171 [ cols ]) in insn 58:
Processing use of (reg 188) in insn 58:
Processing use of (reg 69 [ ivtmp.771 ]) in insn 134:
Processing use of (reg 150 [ D.8488 ]) in insn 134:
  Adding insn 121 to worklist
Processing use of (reg 210) in insn 121:
  Adding insn 120 to worklist
Processing use of (reg 172 [ rows ]) in insn 120:
Processing use of (reg 90 [ heap ]) in insn 125:
Processing use of (reg 213) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 212) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 211) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 147 [ i ]) in insn 122:
Processing use of (reg 172 [ rows ]) in insn 122:
Processing use of (reg 17 flags) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 147 [ i ]) in insn 137:
  Adding insn 131 to worklist
Processing use of (reg 171 [ cols ]) in insn 137:
Processing use of (reg 147 [ i ]) in insn 131:
Processing use of (reg 17 flags) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 144 [ niters.745 ]) in insn 116:
Processing use of (reg 146 [ ratio_mult_vf.747 ]) in insn 116:
Processing use of (reg 120 [ ivtmp.797 ]) in insn 101:
  Adding insn 90 to worklist
  Adding insn 110 to worklist
Processing use of (reg 204) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 164 [ vect_cst_.759 ]) in insn 100:
  Adding insn 87 to worklist
Processing use of (reg 200) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 161 [ vect_var_.755 ]) in insn 99:
  Adding insn 95 to worklist
Processing use of (reg 203) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 161 [ vect_var_.755 ]) in insn 98:
Processing use of (reg 223) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 198) in insn 95:
  Adding insn 93 to worklist
Processing use of (reg 222) in insn 95:
  Adding insn 84 to worklist
Processing use of (reg 156 [ vect_vec_iv_.752 ]) in insn 93:
  Adding insn 11 to worklist
  Adding insn 82 to worklist
Processing use of (reg 159 [ vect_cst_.754 ]) in insn 93:
  Adding insn 85 to worklist
Processing use of (reg 172 [ rows ]) in insn 85:
Processing use of (reg 193) in insn 82:
  Adding insn 80 to worklist
Processing use of (reg 194) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 147 [ i ]) in insn 81:
Processing use of (reg 190) in insn 81:
  Adding insn 77 to worklist
Processing use of (reg 147 [ i ]) in insn 77:
Processing use of (reg 191) in insn 80:
  Adding insn 78 to worklist
Processing use of (reg 192) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 147 [ i ]) in insn 79:
Processing use of (reg 147 [ i ]) in insn 78:
Processing use of (reg 158 [ vect_vec_iv_.752 ]) in insn 11:
  Adding insn 92 to worklist
Processing use of (reg 156 [ vect_vec_iv_.752 ]) in insn 92:
Processing use of (reg 157 [ vect_cst_.751 ]) in insn 92:
  Adding insn 221 to worklist
Processing use of (reg 222) in insn 221:
Processing use of (reg 90 [ heap ]) in insn 87:
Processing use of (reg 120 [ ivtmp.797 ]) in insn 110:
Processing use of (reg 86 [ extImage ]) in insn 90:
Processing use of (reg 197) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 122 [ prolog_loop_niters.742 ]) in insn 89:
  Adding insn 60 to worklist
Processing use of (reg 128 [ prolog_loop_niters.741 ]) in insn 60:
Processing use of (reg 120 [ ivtmp.797 ]) in insn 106:
Processing use of (reg 209) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 164 [ vect_cst_.759 ]) in insn 105:
Processing use of (reg 205) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 161 [ vect_var_.755 ]) in insn 104:
Processing use of (reg 203) in insn 104:
Processing use of (reg 17 flags) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 80 [ ivtmp.795 ]) in insn 112:
  Adding insn 109 to worklist
Processing use of (reg 145 [ bnd.746 ]) in insn 112:
Processing use of (reg 80 [ ivtmp.795 ]) in insn 109:
  Adding insn 12 to worklist
Processing use of (reg 17 flags) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 146 [ ratio_mult_vf.747 ]) in insn 74:
Processing use of (reg 86 [ extImage ]) in insn 64:
Processing use of (reg 90 [ heap ]) in insn 64:
Processing use of (reg 17 flags) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 128 [ prolog_loop_niters.741 ]) in insn 67:
Processing use of (reg 171 [ cols ]) in insn 67:
Processing use of (reg 17 flags) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 128 [ prolog_loop_niters.741 ]) in insn 61:
Processing use of (reg 17 flags) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 171 [ cols ]) in insn 49:
Processing use of (reg 17 flags) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 184) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 17 flags) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 86 [ extImage ]) in insn 43:
Processing use of (reg 7 sp) in insn 26:
Processing use of (reg 4 si) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 5 di) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 175) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 174) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 173) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 171 [ cols ]) in insn 21:
Processing use of (reg 7 sp) in insn 35:
Processing use of (reg 4 si) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 5 di) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 179) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 178) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 177) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 171 [ cols ]) in insn 30:
Processing use of (reg 172 [ rows ]) in insn 30:
Processing use of (reg 17 flags) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 182) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 17 flags) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 90 [ heap ]) in insn 39:


izp_transpose

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,24u} r7={1d,27u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,23u} r17={52d,16u} r18={3d} r19={3d} r20={1d,24u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,4u} r67={1d,1u} r69={2d,2u} r78={1d,1u} r80={2d,2u} r86={2d,9u} r90={1d,6u} r94={2d,4u} r95={2d,2u} r120={2d,3u} r121={1d,1u} r122={1d,1u} r128={1d,4u} r144={1d,2u} r145={1d,2u} r146={1d,3u} r147={4d,10u} r150={1d,1u} r156={2d,2u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,3u,1e} r164={1d,2u} r170={1d,1u} r171={1d,12u} r172={1d,7u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r197={1d,1u} r198={1d,1u,1e} r200={1d,1u} r203={1d,2u} r204={1d,1u} r205={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,2u} r223={1d,1u} 
;;    total ref usage 544{284d,257u,3e} in 139{136 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 108, 109, 110, 111, 112, 113, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208
0[0,6] 1[6,5] 2[11,4] 4[15,7] 5[22,7] 6[29,1] 7[30,1] 8[31,3] 9[34,3] 10[37,3] 11[40,3] 12[43,3] 13[46,3] 14[49,3] 15[52,3] 16[55,1] 17[56,52] 18[108,3] 19[111,3] 20[114,1] 21[115,4] 22[119,4] 23[123,4] 24[127,4] 25[131,4] 26[135,4] 27[139,4] 28[143,4] 29[147,3] 30[150,3] 31[153,3] 32[156,3] 33[159,3] 34[162,3] 35[165,3] 36[168,3] 37[171,4] 38[175,4] 39[179,3] 40[182,3] 45[185,3] 46[188,3] 47[191,3] 48[194,3] 49[197,3] 50[200,3] 51[203,3] 52[206,3] 65[209,2] 67[211,1] 69[212,2] 78[214,1] 80[215,2] 86[217,2] 90[219,1] 94[220,2] 95[222,2] 120[224,2] 121[226,1] 122[227,1] 128[228,1] 144[229,1] 145[230,1] 146[231,1] 147[232,4] 150[236,1] 156[237,2] 157[239,1] 158[240,1] 159[241,1] 161[242,1] 164[243,1] 170[244,1] 171[245,1] 172[246,1] 173[247,1] 174[248,1] 175[249,1] 177[250,1] 178[251,1] 179[252,1] 182[253,1] 184[254,1] 185[255,1] 186[256,1] 187[257,1] 188[258,1] 190[259,1] 191[260,1] 192[261,1] 193[262,1] 194[263,1] 197[264,1] 198[265,1] 200[266,1] 203[267,1] 204[268,1] 205[269,1] 209[270,1] 210[271,1] 211[272,1] 212[273,1] 213[274,1] 214[275,1] 215[276,1] 216[277,1] 217[278,1] 218[279,1] 219[280,1] 220[281,1] 222[282,1] 223[283,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 90 170 171 172 173 174 175 177 178 179 182
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 86 90 170 171 172 173 174 175 177 178 179 182
;; live  kill	 17 [flags]
;; rd  in  	(19)
5, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178
;; rd  gen 	(14)
3, 100, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 217, 218, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 16 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 5 16 6 2 (set (reg/v/f:DI 170 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 171 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ cols ])
        (nil)))

(insn 7 6 8 2 (set (reg/v:SI 172 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ rows ])
        (nil)))

(note 8 7 18 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 18 8 19 2 (var_location:SI width (reg/v:SI 172 [ rows ])) -1
     (nil))

(debug_insn 19 18 20 2 (var_location:SI height (reg/v:SI 171 [ cols ])) -1
     (nil))

(debug_insn 20 19 21 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 21 20 22 2 (parallel [
            (set (reg:SI 173)
                (plus:SI (reg/v:SI 171 [ cols ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 22 21 23 2 (set (reg:DI 174)
        (sign_extend:DI (reg:SI 173))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 23 22 24 2 (parallel [
            (set (reg:DI 175)
                (ashift:DI (reg:DI 174)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 174)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 24 23 25 2 (set (reg:DI 4 si)
        (reg:DI 175)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 175)
        (nil)))

(insn 25 24 26 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 26 25 27 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 27 26 29 2 (set (reg/v/f:DI 86 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 176)
            (nil))))

(debug_insn 29 27 30 2 (var_location:DI idx (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 30 29 31 2 (parallel [
            (set (reg:SI 177)
                (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 171 [ cols ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 31 30 32 2 (parallel [
            (set (reg:SI 178)
                (ashift:SI (reg:SI 177)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 32 31 33 2 (set (reg:DI 179)
        (sign_extend:DI (reg:SI 178))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 33 32 34 2 (set (reg:DI 4 si)
        (reg:DI 179)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 179)
        (nil)))

(insn 34 33 35 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 35 34 36 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 36 35 38 2 (set (reg/v/f:DI 90 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 180)
            (nil))))

(debug_insn 38 36 39 2 (var_location:DI heap (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 39 38 40 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 90 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 40 39 41 2 (set (reg:QI 182)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 41 40 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 182)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 182)
        (nil)))

(jump_insn 42 41 218 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 149)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; rd  out 	(32)
3, 10, 14, 21, 28, 29, 30, 55, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 17 [flags] 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 184
;; live  kill	
;; rd  in  	(32)
3, 10, 14, 21, 28, 29, 30, 55, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253
;; rd  gen 	(2)
98, 254
;; rd  kill	(1)
254

;; Pred edge  2 [95.7%]  (fallthru)
(note 218 42 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 43 218 44 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 86 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 44 43 45 3 (set (reg:QI 184)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 45 44 46 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 184)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 184)
        (nil)))

(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 149)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 98, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 98, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;; rd  gen 	(1)
97
;; rd  kill	(0)


;; Pred edge  3 [95.7%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 48 47 49 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 49 48 50 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 143)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 143)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 171
;; lr  def 	 17 [flags] 122 128 185 186 187 188
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 122 128 185 186 187 188
;; live  kill	 17 [flags]
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;; rd  gen 	(7)
93, 227, 228, 255, 256, 257, 258
;; rd  kill	(6)
227, 228, 255, 256, 257, 258

;; Pred edge  4 [91.0%]  (fallthru)
(note 51 50 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 54 51 55 5 (parallel [
            (set (reg:DI 185)
                (and:DI (reg/v/f:DI 86 [ extImage ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 55 54 56 5 (parallel [
            (set (reg:DI 186)
                (lshiftrt:DI (reg:DI 185)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 185)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 56 55 57 5 (parallel [
            (set (reg:DI 187)
                (neg:DI (reg:DI 186)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 448 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 186)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 57 56 58 5 (parallel [
            (set (reg:SI 188)
                (and:SI (subreg:SI (reg:DI 187) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:DI 187)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 58 57 59 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 188)
            (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:549 6 {*cmpsi_1}
     (nil))

(insn 59 58 60 5 (set (reg:SI 128 [ prolog_loop_niters.741 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 188)
            (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:549 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 60 59 61 5 (set (reg:DI 122 [ prolog_loop_niters.742 ])
        (zero_extend:DI (reg:SI 128 [ prolog_loop_niters.741 ]))) ../src/izp-gaussian.c:549 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 61 60 62 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 128 [ prolog_loop_niters.741 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:549 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 62 61 63 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) ../src/izp-gaussian.c:549 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 213)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 128 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
57
;; rd  kill	(0)


;; Pred edge  5 [100.0%]  (fallthru)
(note 63 62 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 66 6 (set (mem/f:DI (reg/v/f:DI 86 [ extImage ]) [2 MEM[base: D.8506_51, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 66 64 67 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 67 66 68 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 171 [ cols ])
            (reg:SI 128 [ prolog_loop_niters.741 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 68 67 209 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 143)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 143)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ }u72(7){ }u73(16){ }u74(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
235
;; rd  kill	(4)
232, 233, 234, 235

;; Pred edge  6 [100.0%]  (fallthru)
(note 209 68 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 9 209 213 7 (set (reg/v:SI 147 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 57, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(1)
234
;; rd  kill	(4)
232, 233, 234, 235

;; Pred edge  5
(code_label 213 9 212 8 59 "" [1 uses])

(note 212 213 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 10 212 69 8 (set (reg/v:SI 147 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 234, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 128 171
;; lr  def 	 17 [flags] 144 145 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 128 147 170 171 172
;; live  gen 	 17 [flags] 144 145 146
;; live  kill	 17 [flags]
;; rd  in  	(42)
3, 10, 14, 21, 28, 29, 30, 55, 57, 93, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 234, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(4)
90, 229, 230, 231
;; rd  kill	(3)
229, 230, 231

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 69 10 70 9 48 "" [0 uses])

(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 (parallel [
            (set (reg:SI 144 [ niters.745 ])
                (minus:SI (reg/v:SI 171 [ cols ])
                    (reg:SI 128 [ prolog_loop_niters.741 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 128 [ prolog_loop_niters.741 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 72 71 73 9 (parallel [
            (set (reg:SI 145 [ bnd.746 ])
                (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 73 72 74 9 (parallel [
            (set (reg:SI 146 [ ratio_mult_vf.747 ])
                (ashift:SI (reg:SI 145 [ bnd.746 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 74 73 75 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 146 [ ratio_mult_vf.747 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 75 74 76 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 118)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; rd  out 	(44)
3, 10, 14, 21, 28, 29, 30, 55, 90, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 229, 230, 231, 234, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 147 172
;; lr  def 	 17 [flags] 80 120 156 157 159 164 190 191 192 193 194 197 222 223
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  gen 	 80 120 156 157 159 164 190 191 192 193 194 197 222 223
;; live  kill	 17 [flags]
;; rd  in  	(44)
3, 10, 14, 21, 28, 29, 30, 55, 90, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 227, 228, 229, 230, 231, 234, 235, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258
;; rd  gen 	(14)
216, 225, 237, 239, 241, 243, 259, 260, 261, 262, 263, 264, 282, 283
;; rd  kill	(17)
215, 216, 224, 225, 237, 238, 239, 241, 243, 259, 260, 261, 262, 263, 264, 282, 283

;; Pred edge  9 [100.0%]  (fallthru)
(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 10 (parallel [
            (set (reg:SI 190)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 78 77 79 10 (parallel [
            (set (reg:SI 191)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 79 78 80 10 (parallel [
            (set (reg:SI 192)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 80 79 81 10 (set (reg:V2SI 193)
        (vec_concat:V2SI (reg:SI 191)
            (reg:SI 192))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 191)
            (nil))))

(insn 81 80 82 10 (set (reg:V2SI 194)
        (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (reg:SI 190))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(insn 82 81 84 10 (set (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (vec_concat:V4SI (reg:V2SI 194)
            (reg:V2SI 193))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 194)
        (expr_list:REG_DEAD (reg:V2SI 193)
            (nil))))

(insn 84 82 221 10 (set (reg:V4SI 222)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 221 84 85 10 (set (reg:V4SI 157 [ vect_cst_.751 ])
        (reg:V4SI 222)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 85 221 87 10 (set (reg:V4SI 159 [ vect_cst_.754 ])
        (vec_duplicate:V4SI (reg/v:SI 172 [ rows ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 87 85 89 10 (set (reg:V2DI 164 [ vect_cst_.759 ])
        (vec_duplicate:V2DI (reg/v/f:DI 90 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 89 87 90 10 (parallel [
            (set (reg:DI 197)
                (ashift:DI (reg:DI 122 [ prolog_loop_niters.742 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 122 [ prolog_loop_niters.742 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 90 89 12 10 (parallel [
            (set (reg:DI 120 [ ivtmp.797 ])
                (plus:DI (reg/v/f:DI 86 [ extImage ])
                    (reg:DI 197)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 197)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 12 90 97 10 (set (reg:SI 80 [ ivtmp.795 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 97 12 217 10 (set (reg:V4SI 223)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; rd  out 	(57)
3, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 216, 217, 219, 225, 227, 228, 229, 230, 231, 234, 235, 237, 239, 241, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 282, 283


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; live  gen 	 156
;; live  kill	
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(1)
238
;; rd  kill	(2)
237, 238

;; Pred edge  12 [91.0%] 
(code_label 217 97 216 11 60 "" [1 uses])

(note 216 217 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 11 216 111 11 (set (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (reg:V4SI 158 [ vect_vec_iv_.752 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 158 [ vect_vec_iv_.752 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 120 145 156 157 159 164 222 223
;; lr  def 	 17 [flags] 80 120 158 161 198 200 203 204 205 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172 222 223
;; live  gen 	 17 [flags] 80 120 158 161 198 200 203 204 205 209
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 216, 217, 219, 224, 225, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(11)
82, 215, 224, 240, 242, 265, 266, 267, 268, 269, 270
;; rd  kill	(12)
215, 216, 224, 225, 240, 242, 265, 266, 267, 268, 269, 270

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 111 11 91 12 51 "" [0 uses])

(note 91 111 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 12 (set (reg:V4SI 158 [ vect_vec_iv_.752 ])
        (plus:V4SI (reg:V4SI 156 [ vect_vec_iv_.752 ])
            (reg:V4SI 157 [ vect_cst_.751 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 156 [ vect_vec_iv_.752 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 93 92 95 12 (set (reg:V4SI 198)
        (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
            (reg:V4SI 156 [ vect_vec_iv_.752 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (nil)))

(insn 95 93 98 12 (set (reg:V4SI 161 [ vect_var_.755 ])
        (mult:V4SI (reg:V4SI 198)
            (reg:V4SI 222))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 198)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 198)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 98 95 99 12 (set (reg:V4SI 203)
        (gt:V4SI (reg:V4SI 223)
            (reg:V4SI 161 [ vect_var_.755 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 161 [ vect_var_.755 ]))
        (nil)))

(insn 99 98 100 12 (set (subreg:V4SI (reg:V2DI 200) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                (reg:V4SI 203))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 100 99 101 12 (set (reg:V2DI 204)
        (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
            (reg:V2DI 200))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 200)
        (nil)))

(insn 101 100 104 12 (set (mem:V2DI (reg:DI 120 [ ivtmp.797 ]) [2 MEM[base: D.8532_112, offset: 0B]+0 S16 A128])
        (reg:V2DI 204)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 204)
        (nil)))

(insn 104 101 105 12 (set (subreg:V4SI (reg:V2DI 205) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                (reg:V4SI 203))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 203)
        (expr_list:REG_DEAD (reg:V4SI 161 [ vect_var_.755 ])
            (nil))))

(insn 105 104 106 12 (set (reg:V2DI 209)
        (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
            (reg:V2DI 205))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 205)
        (nil)))

(insn 106 105 108 12 (set (mem:V2DI (plus:DI (reg:DI 120 [ ivtmp.797 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8532_112, offset: 16B]+0 S16 A128])
        (reg:V2DI 209)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 209)
        (nil)))

(debug_insn 108 106 109 12 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))

(insn 109 108 110 12 (parallel [
            (set (reg:SI 80 [ ivtmp.795 ])
                (plus:SI (reg:SI 80 [ ivtmp.795 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 110 109 112 12 (parallel [
            (set (reg:DI 120 [ ivtmp.797 ])
                (plus:DI (reg:DI 120 [ ivtmp.797 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 112 110 113 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ ivtmp.795 ])
            (reg:SI 145 [ bnd.746 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 113 112 114 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 217)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 217)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172 222 223
;; rd  out 	(67)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 146 147
;; lr  def 	 17 [flags] 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; live  gen 	 17 [flags] 147
;; live  kill	 17 [flags]
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 82, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(2)
80, 233
;; rd  kill	(4)
232, 233, 234, 235

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 114 113 115 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 13 (parallel [
            (set (reg/v:SI 147 [ i ])
                (plus:SI (reg/v:SI 147 [ i ])
                    (reg:SI 146 [ ratio_mult_vf.747 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 116 115 117 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 144 [ niters.745 ])
            (reg:SI 146 [ ratio_mult_vf.747 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 146 [ ratio_mult_vf.747 ])
        (expr_list:REG_DEAD (reg:SI 144 [ niters.745 ])
            (nil))))

(jump_insn 117 116 118 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 143)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 143)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 80, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 233, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 172
;; lr  def 	 17 [flags] 69 95 150 210 211 212 213 214 215
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  gen 	 69 95 150 210 211 212 213 214 215
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 80, 90, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 215, 217, 219, 224, 227, 228, 229, 230, 231, 233, 234, 235, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 282, 283
;; rd  gen 	(9)
213, 223, 236, 271, 272, 273, 274, 275, 276
;; rd  kill	(11)
212, 213, 222, 223, 236, 271, 272, 273, 274, 275, 276

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 118 117 119 14 50 "" [1 uses])

(note 119 118 120 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 14 (parallel [
            (set (reg:SI 210)
                (ashift:SI (reg/v:SI 172 [ rows ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 121 120 122 14 (set (reg:DI 150 [ D.8488 ])
        (sign_extend:DI (reg:SI 210))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 122 121 123 14 (parallel [
            (set (reg:SI 211)
                (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 147 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 123 122 124 14 (parallel [
            (set (reg:SI 212)
                (ashift:SI (reg:SI 211)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 124 123 125 14 (set (reg:DI 213)
        (sign_extend:DI (reg:SI 212))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 125 124 126 14 (parallel [
            (set (reg:DI 69 [ ivtmp.771 ])
                (plus:DI (reg/v/f:DI 90 [ heap ])
                    (reg:DI 213)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 213)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 126 125 127 14 (set (reg:DI 214 [ i ])
        (sign_extend:DI (reg/v:SI 147 [ i ]))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (nil))

(insn 127 126 128 14 (parallel [
            (set (reg:DI 215)
                (ashift:DI (reg:DI 214 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 214 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 128 127 136 14 (parallel [
            (set (reg:DI 95 [ ivtmp.773 ])
                (plus:DI (reg/v/f:DI 86 [ extImage ])
                    (reg:DI 215)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 215)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; rd  out 	(76)
3, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 213, 215, 217, 219, 223, 224, 227, 228, 229, 230, 231, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 95 147 150 171
;; lr  def 	 17 [flags] 69 95 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  gen 	 17 [flags] 69 95 147
;; live  kill	 17 [flags]
;; rd  in  	(80)
3, 10, 14, 21, 28, 29, 30, 55, 70, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 213, 215, 217, 219, 222, 223, 224, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283
;; rd  gen 	(4)
70, 212, 222, 232
;; rd  kill	(8)
212, 213, 222, 223, 232, 233, 234, 235

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 136 128 129 15 53 "" [1 uses])

(note 129 136 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 15 (set (mem/f:DI (reg:DI 95 [ ivtmp.773 ]) [2 MEM[base: D.8496_49, offset: 0B]+0 S8 A64])
        (reg:DI 69 [ ivtmp.771 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 131 130 133 15 (parallel [
            (set (reg/v:SI 147 [ i ])
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 133 131 134 15 (var_location:SI i (reg/v:SI 147 [ i ])) -1
     (nil))

(insn 134 133 135 15 (parallel [
            (set (reg:DI 69 [ ivtmp.771 ])
                (plus:DI (reg:DI 69 [ ivtmp.771 ])
                    (reg:DI 150 [ D.8488 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 135 134 137 15 (parallel [
            (set (reg:DI 95 [ ivtmp.773 ])
                (plus:DI (reg:DI 95 [ ivtmp.773 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 137 135 138 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 171 [ cols ])
            (reg/v:SI 147 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 138 137 143 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 136)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 136)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; rd  out 	(75)
3, 10, 14, 21, 28, 29, 30, 55, 70, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 219, 222, 224, 227, 228, 229, 230, 231, 232, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 171
;; lr  def 	 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 216
;; live  kill	
;; rd  in  	(79)
3, 10, 14, 21, 28, 29, 30, 55, 57, 70, 80, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 282, 283
;; rd  gen 	(1)
277
;; rd  kill	(1)
277

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 143 138 144 16 47 "" [3 uses])

(note 144 143 145 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 16 (set (reg:DI 216 [ cols ])
        (sign_extend:DI (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 146 145 149 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 216 [ cols ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])) [2 *D.8368_54+0 S8 A64])
        (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 216 [ cols ])
        (expr_list:REG_DEAD (reg/v/f:DI 90 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; rd  out 	(80)
3, 10, 14, 21, 28, 29, 30, 55, 57, 70, 80, 97, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 86
;; live  kill	
;; rd  in  	(34)
3, 10, 14, 21, 28, 29, 30, 55, 98, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 217, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;; rd  gen 	(2)
1, 218
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 217, 218

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 149 146 150 17 46 "" [2 uses])

(note 150 149 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 151 150 152 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 152 151 153 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 153 152 154 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 154 153 155 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 155 154 156 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 156 155 157 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 157 156 13 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 13 157 158 17 (set (reg/v/f:DI 86 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; rd  out 	(34)
1, 10, 14, 21, 28, 29, 30, 55, 98, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 218, 219, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(84)
1, 3, 10, 14, 21, 28, 29, 30, 55, 57, 70, 80, 97, 98, 100, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283
;; rd  gen 	(1)
68
;; rd  kill	(0)


;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 158 13 159 18 54 "" [0 uses])

(note 159 158 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 160 159 162 18 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:552 -1
     (nil))

(debug_insn 162 160 163 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 163 162 164 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 172 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:555 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 164 163 165 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) ../src/izp-gaussian.c:555 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 198)
;; End of basic block 18 -> ( 19 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; rd  out 	(79)
1, 3, 10, 14, 21, 28, 29, 30, 55, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283


;; Succ edge  19 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags] 65 67 217 218 219
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 65 67 217 218 219
;; live  kill	 17 [flags]
;; rd  in  	(79)
1, 3, 10, 14, 21, 28, 29, 30, 55, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 282, 283
;; rd  gen 	(5)
210, 211, 278, 279, 280
;; rd  kill	(6)
209, 210, 211, 278, 279, 280

;; Pred edge  18 [91.0%]  (fallthru)
(note 165 164 166 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 19 (parallel [
            (set (reg:SI 217)
                (plus:SI (reg/v:SI 172 [ rows ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 252 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:SI 172 [ rows ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 167 166 168 19 (set (reg:DI 218)
        (zero_extend:DI (reg:SI 217))) ../src/izp-gaussian.c:549 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(insn 168 167 169 19 (parallel [
            (set (reg:DI 219)
                (plus:DI (reg:DI 218)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 218)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 169 168 15 19 (parallel [
            (set (reg:DI 67 [ D.8524 ])
                (ashift:DI (reg:DI 219)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 219)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 15 169 179 19 (set (reg:DI 65 [ ivtmp.792 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 19 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; rd  out 	(83)
1, 3, 10, 14, 21, 28, 29, 30, 55, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 210, 211, 212, 215, 217, 218, 219, 222, 224, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 282, 283


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 23) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u215(6){ }u216(7){ }u217(16){ }u218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 86 94 121 171
;; lr  def 	 17 [flags] 78 94 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  gen 	 17 [flags] 78 94 220
;; live  kill	 17 [flags]
;; rd  in  	(91)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 63, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 220, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(4)
63, 214, 221, 281
;; rd  kill	(4)
214, 220, 221, 281

;; Pred edge  20 [91.0%]  (dfs_back)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 179 15 172 20 57 "" [1 uses])

(note 172 179 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 174 20 (set (reg:SF 78 [ D.6960 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 121 [ pretmp.724 ])) [3 MEM[base: pretmp.724_90, index: ivtmp.783_111, step: 4, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:557 110 {*movsf_internal}
     (nil))

(insn 174 173 175 20 (set (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])) [2 MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:557 62 {*movdi_internal_rex64}
     (nil))

(insn 175 174 177 20 (set (mem:SF (plus:DI (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
                (reg:DI 65 [ ivtmp.792 ])) [3 *D.6954_14+0 S4 A32])
        (reg:SF 78 [ D.6960 ])) ../src/izp-gaussian.c:557 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SF 78 [ D.6960 ])
            (nil))))

(debug_insn 177 175 178 20 (var_location:SI j (debug_expr:SI D#9)) -1
     (nil))

(insn 178 177 180 20 (parallel [
            (set (reg:DI 94 [ ivtmp.783 ])
                (plus:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:557 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 180 178 181 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 171 [ cols ])
            (subreg:SI (reg:DI 94 [ ivtmp.783 ]) 0))) ../src/izp-gaussian.c:556 6 {*cmpsi_1}
     (nil))

(jump_insn 181 180 191 20 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) ../src/izp-gaussian.c:556 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 179)
;; End of basic block 20 -> ( 20 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; rd  out 	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 63, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283


;; Succ edge  20 [91.0%]  (dfs_back)
;; Succ edge  21 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 20 22) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u230(6){ }u231(7){ }u232(16){ }u233(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67
;; lr  def 	 17 [flags] 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags] 65
;; live  kill	 17 [flags]
;; rd  in  	(90)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 63, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(2)
61, 209
;; rd  kill	(2)
209, 210

;; Pred edge  20 [9.0%]  (fallthru,loop_exit)
;; Pred edge  22 [9.0%] 
(code_label 191 181 182 21 58 "" [1 uses])

(note 182 191 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 184 182 185 21 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))

(insn 185 184 186 21 (parallel [
            (set (reg:DI 65 [ ivtmp.792 ])
                (plus:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:556 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 186 185 187 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 65 [ ivtmp.792 ])
            (reg:DI 67 [ D.8524 ]))) ../src/izp-gaussian.c:555 7 {*cmpdi_1}
     (nil))

(jump_insn 187 186 188 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) ../src/izp-gaussian.c:555 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 198)
;; End of basic block 21 -> ( 22 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; rd  out 	(88)
1, 3, 10, 14, 21, 28, 29, 30, 55, 61, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283


;; Succ edge  22 [91.0%]  (fallthru,dfs_back)
;; Succ edge  24 [9.0%]  (loop_exit)

;; Start of basic block ( 21 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u238(6){ }u239(7){ }u240(16){ }u241(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 61, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(1)
60
;; rd  kill	(0)


;; Pred edge  21 [91.0%]  (fallthru,dfs_back)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 188 187 189 22 56 "" [0 uses])

(note 189 188 190 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 190 189 192 22 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 192 190 193 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:556 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 193 192 194 22 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) ../src/izp-gaussian.c:556 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 191)
;; End of basic block 22 -> ( 23 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; rd  out 	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283


;; Succ edge  23 [91.0%]  (fallthru)
;; Succ edge  21 [9.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u244(6){ }u245(7){ }u246(16){ }u247(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 170
;; lr  def 	 94 121
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 94 121
;; live  kill	
;; rd  in  	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(2)
220, 226
;; rd  kill	(3)
220, 221, 226

;; Pred edge  22 [91.0%]  (fallthru)
(note 194 193 195 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 14 23 (set (reg/f:DI 121 [ pretmp.724 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 2 [0x2]))
                (reg/v/f:DI 170 [ image ])) [2 MEM[base: image_17(D), index: ivtmp.792_70, step: 2, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:556 62 {*movdi_internal_rex64}
     (nil))

(insn 14 195 198 23 (set (reg:DI 94 [ ivtmp.783 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:556 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 23 -> ( 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; rd  out 	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 210, 211, 212, 214, 215, 217, 218, 219, 220, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 21 18) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u250(6){ }u251(7){ }u252(16){ }u253(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(89)
1, 3, 10, 14, 21, 28, 29, 30, 55, 61, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5

;; Pred edge  21 [9.0%]  (loop_exit)
;; Pred edge  18 [9.0%] 
(code_label 198 14 199 24 55 "" [2 uses])

(note 199 198 204 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 204 199 207 24 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:562 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 86 [ extImage ])
        (nil)))

(insn 207 204 0 24 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:562 -1
     (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(88)
0, 10, 14, 21, 28, 29, 30, 55, 61, 68, 114, 118, 122, 126, 130, 134, 138, 142, 146, 174, 178, 209, 211, 212, 214, 215, 217, 218, 219, 221, 222, 224, 226, 227, 228, 229, 230, 231, 232, 233, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_toUintArray (izp_toUintArray)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 47 count 49 (  1.6)


izp_toUintArray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,30u} r7={1d,33u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,29u} r17={70d,24u} r18={3d} r19={3d} r20={1d,30u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,2u} r81={2d,9u} r85={1d,6u} r91={1d,1u} r96={2d,2u} r100={2d,2u} r101={1d,1u} r115={2d,3u} r116={1d,4u} r119={1d,5u,1e} r136={2d,4u,1e} r143={2d,2u} r145={2d,2u} r150={2d,4u} r158={1d,4u} r159={1d,1u} r160={2d,4u} r167={1d,2u} r168={1d,2u} r169={1d,3u} r170={4d,10u} r180={2d,2u,1e} r181={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,3u,1e} r188={1d,2u} r195={1d,1u} r196={1d,10u} r197={1d,12u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,2u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r222={1d,1u} r223={1d,1u,1e} r225={1d,1u} r228={1d,2u} r229={1d,1u} r230={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={2d,2u} r248={1d,1u,1e} r249={1d,1u} r251={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,2u} r266={1d,2u} r267={1d,1u} r268={1d,1u} r270={1d,2u} r271={1d,3u} r272={1d,1u} r275={1d,1u} 
;;    total ref usage 659{325d,328u,6e} in 176{173 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 126, 127, 128, 129, 130, 131, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226
0[0,6] 1[6,5] 2[11,4] 4[15,7] 5[22,7] 6[29,1] 7[30,1] 8[31,3] 9[34,3] 10[37,3] 11[40,3] 12[43,3] 13[46,3] 14[49,3] 15[52,3] 16[55,1] 17[56,70] 18[126,3] 19[129,3] 20[132,1] 21[133,4] 22[137,4] 23[141,4] 24[145,4] 25[149,4] 26[153,4] 27[157,4] 28[161,4] 29[165,3] 30[168,3] 31[171,3] 32[174,3] 33[177,3] 34[180,3] 35[183,3] 36[186,3] 37[189,4] 38[193,4] 39[197,3] 40[200,3] 45[203,3] 46[206,3] 47[209,3] 48[212,3] 49[215,3] 50[218,3] 51[221,3] 52[224,3] 65[227,2] 81[229,2] 85[231,1] 91[232,1] 96[233,2] 100[235,2] 101[237,1] 115[238,2] 116[240,1] 119[241,1] 136[242,2] 143[244,2] 145[246,2] 150[248,2] 158[250,1] 159[251,1] 160[252,2] 167[254,1] 168[255,1] 169[256,1] 170[257,4] 180[261,2] 181[263,1] 182[264,1] 183[265,1] 185[266,1] 188[267,1] 195[268,1] 196[269,1] 197[270,1] 198[271,1] 199[272,1] 200[273,1] 202[274,1] 203[275,1] 204[276,1] 207[277,1] 209[278,1] 210[279,1] 211[280,1] 212[281,1] 213[282,1] 215[283,1] 216[284,1] 217[285,1] 218[286,1] 219[287,1] 222[288,1] 223[289,1] 225[290,1] 228[291,1] 229[292,1] 230[293,1] 234[294,1] 235[295,1] 236[296,1] 237[297,1] 238[298,1] 239[299,1] 240[300,1] 241[301,1] 242[302,1] 243[303,2] 248[305,1] 249[306,1] 251[307,1] 253[308,1] 254[309,1] 256[310,1] 257[311,1] 259[312,1] 260[313,1] 261[314,1] 262[315,1] 264[316,1] 265[317,1] 266[318,1] 267[319,1] 268[320,1] 270[321,1] 271[322,1] 272[323,1] 275[324,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d14(2){ }d21(4){ }d28(5){ }d29(6){ }d30(7){ }d55(16){ }d132(20){ }d136(21){ }d140(22){ }d144(23){ }d148(24){ }d152(25){ }d156(26){ }d160(27){ }d164(28){ }d192(37){ }d196(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
5, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196
;; rd  kill	(73)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 55, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 189, 190, 191, 192, 193, 194, 195, 196
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
5, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d29(bb 0 insn -1) }u1(7){ d30(bb 0 insn -1) }u2(16){ d55(bb 0 insn -1) }u3(20){ d132(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81 85 195 196 197 198 199 200 202 203 204 207
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 81 85 195 196 197 198 199 200 202 203 204 207
;; live  kill	 17 [flags]
;; rd  in  	(19)
5, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196
;; rd  gen 	(14)
3, 118, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 229, 230, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; rd  out 	(32)
3, 10, 14, 21, 28, 29, 30, 55, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 5
;;      reg 5 { d28(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 6
;;      reg 4 { d21(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 7
;;      reg 1 { d10(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 21
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 4 uid 22
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 6 uid 24
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 7 uid 25
;;      reg 198 { d271(bb 2 insn 24) }
;;   UD chains for insn luid 8 uid 26
;;      reg 199 { d272(bb 2 insn 25) }
;;   UD chains for insn luid 9 uid 27
;;      reg 200 { d273(bb 2 insn 26) }
;;   UD chains for insn luid 11 uid 29
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 4 { d20(bb 2 insn 27) }
;;      reg 5 { d27(bb 2 insn 28) }
;;   UD chains for insn luid 12 uid 30
;;      reg 0 { d4(bb 2 insn 29) }
;;   UD chains for insn luid 13 uid 32
;;      reg 81 { d229(bb 2 insn 30) }
;;   UD chains for insn luid 14 uid 33
;;      reg 196 { d269(bb 2 insn 6) }
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 15 uid 34
;;      reg 202 { d274(bb 2 insn 33) }
;;   UD chains for insn luid 16 uid 35
;;      reg 203 { d275(bb 2 insn 34) }
;;   UD chains for insn luid 17 uid 36
;;      reg 204 { d276(bb 2 insn 35) }
;;   UD chains for insn luid 19 uid 38
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 4 { d18(bb 2 insn 36) }
;;      reg 5 { d25(bb 2 insn 37) }
;;   UD chains for insn luid 20 uid 39
;;      reg 0 { d3(bb 2 insn 38) }
;;   UD chains for insn luid 21 uid 41
;;      reg 85 { d231(bb 2 insn 39) }
;;   UD chains for insn luid 22 uid 42
;;      reg 85 { d231(bb 2 insn 39) }
;;   UD chains for insn luid 23 uid 43
;;      reg 17 { d119(bb 2 insn 42) }
;;   UD chains for insn luid 24 uid 44
;;      reg 207 { d277(bb 2 insn 43) }
;;   UD chains for insn luid 25 uid 45
;;      reg 17 { d118(bb 2 insn 44) }

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ d29(bb 0 insn -1) }u33(7){ d30(bb 0 insn -1) }u34(16){ d55(bb 0 insn -1) }u35(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 17 [flags] 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 209
;; live  kill	
;; rd  in  	(32)
3, 10, 14, 21, 28, 29, 30, 55, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; rd  gen 	(2)
116, 278
;; rd  kill	(1)
278
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 116, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 46
;;      reg 81 { d229(bb 2 insn 30) }
;;   UD chains for insn luid 1 uid 47
;;      reg 17 { d117(bb 3 insn 46) }
;;   UD chains for insn luid 2 uid 48
;;      reg 209 { d278(bb 3 insn 47) }
;;   UD chains for insn luid 3 uid 49
;;      reg 17 { d116(bb 3 insn 48) }

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ d29(bb 0 insn -1) }u41(7){ d30(bb 0 insn -1) }u42(16){ d55(bb 0 insn -1) }u43(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 116, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;; rd  gen 	(1)
115
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 52
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 2 uid 53
;;      reg 17 { d115(bb 4 insn 52) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ d29(bb 0 insn -1) }u47(7){ d30(bb 0 insn -1) }u48(16){ d55(bb 0 insn -1) }u49(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 197
;; lr  def 	 17 [flags] 158 159 210 211 212 213
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 158 159 210 211 212 213
;; live  kill	 17 [flags]
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;; rd  gen 	(7)
111, 250, 251, 279, 280, 281, 282
;; rd  kill	(6)
250, 251, 279, 280, 281, 282
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 57
;;      reg 81 { d229(bb 2 insn 30) }
;;   UD chains for insn luid 1 uid 58
;;      reg 210 { d279(bb 5 insn 57) }
;;   UD chains for insn luid 2 uid 59
;;      reg 211 { d280(bb 5 insn 58) }
;;   UD chains for insn luid 3 uid 60
;;      reg 212 { d281(bb 5 insn 59) }
;;   UD chains for insn luid 4 uid 61
;;      reg 197 { d270(bb 2 insn 7) }
;;      reg 213 { d282(bb 5 insn 60) }
;;   UD chains for insn luid 5 uid 62
;;      reg 17 { d67(bb 5 insn 61) }
;;      reg 197 { d270(bb 2 insn 7) }
;;      reg 213 { d282(bb 5 insn 60) }
;;   UD chains for insn luid 6 uid 63
;;      reg 158 { d250(bb 5 insn 62) }
;;   UD chains for insn luid 7 uid 64
;;      reg 158 { d250(bb 5 insn 62) }
;;   UD chains for insn luid 8 uid 65
;;      reg 17 { d111(bb 5 insn 64) }

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ d29(bb 0 insn -1) }u63(7){ d30(bb 0 insn -1) }u64(16){ d55(bb 0 insn -1) }u65(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(1)
66
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 66, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 67
;;      reg 81 { d229(bb 2 insn 30) }
;;      reg 85 { d231(bb 2 insn 39) }
;;   UD chains for insn luid 2 uid 70
;;      reg 158 { d250(bb 5 insn 62) }
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 3 uid 71
;;      reg 17 { d66(bb 6 insn 70) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ d29(bb 0 insn -1) }u72(7){ d30(bb 0 insn -1) }u73(16){ d55(bb 0 insn -1) }u74(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 170
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 66, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(1)
260
;; rd  kill	(4)
257, 258, 259, 260
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 66, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ d29(bb 0 insn -1) }u76(7){ d30(bb 0 insn -1) }u77(16){ d55(bb 0 insn -1) }u78(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 170
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(1)
259
;; rd  kill	(4)
257, 258, 259, 260
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 259, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ d29(bb 0 insn -1) }u80(7){ d30(bb 0 insn -1) }u81(16){ d55(bb 0 insn -1) }u82(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 197
;; lr  def 	 17 [flags] 167 168 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  gen 	 17 [flags] 167 168 169
;; live  kill	 17 [flags]
;; rd  in  	(42)
3, 10, 14, 21, 28, 29, 30, 55, 66, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 259, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(4)
108, 254, 255, 256
;; rd  kill	(3)
254, 255, 256
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; rd  out 	(44)
3, 10, 14, 21, 28, 29, 30, 55, 108, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 254, 255, 256, 259, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 74
;;      reg 158 { d250(bb 5 insn 62) }
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 1 uid 75
;;      reg 167 { d254(bb 9 insn 74) }
;;   UD chains for insn luid 2 uid 76
;;      reg 168 { d255(bb 9 insn 75) }
;;   UD chains for insn luid 3 uid 77
;;      reg 169 { d256(bb 9 insn 76) }
;;   UD chains for insn luid 4 uid 78
;;      reg 17 { d108(bb 9 insn 77) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ d29(bb 0 insn -1) }u90(7){ d30(bb 0 insn -1) }u91(16){ d55(bb 0 insn -1) }u92(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 170 196
;; lr  def 	 17 [flags] 96 115 180 181 183 188 215 216 217 218 219 222 265 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  gen 	 96 115 180 181 183 188 215 216 217 218 219 222 265 275
;; live  kill	 17 [flags]
;; rd  in  	(44)
3, 10, 14, 21, 28, 29, 30, 55, 108, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 254, 255, 256, 259, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(14)
234, 239, 261, 263, 265, 267, 283, 284, 285, 286, 287, 288, 317, 324
;; rd  kill	(17)
233, 234, 238, 239, 261, 262, 263, 265, 267, 283, 284, 285, 286, 287, 288, 317, 324
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; rd  out 	(57)
3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 234, 239, 250, 251, 254, 255, 256, 259, 260, 261, 263, 265, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 80
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) }
;;   UD chains for insn luid 1 uid 81
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) }
;;   UD chains for insn luid 2 uid 82
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) }
;;   UD chains for insn luid 3 uid 83
;;      reg 216 { d284(bb 10 insn 81) }
;;      reg 217 { d285(bb 10 insn 82) }
;;   UD chains for insn luid 4 uid 84
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) }
;;      reg 215 { d283(bb 10 insn 80) }
;;   UD chains for insn luid 5 uid 85
;;      reg 218 { d286(bb 10 insn 83) }
;;      reg 219 { d287(bb 10 insn 84) }
;;   UD chains for insn luid 7 uid 283
;;      reg 265 { d317(bb 10 insn 87) }
;;   UD chains for insn luid 8 uid 88
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 9 uid 90
;;      reg 85 { d231(bb 2 insn 39) }
;;   UD chains for insn luid 10 uid 92
;;      reg 159 { d251(bb 5 insn 63) }
;;   UD chains for insn luid 11 uid 93
;;      reg 81 { d229(bb 2 insn 30) }
;;      reg 222 { d288(bb 10 insn 92) }

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ d29(bb 0 insn -1) }u109(7){ d30(bb 0 insn -1) }u110(16){ d55(bb 0 insn -1) }u111(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 182
;; lr  def 	 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; live  gen 	 180
;; live  kill	
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(1)
262
;; rd  kill	(2)
261, 262
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 11
;;      reg 182 { d264(bb 12 insn 95) }

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ d29(bb 0 insn -1) }u114(7){ d30(bb 0 insn -1) }u115(16){ d55(bb 0 insn -1) }u116(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 115 168 180 181 183 188 265 275
;; lr  def 	 17 [flags] 96 115 182 185 223 225 228 229 230 234
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  gen 	 17 [flags] 96 115 182 185 223 225 228 229 230 234
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 234, 238, 239, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(11)
100, 233, 238, 264, 266, 289, 290, 291, 292, 293, 294
;; rd  kill	(12)
233, 234, 238, 239, 264, 266, 289, 290, 291, 292, 293, 294
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; rd  out 	(67)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 95
;;      reg 180 { d262(bb 11 insn 11) d261(bb 10 insn 85) }
;;      reg 181 { d263(bb 10 insn 283) }
;;   eq_note reg 180 { }
;;   UD chains for insn luid 1 uid 96
;;      reg 180 { d262(bb 11 insn 11) d261(bb 10 insn 85) }
;;      reg 183 { d265(bb 10 insn 88) }
;;   UD chains for insn luid 2 uid 98
;;      reg 223 { d289(bb 12 insn 96) }
;;      reg 265 { d317(bb 10 insn 87) }
;;   eq_note reg 223 { }
;;   UD chains for insn luid 3 uid 101
;;      reg 185 { d266(bb 12 insn 98) }
;;      reg 275 { d324(bb 10 insn 100) }
;;   eq_note reg 185 { }
;;   UD chains for insn luid 4 uid 102
;;      reg 185 { d266(bb 12 insn 98) }
;;      reg 228 { d291(bb 12 insn 101) }
;;   UD chains for insn luid 5 uid 103
;;      reg 188 { d267(bb 10 insn 90) }
;;      reg 225 { d290(bb 12 insn 102) }
;;   UD chains for insn luid 6 uid 104
;;      reg 115 { d239(bb 10 insn 93) d238(bb 12 insn 113) }
;;      reg 229 { d292(bb 12 insn 103) }
;;   UD chains for insn luid 7 uid 107
;;      reg 185 { d266(bb 12 insn 98) }
;;      reg 228 { d291(bb 12 insn 101) }
;;   UD chains for insn luid 8 uid 108
;;      reg 188 { d267(bb 10 insn 90) }
;;      reg 230 { d293(bb 12 insn 107) }
;;   UD chains for insn luid 9 uid 109
;;      reg 115 { d239(bb 10 insn 93) d238(bb 12 insn 113) }
;;      reg 234 { d294(bb 12 insn 108) }
;;   UD chains for insn luid 11 uid 112
;;      reg 96 { d234(bb 10 insn 12) d233(bb 12 insn 112) }
;;   UD chains for insn luid 12 uid 113
;;      reg 115 { d239(bb 10 insn 93) d238(bb 12 insn 113) }
;;   UD chains for insn luid 13 uid 115
;;      reg 96 { d233(bb 12 insn 112) }
;;      reg 168 { d255(bb 9 insn 75) }
;;   UD chains for insn luid 14 uid 116
;;      reg 17 { d100(bb 12 insn 115) }

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ d29(bb 0 insn -1) }u146(7){ d30(bb 0 insn -1) }u147(16){ d55(bb 0 insn -1) }u148(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 169 170
;; lr  def 	 17 [flags] 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; live  gen 	 17 [flags] 170
;; live  kill	 17 [flags]
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(2)
98, 258
;; rd  kill	(4)
257, 258, 259, 260
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 98, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 118
;;      reg 169 { d256(bb 9 insn 76) }
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) }
;;   UD chains for insn luid 1 uid 119
;;      reg 167 { d254(bb 9 insn 74) }
;;      reg 169 { d256(bb 9 insn 76) }
;;   UD chains for insn luid 2 uid 120
;;      reg 17 { d98(bb 13 insn 119) }

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ d29(bb 0 insn -1) }u155(7){ d30(bb 0 insn -1) }u156(16){ d55(bb 0 insn -1) }u157(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 196
;; lr  def 	 17 [flags] 65 101 145 235 236 237 238 239 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  gen 	 65 101 145 235 236 237 238 239 240
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 98, 108, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(9)
228, 237, 247, 295, 296, 297, 298, 299, 300
;; rd  kill	(11)
227, 228, 237, 246, 247, 295, 296, 297, 298, 299, 300
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; rd  out 	(76)
3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 228, 229, 231, 233, 237, 238, 247, 250, 251, 254, 255, 256, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 123
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 124
;;      reg 235 { d295(bb 14 insn 123) }
;;   UD chains for insn luid 2 uid 125
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) d258(bb 13 insn 118) }
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 3 uid 126
;;      reg 236 { d296(bb 14 insn 125) }
;;   UD chains for insn luid 4 uid 127
;;      reg 237 { d297(bb 14 insn 126) }
;;   UD chains for insn luid 5 uid 128
;;      reg 85 { d231(bb 2 insn 39) }
;;      reg 238 { d298(bb 14 insn 127) }
;;   UD chains for insn luid 6 uid 129
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) d258(bb 13 insn 118) }
;;   UD chains for insn luid 7 uid 130
;;      reg 239 { d299(bb 14 insn 129) }
;;   UD chains for insn luid 8 uid 131
;;      reg 81 { d229(bb 2 insn 30) }
;;      reg 240 { d300(bb 14 insn 130) }

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ d29(bb 0 insn -1) }u171(7){ d30(bb 0 insn -1) }u172(16){ d55(bb 0 insn -1) }u173(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 101 145 170 197
;; lr  def 	 17 [flags] 65 145 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  gen 	 17 [flags] 65 145 170
;; live  kill	 17 [flags]
;; rd  in  	(80)
3, 10, 14, 21, 28, 29, 30, 55, 88, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 228, 229, 231, 233, 237, 238, 246, 247, 250, 251, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324
;; rd  gen 	(4)
88, 227, 246, 257
;; rd  kill	(8)
227, 228, 246, 247, 257, 258, 259, 260
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; rd  out 	(75)
3, 10, 14, 21, 28, 29, 30, 55, 88, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 133
;;      reg 65 { d228(bb 14 insn 131) d227(bb 15 insn 138) }
;;      reg 145 { d247(bb 14 insn 128) d246(bb 15 insn 137) }
;;   UD chains for insn luid 1 uid 134
;;      reg 170 { d260(bb 7 insn 9) d259(bb 8 insn 10) d258(bb 13 insn 118) d257(bb 15 insn 134) }
;;   UD chains for insn luid 2 uid 136
;;      reg 170 { d257(bb 15 insn 134) }
;;   UD chains for insn luid 3 uid 137
;;      reg 101 { d237(bb 14 insn 124) }
;;      reg 145 { d247(bb 14 insn 128) d246(bb 15 insn 137) }
;;   UD chains for insn luid 4 uid 138
;;      reg 65 { d228(bb 14 insn 131) d227(bb 15 insn 138) }
;;   UD chains for insn luid 5 uid 140
;;      reg 170 { d257(bb 15 insn 134) }
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 6 uid 141
;;      reg 17 { d88(bb 15 insn 140) }

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ d29(bb 0 insn -1) }u185(7){ d30(bb 0 insn -1) }u186(16){ d55(bb 0 insn -1) }u187(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 197
;; lr  def 	 241
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 241
;; live  kill	
;; rd  in  	(79)
3, 10, 14, 21, 28, 29, 30, 55, 66, 88, 98, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324
;; rd  gen 	(1)
301
;; rd  kill	(1)
301
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; rd  out 	(80)
3, 10, 14, 21, 28, 29, 30, 55, 66, 88, 98, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 148
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 1 uid 149
;;      reg 81 { d229(bb 2 insn 30) }
;;      reg 85 { d231(bb 2 insn 39) }
;;      reg 241 { d301(bb 16 insn 148) }

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ d29(bb 0 insn -1) }u193(7){ d30(bb 0 insn -1) }u194(16){ d55(bb 0 insn -1) }u195(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 81
;; live  kill	
;; rd  in  	(34)
3, 10, 14, 21, 28, 29, 30, 55, 116, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;; rd  gen 	(2)
1, 230
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 229, 230
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; rd  out 	(34)
1, 10, 14, 21, 28, 29, 30, 55, 116, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 230, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 160
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 0 { d2(bb 17 insn 159) }
;;      reg 1 { d7(bb 17 insn 156) }
;;      reg 4 { d16(bb 17 insn 157) }
;;      reg 5 { d23(bb 17 insn 158) }

( 16 17 )->[18]->( 25 30 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ d29(bb 0 insn -1) }u202(7){ d30(bb 0 insn -1) }u203(16){ d55(bb 0 insn -1) }u204(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags] 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  gen 	 17 [flags] 150
;; live  kill	
;; rd  in  	(84)
1, 3, 10, 14, 21, 28, 29, 30, 55, 66, 88, 98, 115, 116, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324
;; rd  gen 	(2)
86, 248
;; rd  kill	(2)
248, 249
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; rd  out 	(80)
1, 3, 10, 14, 21, 28, 29, 30, 55, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 248, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 166
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 167
;;      reg 17 { d86(bb 18 insn 166) }

( 19 29 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(6){ d29(bb 0 insn -1) }u208(7){ d30(bb 0 insn -1) }u209(16){ d55(bb 0 insn -1) }u210(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 116 119 136 270 272
;; lr  def 	 17 [flags] 100 136 242 243
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 100 136 242 243
;; live  kill	 17 [flags]
;; rd  in  	(112)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 235, 236, 237, 238, 240, 241, 242, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(5)
60, 236, 243, 302, 304
;; rd  kill	(7)
235, 236, 242, 243, 302, 303, 304
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 173
;;      reg 119 { d241(bb 27 insn 222) }
;;      reg 136 { d243(bb 19 insn 182) d242(bb 29 insn 14) }
;;      reg 272 { d323(bb 25 insn 172) }
;;   eq_note reg 119 { }
;;   eq_note reg 136 { }
;;   UD chains for insn luid 1 uid 174
;;      reg 119 { d241(bb 27 insn 222) }
;;      reg 136 { d243(bb 19 insn 182) d242(bb 29 insn 14) }
;;      reg 243 { d303(bb 19 insn 173) }
;;   UD chains for insn luid 2 uid 176
;;      reg 243 { d304(bb 19 insn 174) }
;;   UD chains for insn luid 3 uid 178
;;      reg 116 { d240(bb 27 insn 221) }
;;      reg 136 { d243(bb 19 insn 182) d242(bb 29 insn 14) }
;;      reg 242 { d302(bb 19 insn 176) }
;;   UD chains for insn luid 5 uid 181
;;      reg 100 { d236(bb 19 insn 181) d235(bb 29 insn 15) }
;;   UD chains for insn luid 6 uid 182
;;      reg 136 { d243(bb 19 insn 182) d242(bb 29 insn 14) }
;;   UD chains for insn luid 7 uid 184
;;      reg 100 { d236(bb 19 insn 181) }
;;      reg 270 { d321(bb 25 insn 224) }
;;   UD chains for insn luid 8 uid 185
;;      reg 17 { d60(bb 19 insn 184) }

( 19 )->[20]->( 22 24 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u228(6){ d29(bb 0 insn -1) }u229(7){ d30(bb 0 insn -1) }u230(16){ d55(bb 0 insn -1) }u231(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196 271
;; lr  def 	 17 [flags] 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 143
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(2)
56, 244
;; rd  kill	(2)
244, 245
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; rd  out 	(108)
1, 3, 10, 14, 21, 28, 29, 30, 55, 56, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 300
;;      reg 271 { d322(bb 25 insn 225) }
;;   UD chains for insn luid 1 uid 188
;;      reg 196 { d269(bb 2 insn 6) }
;;      reg 271 { d322(bb 25 insn 225) }
;;   UD chains for insn luid 2 uid 189
;;      reg 17 { d56(bb 20 insn 188) }

( 28 27 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u236(6){ d29(bb 0 insn -1) }u237(7){ d30(bb 0 insn -1) }u238(16){ d55(bb 0 insn -1) }u239(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 143
;; live  kill	
;; rd  in  	(110)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(1)
245
;; rd  kill	(2)
244, 245
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }

( 21 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u240(6){ d29(bb 0 insn -1) }u241(7){ d30(bb 0 insn -1) }u242(16){ d55(bb 0 insn -1) }u243(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 119 143
;; lr  def 	 17 [flags] 160 264 266 267 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  gen 	 160 264 266 267 268
;; live  kill	 17 [flags]
;; rd  in  	(111)
1, 3, 10, 14, 21, 28, 29, 30, 55, 56, 69, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(5)
253, 316, 318, 319, 320
;; rd  kill	(6)
252, 253, 316, 318, 319, 320
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; rd  out 	(108)
1, 3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 253, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 282
;;      reg 143 { d245(bb 21 insn 16) d244(bb 20 insn 300) }
;;   UD chains for insn luid 2 uid 193
;;      reg 264 { d316(bb 22 insn 282) }
;;   UD chains for insn luid 3 uid 194
;;      reg 116 { d240(bb 27 insn 221) }
;;      reg 266 { d318(bb 22 insn 193) }
;;   UD chains for insn luid 4 uid 195
;;      reg 119 { d241(bb 27 insn 222) }
;;      reg 266 { d318(bb 22 insn 193) }

( 23 22 )->[23]->( 23 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u250(6){ d29(bb 0 insn -1) }u251(7){ d30(bb 0 insn -1) }u252(16){ d55(bb 0 insn -1) }u253(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 143 160 196 267 268
;; lr  def 	 17 [flags] 91 160 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  gen 	 17 [flags] 91 160 248 249
;; live  kill	 17 [flags]
;; rd  in  	(110)
1, 3, 10, 14, 21, 28, 29, 30, 55, 81, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(5)
81, 232, 252, 305, 306
;; rd  kill	(5)
232, 252, 253, 305, 306
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 81, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 196
;;      reg 160 { d253(bb 22 insn 17) d252(bb 23 insn 201) }
;;      reg 268 { d320(bb 22 insn 195) }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { d305(bb 23 insn 196) }
;;   UD chains for insn luid 2 uid 198
;;      reg 160 { d253(bb 22 insn 17) d252(bb 23 insn 201) }
;;      reg 249 { d306(bb 23 insn 197) }
;;      reg 267 { d319(bb 22 insn 194) }
;;   eq_note reg 248 { }
;;   UD chains for insn luid 4 uid 201
;;      reg 160 { d253(bb 22 insn 17) d252(bb 23 insn 201) }
;;   UD chains for insn luid 5 uid 202
;;      reg 143 { d245(bb 21 insn 16) d244(bb 20 insn 300) }
;;      reg 160 { d252(bb 23 insn 201) }
;;   UD chains for insn luid 6 uid 204
;;      reg 91 { d232(bb 23 insn 202) }
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 7 uid 205
;;      reg 17 { d81(bb 23 insn 204) }

( 23 26 20 )->[24]->( 26 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u267(6){ d29(bb 0 insn -1) }u268(7){ d30(bb 0 insn -1) }u269(16){ d55(bb 0 insn -1) }u270(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150 197
;; lr  def 	 17 [flags] 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 150
;; live  kill	 17 [flags]
;; rd  in  	(111)
1, 3, 10, 14, 21, 28, 29, 30, 55, 56, 78, 81, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(2)
79, 249
;; rd  kill	(2)
248, 249
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; rd  out 	(108)
1, 3, 10, 14, 21, 28, 29, 30, 55, 79, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 211
;;      reg 150 { d249(bb 24 insn 211) d248(bb 18 insn 18) }
;;   UD chains for insn luid 2 uid 212
;;      reg 150 { d249(bb 24 insn 211) }
;;      reg 197 { d270(bb 2 insn 7) }
;;   UD chains for insn luid 3 uid 213
;;      reg 17 { d79(bb 24 insn 212) }

( 18 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u275(6){ d29(bb 0 insn -1) }u276(7){ d30(bb 0 insn -1) }u277(16){ d55(bb 0 insn -1) }u278(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 17 [flags] 270 271 272
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  gen 	 270 271 272
;; live  kill	 17 [flags]
;; rd  in  	(80)
1, 3, 10, 14, 21, 28, 29, 30, 55, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 248, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324
;; rd  gen 	(3)
321, 322, 323
;; rd  kill	(3)
321, 322, 323
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; rd  out 	(82)
1, 3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 248, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 224
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 225
;;      reg 270 { d321(bb 25 insn 224) }

( 25 24 )->[26]->( 27 24 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u281(6){ d29(bb 0 insn -1) }u282(7){ d30(bb 0 insn -1) }u283(16){ d55(bb 0 insn -1) }u284(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 79, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(1)
78
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 78, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 218
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 2 uid 219
;;      reg 17 { d78(bb 26 insn 218) }

( 26 )->[27]->( 21 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u287(6){ d29(bb 0 insn -1) }u288(7){ d30(bb 0 insn -1) }u289(16){ d55(bb 0 insn -1) }u290(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 271
;; lr  def 	 17 [flags] 116 119 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 116 119 251
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 78, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(4)
77, 240, 241, 307
;; rd  kill	(3)
240, 241, 307
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 221
;;      reg 81 { d230(bb 17 insn 13) d229(bb 2 insn 30) }
;;      reg 150 { d249(bb 24 insn 211) d248(bb 18 insn 18) }
;;   UD chains for insn luid 1 uid 222
;;      reg 150 { d249(bb 24 insn 211) d248(bb 18 insn 18) }
;;      reg 195 { d268(bb 2 insn 5) }
;;   UD chains for insn luid 2 uid 227
;;      reg 271 { d322(bb 25 insn 225) }
;;   UD chains for insn luid 3 uid 228
;;      reg 17 { d57(bb 27 insn 227) }
;;   UD chains for insn luid 4 uid 229
;;      reg 251 { d307(bb 27 insn 228) }
;;   UD chains for insn luid 5 uid 230
;;      reg 17 { d77(bb 27 insn 229) }

( 27 )->[28]->( 29 21 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u299(6){ d29(bb 0 insn -1) }u300(7){ d30(bb 0 insn -1) }u301(16){ d55(bb 0 insn -1) }u302(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 119 196
;; lr  def 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  kill	 17 [flags]
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(9)
69, 308, 309, 310, 311, 312, 313, 314, 315
;; rd  kill	(8)
308, 309, 310, 311, 312, 313, 314, 315
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 231
;;      reg 196 { d269(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 232
;;      reg 17 { d65(bb 28 insn 231) }
;;   UD chains for insn luid 2 uid 233
;;      reg 116 { d240(bb 27 insn 221) }
;;   UD chains for insn luid 3 uid 234
;;      reg 119 { d241(bb 27 insn 222) }
;;      reg 254 { d309(bb 28 insn 233) }
;;   UD chains for insn luid 4 uid 235
;;      reg 17 { d75(bb 28 insn 234) }
;;   UD chains for insn luid 5 uid 236
;;      reg 119 { d241(bb 27 insn 222) }
;;   UD chains for insn luid 6 uid 237
;;      reg 116 { d240(bb 27 insn 221) }
;;      reg 257 { d311(bb 28 insn 236) }
;;   UD chains for insn luid 7 uid 238
;;      reg 17 { d73(bb 28 insn 237) }
;;   UD chains for insn luid 8 uid 239
;;      reg 256 { d310(bb 28 insn 235) }
;;      reg 259 { d312(bb 28 insn 238) }
;;   UD chains for insn luid 9 uid 240
;;      reg 253 { d308(bb 28 insn 232) }
;;      reg 260 { d313(bb 28 insn 239) }
;;   UD chains for insn luid 10 uid 241
;;      reg 261 { d314(bb 28 insn 240) }
;;   UD chains for insn luid 11 uid 242
;;      reg 262 { d315(bb 28 insn 241) }
;;   UD chains for insn luid 12 uid 243
;;      reg 17 { d69(bb 28 insn 242) }

( 28 )->[29]->( 19 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u320(6){ d29(bb 0 insn -1) }u321(7){ d30(bb 0 insn -1) }u322(16){ d55(bb 0 insn -1) }u323(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 100 136
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(2)
235, 242
;; rd  kill	(4)
235, 236, 242, 243
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 235, 237, 238, 240, 241, 242, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }

( 24 18 )->[30]->( 1 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u324(6){ d29(bb 0 insn -1) }u325(7){ d30(bb 0 insn -1) }u326(16){ d55(bb 0 insn -1) }u327(20){ d132(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(110)
1, 3, 10, 14, 21, 28, 29, 30, 55, 79, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(109)
0, 10, 14, 21, 28, 29, 30, 55, 79, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 253
;;      reg 81 { d230(bb 17 insn 13) d229(bb 2 insn 30) }
;;   UD chains for insn luid 1 uid 256
;;      reg 0 { d0(bb 30 insn 253) }

( 30 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u330(0){ d0(bb 30 insn 253) }u331(6){ d29(bb 0 insn -1) }u332(7){ d30(bb 0 insn -1) }u333(20){ d132(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(109)
0, 10, 14, 21, 28, 29, 30, 55, 79, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(109)
0, 10, 14, 21, 28, 29, 30, 55, 79, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 30 insn 253) }
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 20 { d132(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 49 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 78 to worklist
  Adding insn 116 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
  Adding insn 120 to worklist
  Adding insn 141 to worklist
  Adding insn 136 to worklist
  Adding insn 133 to worklist
  Adding insn 149 to worklist
  Adding insn 160 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 167 to worklist
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 185 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 189 to worklist
  Adding insn 205 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 213 to worklist
  Adding insn 210 to worklist
  Adding insn 219 to worklist
  Adding insn 216 to worklist
  Adding insn 230 to worklist
  Adding insn 243 to worklist
  Adding insn 256 to worklist
Finished finding needed instructions:
  Adding insn 253 to worklist
Processing use of (reg 81 [ extImage ]) in insn 253:
  Adding insn 13 to worklist
  Adding insn 30 to worklist
Processing use of (reg 0 ax) in insn 30:
Processing use of (reg 0 ax) in insn 256:
Processing use of (reg 17 flags) in insn 243:
  Adding insn 242 to worklist
Processing use of (reg 262) in insn 242:
  Adding insn 241 to worklist
Processing use of (reg 261) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 253) in insn 240:
  Adding insn 232 to worklist
Processing use of (reg 260) in insn 240:
  Adding insn 239 to worklist
Processing use of (reg 256) in insn 239:
  Adding insn 235 to worklist
Processing use of (reg 259) in insn 239:
  Adding insn 238 to worklist
Processing use of (reg 17 flags) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 116 [ pretmp.826 ]) in insn 237:
  Adding insn 221 to worklist
Processing use of (reg 257) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 119 [ pretmp.829 ]) in insn 236:
  Adding insn 222 to worklist
Processing use of (reg 150 [ ivtmp.925 ]) in insn 222:
  Adding insn 211 to worklist
  Adding insn 18 to worklist
Processing use of (reg 195 [ image ]) in insn 222:
  Adding insn 5 to worklist
Processing use of (reg 5 di) in insn 5:
Processing use of (reg 150 [ ivtmp.925 ]) in insn 211:
Processing use of (reg 81 [ extImage ]) in insn 221:
Processing use of (reg 150 [ ivtmp.925 ]) in insn 221:
Processing use of (reg 17 flags) in insn 235:
  Adding insn 234 to worklist
Processing use of (reg 119 [ pretmp.829 ]) in insn 234:
Processing use of (reg 254) in insn 234:
  Adding insn 233 to worklist
Processing use of (reg 116 [ pretmp.826 ]) in insn 233:
Processing use of (reg 17 flags) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 196 [ cols ]) in insn 231:
  Adding insn 6 to worklist
Processing use of (reg 4 si) in insn 6:
Processing use of (reg 17 flags) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 251) in insn 229:
  Adding insn 228 to worklist
Processing use of (reg 17 flags) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 271 [ ratio_mult_vf.850 ]) in insn 227:
  Adding insn 225 to worklist
Processing use of (reg 270 [ bnd.849 ]) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 196 [ cols ]) in insn 224:
Processing use of (reg 17 flags) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 196 [ cols ]) in insn 218:
Processing use of (reg 17 flags) in insn 213:
  Adding insn 212 to worklist
Processing use of (subreg (reg 150 [ ivtmp.925 ]) 0) in insn 212:
Processing use of (reg 197 [ rows ]) in insn 212:
  Adding insn 7 to worklist
Processing use of (reg 1 dx) in insn 7:
Processing use of (reg 160 [ ivtmp.910 ]) in insn 198:
  Adding insn 17 to worklist
  Adding insn 201 to worklist
Processing use of (reg 249) in insn 198:
  Adding insn 197 to worklist
Processing use of (reg 267) in insn 198:
  Adding insn 194 to worklist
Processing use of (reg 116 [ pretmp.826 ]) in insn 194:
Processing use of (reg 266 [ D.8745 ]) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 264 [ j ]) in insn 193:
  Adding insn 282 to worklist
Processing use of (reg 143 [ j ]) in insn 282:
  Adding insn 16 to worklist
  Adding insn 300 to worklist
Processing use of (reg 271 [ ratio_mult_vf.850 ]) in insn 300:
Processing use of (reg 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ]) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 160 [ ivtmp.910 ]) in insn 196:
Processing use of (reg 268) in insn 196:
  Adding insn 195 to worklist
Processing use of (reg 119 [ pretmp.829 ]) in insn 195:
Processing use of (reg 266 [ D.8745 ]) in insn 195:
Processing use of (reg 160 [ ivtmp.910 ]) in insn 201:
Processing use of (reg 17 flags) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 91 [ D.8752 ]) in insn 204:
  Adding insn 202 to worklist
Processing use of (reg 196 [ cols ]) in insn 204:
Processing use of (reg 143 [ j ]) in insn 202:
Processing use of (subreg (reg 160 [ ivtmp.910 ]) 0) in insn 202:
Processing use of (reg 17 flags) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 196 [ cols ]) in insn 188:
Processing use of (reg 271 [ ratio_mult_vf.850 ]) in insn 188:
Processing use of (reg 116 [ pretmp.826 ]) in insn 178:
Processing use of (reg 136 [ ivtmp.919 ]) in insn 178:
  Adding insn 182 to worklist
  Adding insn 14 to worklist
Processing use of (subreg (reg 242) 0) in insn 178:
  Adding insn 176 to worklist
Processing use of (reg 243) in insn 176:
  Adding insn 174 to worklist
Processing use of (reg 119 [ pretmp.829 ]) in insn 174:
Processing use of (reg 136 [ ivtmp.919 ]) in insn 174:
Processing use of (reg 243) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 119 [ pretmp.829 ]) in insn 173:
Processing use of (reg 136 [ ivtmp.919 ]) in insn 173:
Processing use of (reg 272) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 136 [ ivtmp.919 ]) in insn 182:
Processing use of (reg 17 flags) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 100 [ ivtmp.916 ]) in insn 184:
  Adding insn 181 to worklist
Processing use of (reg 270 [ bnd.849 ]) in insn 184:
Processing use of (reg 100 [ ivtmp.916 ]) in insn 181:
  Adding insn 15 to worklist
Processing use of (reg 17 flags) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 197 [ rows ]) in insn 166:
Processing use of (reg 7 sp) in insn 160:
Processing use of (reg 0 ax) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 1 dx) in insn 160:
  Adding insn 156 to worklist
Processing use of (reg 4 si) in insn 160:
  Adding insn 157 to worklist
Processing use of (reg 5 di) in insn 160:
  Adding insn 158 to worklist
Processing use of (reg 81 [ extImage ]) in insn 149:
Processing use of (reg 85 [ heap ]) in insn 149:
  Adding insn 39 to worklist
Processing use of (reg 241 [ rows ]) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 197 [ rows ]) in insn 148:
Processing use of (reg 0 ax) in insn 39:
Processing use of (reg 65 [ ivtmp.900 ]) in insn 133:
  Adding insn 131 to worklist
  Adding insn 138 to worklist
Processing use of (reg 145 [ ivtmp.898 ]) in insn 133:
  Adding insn 128 to worklist
  Adding insn 137 to worklist
Processing use of (reg 101 [ D.8718 ]) in insn 137:
  Adding insn 124 to worklist
Processing use of (reg 145 [ ivtmp.898 ]) in insn 137:
Processing use of (reg 235) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 196 [ cols ]) in insn 123:
Processing use of (reg 85 [ heap ]) in insn 128:
Processing use of (reg 238) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 237) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 236) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 170 [ i ]) in insn 125:
  Adding insn 9 to worklist
  Adding insn 10 to worklist
  Adding insn 118 to worklist
Processing use of (reg 196 [ cols ]) in insn 125:
Processing use of (reg 169 [ ratio_mult_vf.874 ]) in insn 118:
  Adding insn 76 to worklist
Processing use of (reg 170 [ i ]) in insn 118:
Processing use of (reg 168 [ bnd.873 ]) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 167 [ niters.872 ]) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 158 [ prolog_loop_niters.868 ]) in insn 74:
  Adding insn 62 to worklist
Processing use of (reg 197 [ rows ]) in insn 74:
Processing use of (reg 17 flags) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 197 [ rows ]) in insn 62:
Processing use of (reg 213) in insn 62:
  Adding insn 60 to worklist
Processing use of (subreg (reg 212) 0) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 211) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 210) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 81 [ extImage ]) in insn 57:
Processing use of (reg 197 [ rows ]) in insn 61:
Processing use of (reg 213) in insn 61:
Processing use of (reg 65 [ ivtmp.900 ]) in insn 138:
Processing use of (reg 81 [ extImage ]) in insn 131:
Processing use of (reg 240) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 239 [ i ]) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 170 [ i ]) in insn 129:
Processing use of (reg 17 flags) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 170 [ i ]) in insn 140:
  Adding insn 134 to worklist
Processing use of (reg 197 [ rows ]) in insn 140:
Processing use of (reg 170 [ i ]) in insn 134:
Processing use of (reg 17 flags) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 167 [ niters.872 ]) in insn 119:
Processing use of (reg 169 [ ratio_mult_vf.874 ]) in insn 119:
Processing use of (reg 115 [ ivtmp.932 ]) in insn 104:
  Adding insn 93 to worklist
  Adding insn 113 to worklist
Processing use of (reg 229) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 188 [ vect_cst_.886 ]) in insn 103:
  Adding insn 90 to worklist
Processing use of (reg 225) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 185 [ vect_var_.882 ]) in insn 102:
  Adding insn 98 to worklist
Processing use of (reg 228) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 185 [ vect_var_.882 ]) in insn 101:
Processing use of (reg 275) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 223) in insn 98:
  Adding insn 96 to worklist
Processing use of (reg 265) in insn 98:
  Adding insn 87 to worklist
Processing use of (reg 180 [ vect_vec_iv_.879 ]) in insn 96:
  Adding insn 11 to worklist
  Adding insn 85 to worklist
Processing use of (reg 183 [ vect_cst_.881 ]) in insn 96:
  Adding insn 88 to worklist
Processing use of (reg 196 [ cols ]) in insn 88:
Processing use of (reg 218) in insn 85:
  Adding insn 83 to worklist
Processing use of (reg 219) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 170 [ i ]) in insn 84:
Processing use of (reg 215) in insn 84:
  Adding insn 80 to worklist
Processing use of (reg 170 [ i ]) in insn 80:
Processing use of (reg 216) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 217) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 170 [ i ]) in insn 82:
Processing use of (reg 170 [ i ]) in insn 81:
Processing use of (reg 182 [ vect_vec_iv_.879 ]) in insn 11:
  Adding insn 95 to worklist
Processing use of (reg 180 [ vect_vec_iv_.879 ]) in insn 95:
Processing use of (reg 181 [ vect_cst_.878 ]) in insn 95:
  Adding insn 283 to worklist
Processing use of (reg 265) in insn 283:
Processing use of (reg 85 [ heap ]) in insn 90:
Processing use of (reg 115 [ ivtmp.932 ]) in insn 113:
Processing use of (reg 81 [ extImage ]) in insn 93:
Processing use of (reg 222) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 159 [ prolog_loop_niters.869 ]) in insn 92:
  Adding insn 63 to worklist
Processing use of (reg 158 [ prolog_loop_niters.868 ]) in insn 63:
Processing use of (reg 115 [ ivtmp.932 ]) in insn 109:
Processing use of (reg 234) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 188 [ vect_cst_.886 ]) in insn 108:
Processing use of (reg 230) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 185 [ vect_var_.882 ]) in insn 107:
Processing use of (reg 228) in insn 107:
Processing use of (reg 17 flags) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 96 [ ivtmp.930 ]) in insn 115:
  Adding insn 112 to worklist
Processing use of (reg 168 [ bnd.873 ]) in insn 115:
Processing use of (reg 96 [ ivtmp.930 ]) in insn 112:
  Adding insn 12 to worklist
Processing use of (reg 17 flags) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 169 [ ratio_mult_vf.874 ]) in insn 77:
Processing use of (reg 81 [ extImage ]) in insn 67:
Processing use of (reg 85 [ heap ]) in insn 67:
Processing use of (reg 17 flags) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 158 [ prolog_loop_niters.868 ]) in insn 70:
Processing use of (reg 197 [ rows ]) in insn 70:
Processing use of (reg 17 flags) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 158 [ prolog_loop_niters.868 ]) in insn 64:
Processing use of (reg 17 flags) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 197 [ rows ]) in insn 52:
Processing use of (reg 17 flags) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 209) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 17 flags) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 81 [ extImage ]) in insn 46:
Processing use of (reg 7 sp) in insn 29:
Processing use of (reg 4 si) in insn 29:
  Adding insn 27 to worklist
Processing use of (reg 5 di) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 200) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 199) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 198) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 197 [ rows ]) in insn 24:
Processing use of (reg 7 sp) in insn 38:
Processing use of (reg 4 si) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 5 di) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 204) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 203) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 202) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 196 [ cols ]) in insn 33:
Processing use of (reg 197 [ rows ]) in insn 33:
Processing use of (reg 17 flags) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 207) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 17 flags) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 85 [ heap ]) in insn 42:


izp_toUintArray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,30u} r7={1d,33u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,29u} r17={70d,24u} r18={3d} r19={3d} r20={1d,30u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,2u} r81={2d,9u} r85={1d,6u} r91={1d,1u} r96={2d,2u} r100={2d,2u} r101={1d,1u} r115={2d,3u} r116={1d,4u} r119={1d,5u,1e} r136={2d,4u,1e} r143={2d,2u} r145={2d,2u} r150={2d,4u} r158={1d,4u} r159={1d,1u} r160={2d,4u} r167={1d,2u} r168={1d,2u} r169={1d,3u} r170={4d,10u} r180={2d,2u,1e} r181={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,3u,1e} r188={1d,2u} r195={1d,1u} r196={1d,10u} r197={1d,12u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,2u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r222={1d,1u} r223={1d,1u,1e} r225={1d,1u} r228={1d,2u} r229={1d,1u} r230={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={2d,2u} r248={1d,1u,1e} r249={1d,1u} r251={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r264={1d,1u} r265={1d,2u} r266={1d,2u} r267={1d,1u} r268={1d,1u} r270={1d,2u} r271={1d,3u} r272={1d,1u} r275={1d,1u} 
;;    total ref usage 659{325d,328u,6e} in 176{173 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 126, 127, 128, 129, 130, 131, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226
0[0,6] 1[6,5] 2[11,4] 4[15,7] 5[22,7] 6[29,1] 7[30,1] 8[31,3] 9[34,3] 10[37,3] 11[40,3] 12[43,3] 13[46,3] 14[49,3] 15[52,3] 16[55,1] 17[56,70] 18[126,3] 19[129,3] 20[132,1] 21[133,4] 22[137,4] 23[141,4] 24[145,4] 25[149,4] 26[153,4] 27[157,4] 28[161,4] 29[165,3] 30[168,3] 31[171,3] 32[174,3] 33[177,3] 34[180,3] 35[183,3] 36[186,3] 37[189,4] 38[193,4] 39[197,3] 40[200,3] 45[203,3] 46[206,3] 47[209,3] 48[212,3] 49[215,3] 50[218,3] 51[221,3] 52[224,3] 65[227,2] 81[229,2] 85[231,1] 91[232,1] 96[233,2] 100[235,2] 101[237,1] 115[238,2] 116[240,1] 119[241,1] 136[242,2] 143[244,2] 145[246,2] 150[248,2] 158[250,1] 159[251,1] 160[252,2] 167[254,1] 168[255,1] 169[256,1] 170[257,4] 180[261,2] 181[263,1] 182[264,1] 183[265,1] 185[266,1] 188[267,1] 195[268,1] 196[269,1] 197[270,1] 198[271,1] 199[272,1] 200[273,1] 202[274,1] 203[275,1] 204[276,1] 207[277,1] 209[278,1] 210[279,1] 211[280,1] 212[281,1] 213[282,1] 215[283,1] 216[284,1] 217[285,1] 218[286,1] 219[287,1] 222[288,1] 223[289,1] 225[290,1] 228[291,1] 229[292,1] 230[293,1] 234[294,1] 235[295,1] 236[296,1] 237[297,1] 238[298,1] 239[299,1] 240[300,1] 241[301,1] 242[302,1] 243[303,2] 248[305,1] 249[306,1] 251[307,1] 253[308,1] 254[309,1] 256[310,1] 257[311,1] 259[312,1] 260[313,1] 261[314,1] 262[315,1] 264[316,1] 265[317,1] 266[318,1] 267[319,1] 268[320,1] 270[321,1] 271[322,1] 272[323,1] 275[324,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81 85 195 196 197 198 199 200 202 203 204 207
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 81 85 195 196 197 198 199 200 202 203 204 207
;; live  kill	 17 [flags]
;; rd  in  	(19)
5, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196
;; rd  gen 	(14)
3, 118, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 229, 230, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 19 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 5 19 6 2 (set (reg/v/f:DI 195 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:565 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ image ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 196 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:565 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ cols ])
        (nil)))

(insn 7 6 8 2 (set (reg/v:SI 197 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:565 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ rows ])
        (nil)))

(note 8 7 21 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 21 8 22 2 (var_location:SI width (reg/v:SI 196 [ cols ])) -1
     (nil))

(debug_insn 22 21 23 2 (var_location:SI height (reg/v:SI 197 [ rows ])) -1
     (nil))

(debug_insn 23 22 24 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 24 23 25 2 (parallel [
            (set (reg:SI 198)
                (plus:SI (reg/v:SI 197 [ rows ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 25 24 26 2 (set (reg:DI 199)
        (sign_extend:DI (reg:SI 198))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))

(insn 26 25 27 2 (parallel [
            (set (reg:DI 200)
                (ashift:DI (reg:DI 199)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 199)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg:DI 200)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 200)
        (nil)))

(insn 28 27 29 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 30 29 32 2 (set (reg/v/f:DI 81 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 201)
            (nil))))

(debug_insn 32 30 33 2 (var_location:DI idx (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 33 32 34 2 (parallel [
            (set (reg:SI 202)
                (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 197 [ rows ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 34 33 35 2 (parallel [
            (set (reg:SI 203)
                (ashift:SI (reg:SI 202)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 202)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 35 34 36 2 (set (reg:DI 204)
        (sign_extend:DI (reg:SI 203))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(insn 36 35 37 2 (set (reg:DI 4 si)
        (reg:DI 204)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 204)
        (nil)))

(insn 37 36 38 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 38 37 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 39 38 41 2 (set (reg/v/f:DI 85 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 205)
            (nil))))

(debug_insn 41 39 42 2 (var_location:DI heap (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 42 41 43 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 85 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 43 42 44 2 (set (reg:QI 207)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 44 43 45 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 207)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 207)
        (nil)))

(jump_insn 45 44 277 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 152)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; rd  out 	(32)
3, 10, 14, 21, 28, 29, 30, 55, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 17 [flags] 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 209
;; live  kill	
;; rd  in  	(32)
3, 10, 14, 21, 28, 29, 30, 55, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; rd  gen 	(2)
116, 278
;; rd  kill	(1)
278

;; Pred edge  2 [95.7%]  (fallthru)
(note 277 45 46 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 46 277 47 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 81 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 47 46 48 3 (set (reg:QI 209)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 48 47 49 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 209)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 209)
        (nil)))

(jump_insn 49 48 50 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 152)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 116, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 116, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;; rd  gen 	(1)
115
;; rd  kill	(0)


;; Pred edge  3 [95.7%]  (fallthru)
(note 50 49 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 51 50 52 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 52 51 53 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 146)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 197
;; lr  def 	 17 [flags] 158 159 210 211 212 213
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 158 159 210 211 212 213
;; live  kill	 17 [flags]
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;; rd  gen 	(7)
111, 250, 251, 279, 280, 281, 282
;; rd  kill	(6)
250, 251, 279, 280, 281, 282

;; Pred edge  4 [91.0%]  (fallthru)
(note 54 53 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 57 54 58 5 (parallel [
            (set (reg:DI 210)
                (and:DI (reg/v/f:DI 81 [ extImage ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 58 57 59 5 (parallel [
            (set (reg:DI 211)
                (lshiftrt:DI (reg:DI 210)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 210)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 59 58 60 5 (parallel [
            (set (reg:DI 212)
                (neg:DI (reg:DI 211)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 448 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 211)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 60 59 61 5 (parallel [
            (set (reg:SI 213)
                (and:SI (subreg:SI (reg:DI 212) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:DI 212)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 61 60 62 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 213)
            (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:564 6 {*cmpsi_1}
     (nil))

(insn 62 61 63 5 (set (reg:SI 158 [ prolog_loop_niters.868 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 213)
            (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:564 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 213)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 63 62 64 5 (set (reg:DI 159 [ prolog_loop_niters.869 ])
        (zero_extend:DI (reg:SI 158 [ prolog_loop_niters.868 ]))) ../src/izp-gaussian.c:564 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 64 63 65 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 158 [ prolog_loop_niters.868 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 262)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 262)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(1)
66
;; rd  kill	(0)


;; Pred edge  5 [100.0%]  (fallthru)
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 69 6 (set (mem/f:DI (reg/v/f:DI 81 [ extImage ]) [2 MEM[base: D.8736_24, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 69 67 70 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 70 69 71 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 197 [ rows ])
            (reg:SI 158 [ prolog_loop_niters.868 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 71 70 258 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 146)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 146)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 66, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ }u72(7){ }u73(16){ }u74(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 170
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 66, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(1)
260
;; rd  kill	(4)
257, 258, 259, 260

;; Pred edge  6 [100.0%]  (fallthru)
(note 258 71 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 9 258 262 7 (set (reg/v:SI 170 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 66, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 195 196 197
;; live  gen 	 170
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(1)
259
;; rd  kill	(4)
257, 258, 259, 260

;; Pred edge  5
(code_label 262 9 261 8 80 "" [1 uses])

(note 261 262 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 10 261 72 8 (set (reg/v:SI 170 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 259, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 197
;; lr  def 	 17 [flags] 167 168 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 158 159 170 195 196 197
;; live  gen 	 17 [flags] 167 168 169
;; live  kill	 17 [flags]
;; rd  in  	(42)
3, 10, 14, 21, 28, 29, 30, 55, 66, 111, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 259, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(4)
108, 254, 255, 256
;; rd  kill	(3)
254, 255, 256

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 72 10 73 9 66 "" [0 uses])

(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 9 (parallel [
            (set (reg:SI 167 [ niters.872 ])
                (minus:SI (reg/v:SI 197 [ rows ])
                    (reg:SI 158 [ prolog_loop_niters.868 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 158 [ prolog_loop_niters.868 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 75 74 76 9 (parallel [
            (set (reg:SI 168 [ bnd.873 ])
                (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 76 75 77 9 (parallel [
            (set (reg:SI 169 [ ratio_mult_vf.874 ])
                (ashift:SI (reg:SI 168 [ bnd.873 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 77 76 78 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 169 [ ratio_mult_vf.874 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 78 77 79 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 121)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; rd  out 	(44)
3, 10, 14, 21, 28, 29, 30, 55, 108, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 254, 255, 256, 259, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 170 196
;; lr  def 	 17 [flags] 96 115 180 181 183 188 215 216 217 218 219 222 265 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  gen 	 96 115 180 181 183 188 215 216 217 218 219 222 265 275
;; live  kill	 17 [flags]
;; rd  in  	(44)
3, 10, 14, 21, 28, 29, 30, 55, 108, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 250, 251, 254, 255, 256, 259, 260, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282
;; rd  gen 	(14)
234, 239, 261, 263, 265, 267, 283, 284, 285, 286, 287, 288, 317, 324
;; rd  kill	(17)
233, 234, 238, 239, 261, 262, 263, 265, 267, 283, 284, 285, 286, 287, 288, 317, 324

;; Pred edge  9 [100.0%]  (fallthru)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 10 (parallel [
            (set (reg:SI 215)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 81 80 82 10 (parallel [
            (set (reg:SI 216)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 82 81 83 10 (parallel [
            (set (reg:SI 217)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 83 82 84 10 (set (reg:V2SI 218)
        (vec_concat:V2SI (reg:SI 216)
            (reg:SI 217))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg:SI 216)
            (nil))))

(insn 84 83 85 10 (set (reg:V2SI 219)
        (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (reg:SI 215))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))

(insn 85 84 87 10 (set (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (vec_concat:V4SI (reg:V2SI 219)
            (reg:V2SI 218))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 219)
        (expr_list:REG_DEAD (reg:V2SI 218)
            (nil))))

(insn 87 85 283 10 (set (reg:V4SI 265)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 283 87 88 10 (set (reg:V4SI 181 [ vect_cst_.878 ])
        (reg:V4SI 265)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 88 283 90 10 (set (reg:V4SI 183 [ vect_cst_.881 ])
        (vec_duplicate:V4SI (reg/v:SI 196 [ cols ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 90 88 92 10 (set (reg:V2DI 188 [ vect_cst_.886 ])
        (vec_duplicate:V2DI (reg/v/f:DI 85 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 92 90 93 10 (parallel [
            (set (reg:DI 222)
                (ashift:DI (reg:DI 159 [ prolog_loop_niters.869 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 159 [ prolog_loop_niters.869 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 93 92 12 10 (parallel [
            (set (reg:DI 115 [ ivtmp.932 ])
                (plus:DI (reg/v/f:DI 81 [ extImage ])
                    (reg:DI 222)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 222)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 12 93 100 10 (set (reg:SI 96 [ ivtmp.930 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 100 12 266 10 (set (reg:V4SI 275)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; rd  out 	(57)
3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 234, 239, 250, 251, 254, 255, 256, 259, 260, 261, 263, 265, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 317, 324


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 182
;; lr  def 	 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; live  gen 	 180
;; live  kill	
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(1)
262
;; rd  kill	(2)
261, 262

;; Pred edge  12 [91.0%] 
(code_label 266 100 265 11 81 "" [1 uses])

(note 265 266 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 11 265 114 11 (set (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (reg:V4SI 182 [ vect_vec_iv_.879 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 182 [ vect_vec_iv_.879 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 115 168 180 181 183 188 265 275
;; lr  def 	 17 [flags] 96 115 182 185 223 225 228 229 230 234
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197 265 275
;; live  gen 	 17 [flags] 96 115 182 185 223 225 228 229 230 234
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 234, 238, 239, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(11)
100, 233, 238, 264, 266, 289, 290, 291, 292, 293, 294
;; rd  kill	(12)
233, 234, 238, 239, 264, 266, 289, 290, 291, 292, 293, 294

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 114 11 94 12 69 "" [0 uses])

(note 94 114 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 12 (set (reg:V4SI 182 [ vect_vec_iv_.879 ])
        (plus:V4SI (reg:V4SI 180 [ vect_vec_iv_.879 ])
            (reg:V4SI 181 [ vect_cst_.878 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 180 [ vect_vec_iv_.879 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 96 95 98 12 (set (reg:V4SI 223)
        (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
            (reg:V4SI 180 [ vect_vec_iv_.879 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (nil)))

(insn 98 96 101 12 (set (reg:V4SI 185 [ vect_var_.882 ])
        (mult:V4SI (reg:V4SI 223)
            (reg:V4SI 265))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 223)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 223)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 101 98 102 12 (set (reg:V4SI 228)
        (gt:V4SI (reg:V4SI 275)
            (reg:V4SI 185 [ vect_var_.882 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 185 [ vect_var_.882 ]))
        (nil)))

(insn 102 101 103 12 (set (subreg:V4SI (reg:V2DI 225) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                (reg:V4SI 228))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 103 102 104 12 (set (reg:V2DI 229)
        (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
            (reg:V2DI 225))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 225)
        (nil)))

(insn 104 103 107 12 (set (mem:V2DI (reg:DI 115 [ ivtmp.932 ]) [2 MEM[base: D.8774_27, offset: 0B]+0 S16 A128])
        (reg:V2DI 229)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 229)
        (nil)))

(insn 107 104 108 12 (set (subreg:V4SI (reg:V2DI 230) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                (reg:V4SI 228))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 228)
        (expr_list:REG_DEAD (reg:V4SI 185 [ vect_var_.882 ])
            (nil))))

(insn 108 107 109 12 (set (reg:V2DI 234)
        (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
            (reg:V2DI 230))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 230)
        (nil)))

(insn 109 108 111 12 (set (mem:V2DI (plus:DI (reg:DI 115 [ ivtmp.932 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8774_27, offset: 16B]+0 S16 A128])
        (reg:V2DI 234)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 234)
        (nil)))

(debug_insn 111 109 112 12 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))

(insn 112 111 113 12 (parallel [
            (set (reg:SI 96 [ ivtmp.930 ])
                (plus:SI (reg:SI 96 [ ivtmp.930 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 113 112 115 12 (parallel [
            (set (reg:DI 115 [ ivtmp.932 ])
                (plus:DI (reg:DI 115 [ ivtmp.932 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 115 113 116 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 96 [ ivtmp.930 ])
            (reg:SI 168 [ bnd.873 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 116 115 117 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 266)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 266)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197 265 275
;; rd  out 	(67)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 169 170
;; lr  def 	 17 [flags] 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; live  gen 	 17 [flags] 170
;; live  kill	 17 [flags]
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 100, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(2)
98, 258
;; rd  kill	(4)
257, 258, 259, 260

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 117 116 118 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 13 (parallel [
            (set (reg/v:SI 170 [ i ])
                (plus:SI (reg/v:SI 170 [ i ])
                    (reg:SI 169 [ ratio_mult_vf.874 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 119 118 120 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 167 [ niters.872 ])
            (reg:SI 169 [ ratio_mult_vf.874 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 169 [ ratio_mult_vf.874 ])
        (expr_list:REG_DEAD (reg:SI 167 [ niters.872 ])
            (nil))))

(jump_insn 120 119 121 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 146)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 146)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 98, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 196
;; lr  def 	 17 [flags] 65 101 145 235 236 237 238 239 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  gen 	 65 101 145 235 236 237 238 239 240
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 98, 108, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 233, 238, 250, 251, 254, 255, 256, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 317, 324
;; rd  gen 	(9)
228, 237, 247, 295, 296, 297, 298, 299, 300
;; rd  kill	(11)
227, 228, 237, 246, 247, 295, 296, 297, 298, 299, 300

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 121 120 122 14 68 "" [1 uses])

(note 122 121 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 14 (parallel [
            (set (reg:SI 235)
                (ashift:SI (reg/v:SI 196 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 124 123 125 14 (set (reg:DI 101 [ D.8718 ])
        (sign_extend:DI (reg:SI 235))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(insn 125 124 126 14 (parallel [
            (set (reg:SI 236)
                (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 170 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 126 125 127 14 (parallel [
            (set (reg:SI 237)
                (ashift:SI (reg:SI 236)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 127 126 128 14 (set (reg:DI 238)
        (sign_extend:DI (reg:SI 237))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 128 127 129 14 (parallel [
            (set (reg:DI 145 [ ivtmp.898 ])
                (plus:DI (reg/v/f:DI 85 [ heap ])
                    (reg:DI 238)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 238)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 129 128 130 14 (set (reg:DI 239 [ i ])
        (sign_extend:DI (reg/v:SI 170 [ i ]))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (nil))

(insn 130 129 131 14 (parallel [
            (set (reg:DI 240)
                (ashift:DI (reg:DI 239 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 239 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 131 130 139 14 (parallel [
            (set (reg:DI 65 [ ivtmp.900 ])
                (plus:DI (reg/v/f:DI 81 [ extImage ])
                    (reg:DI 240)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; rd  out 	(76)
3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 228, 229, 231, 233, 237, 238, 247, 250, 251, 254, 255, 256, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 101 145 170 197
;; lr  def 	 17 [flags] 65 145 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  gen 	 17 [flags] 65 145 170
;; live  kill	 17 [flags]
;; rd  in  	(80)
3, 10, 14, 21, 28, 29, 30, 55, 88, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 228, 229, 231, 233, 237, 238, 246, 247, 250, 251, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324
;; rd  gen 	(4)
88, 227, 246, 257
;; rd  kill	(8)
227, 228, 246, 247, 257, 258, 259, 260

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 139 131 132 15 71 "" [1 uses])

(note 132 139 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 15 (set (mem/f:DI (reg:DI 65 [ ivtmp.900 ]) [2 MEM[base: D.8726_14, offset: 0B]+0 S8 A64])
        (reg:DI 145 [ ivtmp.898 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 134 133 136 15 (parallel [
            (set (reg/v:SI 170 [ i ])
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 136 134 137 15 (var_location:SI i (reg/v:SI 170 [ i ])) -1
     (nil))

(insn 137 136 138 15 (parallel [
            (set (reg:DI 145 [ ivtmp.898 ])
                (plus:DI (reg:DI 145 [ ivtmp.898 ])
                    (reg:DI 101 [ D.8718 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 138 137 140 15 (parallel [
            (set (reg:DI 65 [ ivtmp.900 ])
                (plus:DI (reg:DI 65 [ ivtmp.900 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 140 138 141 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 197 [ rows ])
            (reg/v:SI 170 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 141 140 146 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 139)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 139)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; rd  out 	(75)
3, 10, 14, 21, 28, 29, 30, 55, 88, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 197
;; lr  def 	 241
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 241
;; live  kill	
;; rd  in  	(79)
3, 10, 14, 21, 28, 29, 30, 55, 66, 88, 98, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 317, 324
;; rd  gen 	(1)
301
;; rd  kill	(1)
301

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 146 141 147 16 65 "" [3 uses])

(note 147 146 148 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 16 (set (reg:DI 241 [ rows ])
        (sign_extend:DI (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 149 148 152 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 241 [ rows ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])) [2 *D.8559_56+0 S8 A64])
        (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 241 [ rows ])
        (expr_list:REG_DEAD (reg/v/f:DI 85 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; rd  out 	(80)
3, 10, 14, 21, 28, 29, 30, 55, 66, 88, 98, 115, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 81
;; live  kill	
;; rd  in  	(34)
3, 10, 14, 21, 28, 29, 30, 55, 116, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 229, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278
;; rd  gen 	(2)
1, 230
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 229, 230

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 152 149 153 17 64 "" [2 uses])

(note 153 152 154 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 154 153 155 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 155 154 156 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 156 155 157 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 157 156 158 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 158 157 159 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 159 158 160 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 160 159 13 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 13 160 161 17 (set (reg/v/f:DI 81 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; rd  out 	(34)
1, 10, 14, 21, 28, 29, 30, 55, 116, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 230, 231, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags] 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  gen 	 17 [flags] 150
;; live  kill	
;; rd  in  	(84)
1, 3, 10, 14, 21, 28, 29, 30, 55, 66, 88, 98, 115, 116, 118, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324
;; rd  gen 	(2)
86, 248
;; rd  kill	(2)
248, 249

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 161 13 162 18 72 "" [0 uses])

(note 162 161 163 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 163 162 165 18 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:568 -1
     (nil))

(debug_insn 165 163 18 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 18 165 166 18 (set (reg:DI 150 [ ivtmp.925 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:572 62 {*movdi_internal_rex64}
     (nil))

(insn 166 18 167 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:572 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 167 166 183 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 214)
            (pc))) ../src/izp-gaussian.c:572 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 214)
;; End of basic block 18 -> ( 25 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; rd  out 	(80)
1, 3, 10, 14, 21, 28, 29, 30, 55, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 248, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324


;; Succ edge  25 [91.0%] 
;; Succ edge  30 [9.0%]  (fallthru)

;; Start of basic block ( 19 29) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 116 119 136 270 272
;; lr  def 	 17 [flags] 100 136 242 243
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 100 136 242 243
;; live  kill	 17 [flags]
;; rd  in  	(112)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 235, 236, 237, 238, 240, 241, 242, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(5)
60, 236, 243, 302, 304
;; rd  kill	(7)
235, 236, 242, 243, 302, 303, 304

;; Pred edge  19 [91.0%]  (dfs_back)
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 183 167 171 19 75 "" [1 uses])

(note 171 183 173 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 173 171 174 19 (set (reg:V4SF 243)
        (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
            (vec_select:V2SF (reg:V4SF 272)
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 3 [0x3])
                    ])))) ../src/izp-gaussian.c:574 1488 {sse_loadlps}
     (expr_list:REG_EQUAL (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
            (const_vector:V2SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ]))
        (nil)))

(insn 174 173 176 19 (set (reg:V4SF 243)
        (vec_concat:V4SF (vec_select:V2SF (reg:V4SF 243)
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ]))
            (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                        (reg:DI 136 [ ivtmp.919 ]))
                    (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32]))) ../src/izp-gaussian.c:574 1484 {sse_loadhps}
     (nil))

(insn 176 174 178 19 (set (reg:V4SI 242)
        (fix:V4SI (reg:V4SF 243))) ../src/izp-gaussian.c:574 1433 {sse2_cvttps2dq}
     (expr_list:REG_DEAD (reg:V4SF 243)
        (nil)))

(insn 178 176 180 19 (set (mem:V16QI (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                (reg:DI 136 [ ivtmp.919 ])) [5 MEM[base: pretmp.826_89, index: ivtmp.919_113, offset: 0B]+0 S16 A32])
        (unspec:V16QI [
                (subreg:V16QI (reg:V4SI 242) 0)
            ] UNSPEC_MOVU)) ../src/izp-gaussian.c:574 1138 {*sse2_movdqu}
     (expr_list:REG_DEAD (reg:V4SI 242)
        (nil)))

(debug_insn 180 178 181 19 (var_location:SI j (debug_expr:SI D#12)) -1
     (nil))

(insn 181 180 182 19 (parallel [
            (set (reg:SI 100 [ ivtmp.916 ])
                (plus:SI (reg:SI 100 [ ivtmp.916 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 182 181 184 19 (parallel [
            (set (reg:DI 136 [ ivtmp.919 ])
                (plus:DI (reg:DI 136 [ ivtmp.919 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 184 182 185 19 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 270 [ bnd.849 ])
            (reg:SI 100 [ ivtmp.916 ]))) ../src/izp-gaussian.c:574 6 {*cmpsi_1}
     (nil))

(jump_insn 185 184 186 19 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 183)
            (pc))) ../src/izp-gaussian.c:574 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 183)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  19 [91.0%]  (dfs_back)
;; Succ edge  20 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u228(6){ }u229(7){ }u230(16){ }u231(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196 271
;; lr  def 	 17 [flags] 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 143
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 60, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(2)
56, 244
;; rd  kill	(2)
244, 245

;; Pred edge  19 [9.0%]  (fallthru,loop_exit)
(note 186 185 300 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 300 186 188 20 (set (reg/v:SI 143 [ j ])
        (reg:SI 271 [ ratio_mult_vf.850 ])) ../src/izp-gaussian.c:574 64 {*movsi_internal}
     (nil))

(insn 188 300 189 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 196 [ cols ])
            (reg:SI 271 [ ratio_mult_vf.850 ]))) ../src/izp-gaussian.c:574 6 {*cmpsi_1}
     (nil))

(jump_insn 189 188 276 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 217)
            (pc))) ../src/izp-gaussian.c:574 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 217)
;; End of basic block 20 -> ( 22 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; rd  out 	(108)
1, 3, 10, 14, 21, 28, 29, 30, 55, 56, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  22 [100.0%]  (fallthru)
;; Succ edge  24

;; Start of basic block ( 28 27) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u236(6){ }u237(7){ }u238(16){ }u239(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 143
;; live  kill	
;; rd  in  	(110)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(1)
245
;; rd  kill	(2)
244, 245

;; Pred edge  28
;; Pred edge  27
(code_label 276 189 275 21 83 "" [2 uses])

(note 275 276 16 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 16 275 226 21 (set (reg/v:SI 143 [ j ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 119 143
;; lr  def 	 17 [flags] 160 264 266 267 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197 270 271 272
;; live  gen 	 160 264 266 267 268
;; live  kill	 17 [flags]
;; rd  in  	(111)
1, 3, 10, 14, 21, 28, 29, 30, 55, 56, 69, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(5)
253, 316, 318, 319, 320
;; rd  kill	(6)
252, 253, 316, 318, 319, 320

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 226 16 190 22 79 "" [0 uses])

(note 190 226 17 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 17 190 282 22 (set (reg:DI 160 [ ivtmp.910 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))

(insn 282 17 193 22 (set (reg:DI 264 [ j ])
        (sign_extend:DI (reg/v:SI 143 [ j ]))) 126 {*extendsidi2_rex64}
     (nil))

(insn 193 282 194 22 (parallel [
            (set (reg:DI 266 [ D.8745 ])
                (ashift:DI (reg:DI 264 [ j ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 264 [ j ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 194 193 195 22 (parallel [
            (set (reg:DI 267)
                (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                    (reg:DI 266 [ D.8745 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 116 [ pretmp.826 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 195 194 203 22 (parallel [
            (set (reg:DI 268)
                (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 266 [ D.8745 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 266 [ D.8745 ])
        (expr_list:REG_DEAD (reg/f:DI 119 [ pretmp.829 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; End of basic block 22 -> ( 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; rd  out 	(108)
1, 3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 253, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 23 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u250(6){ }u251(7){ }u252(16){ }u253(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 143 160 196 267 268
;; lr  def 	 17 [flags] 91 160 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  gen 	 17 [flags] 91 160 248 249
;; live  kill	 17 [flags]
;; rd  in  	(110)
1, 3, 10, 14, 21, 28, 29, 30, 55, 81, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(5)
81, 232, 252, 305, 306
;; rd  kill	(5)
232, 252, 253, 305, 306

;; Pred edge  23 [91.0%]  (dfs_back)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 203 195 191 23 77 "" [1 uses])

(note 191 203 196 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 196 191 197 23 (set (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ])
        (mem:SF (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 4 [0x4]))
                (reg:DI 268)) [3 MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:574 110 {*movsf_internal}
     (nil))

(insn 197 196 198 23 (set (reg:SI 249)
        (fix:SI (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ]))) ../src/izp-gaussian.c:574 156 {fix_truncsfsi_sse}
     (expr_list:REG_DEAD (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ])
        (nil)))

(insn 198 197 200 23 (set (mem:SI (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 4 [0x4]))
                (reg:DI 267)) [5 MEM[base: D.8749_159, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])
        (reg:SI 249)) ../src/izp-gaussian.c:574 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_EQUAL (fix:SI (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ]))
            (nil))))

(debug_insn 200 198 201 23 (var_location:SI j (debug_expr:SI D#13)) -1
     (nil))

(insn 201 200 202 23 (parallel [
            (set (reg:DI 160 [ ivtmp.910 ])
                (plus:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 202 201 204 23 (parallel [
            (set (reg:SI 91 [ D.8752 ])
                (plus:SI (reg/v:SI 143 [ j ])
                    (subreg:SI (reg:DI 160 [ ivtmp.910 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 204 202 205 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 196 [ cols ])
            (reg:SI 91 [ D.8752 ]))) ../src/izp-gaussian.c:573 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 91 [ D.8752 ])
        (nil)))

(jump_insn 205 204 217 23 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 203)
            (pc))) ../src/izp-gaussian.c:573 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 203)
;; End of basic block 23 -> ( 23 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 143 150 160 195 196 197 267 268 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 81, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  23 [91.0%]  (dfs_back)
;; Succ edge  24 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 23 26 20) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150 197
;; lr  def 	 17 [flags] 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 150
;; live  kill	 17 [flags]
;; rd  in  	(111)
1, 3, 10, 14, 21, 28, 29, 30, 55, 56, 78, 81, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(2)
79, 249
;; rd  kill	(2)
248, 249

;; Pred edge  23 [9.0%]  (fallthru,loop_exit)
;; Pred edge  26 [9.0%] 
;; Pred edge  20
(code_label 217 205 208 24 78 "" [2 uses])

(note 208 217 210 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(debug_insn 210 208 211 24 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))

(insn 211 210 212 24 (parallel [
            (set (reg:DI 150 [ ivtmp.925 ])
                (plus:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:573 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 212 211 213 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 197 [ rows ])
            (subreg:SI (reg:DI 150 [ ivtmp.925 ]) 0))) ../src/izp-gaussian.c:572 6 {*cmpsi_1}
     (nil))

(jump_insn 213 212 214 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) ../src/izp-gaussian.c:572 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 247)
;; End of basic block 24 -> ( 26 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; rd  out 	(108)
1, 3, 10, 14, 21, 28, 29, 30, 55, 79, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  26 [91.0%]  (fallthru,dfs_back)
;; Succ edge  30 [9.0%]  (loop_exit)

;; Start of basic block ( 18) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u275(6){ }u276(7){ }u277(16){ }u278(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 17 [flags] 270 271 272
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  gen 	 270 271 272
;; live  kill	 17 [flags]
;; rd  in  	(80)
1, 3, 10, 14, 21, 28, 29, 30, 55, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 248, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 324
;; rd  gen 	(3)
321, 322, 323
;; rd  kill	(3)
321, 322, 323

;; Pred edge  18 [91.0%] 
(code_label 214 213 215 25 73 "" [1 uses])

(note 215 214 224 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 224 215 225 25 (parallel [
            (set (reg:SI 270 [ bnd.849 ])
                (lshiftrt:SI (reg/v:SI 196 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 225 224 172 25 (parallel [
            (set (reg:SI 271 [ ratio_mult_vf.850 ])
                (ashift:SI (reg:SI 270 [ bnd.849 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 172 225 284 25 (set (reg:V4SF 272)
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) ../src/izp-gaussian.c:574 1126 {*movv4sf_internal}
     (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; rd  out 	(82)
1, 3, 10, 14, 21, 28, 29, 30, 55, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 233, 237, 238, 246, 248, 250, 251, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 317, 321, 322, 323, 324


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u281(6){ }u282(7){ }u283(16){ }u284(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 79, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(1)
78
;; rd  kill	(0)


;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [91.0%]  (fallthru,dfs_back)
(note 284 172 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(debug_insn 216 284 218 26 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 218 216 219 26 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 196 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:573 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 219 218 220 26 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 217)
            (pc))) ../src/izp-gaussian.c:573 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 217)
;; End of basic block 26 -> ( 27 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 78, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 271
;; lr  def 	 17 [flags] 116 119 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 116 119 251
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 78, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(4)
77, 240, 241, 307
;; rd  kill	(3)
240, 241, 307

;; Pred edge  26 [91.0%]  (fallthru)
(note 220 219 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 27 (set (reg/f:DI 116 [ pretmp.826 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])) [2 MEM[base: extImage_58, index: ivtmp.925_141, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:573 62 {*movdi_internal_rex64}
     (nil))

(insn 222 221 227 27 (set (reg/f:DI 119 [ pretmp.829 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 195 [ image ])) [2 MEM[base: image_17(D), index: ivtmp.925_141, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:573 62 {*movdi_internal_rex64}
     (nil))

(insn 227 222 228 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 271 [ ratio_mult_vf.850 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 2 {*cmpsi_ccno_1}
     (nil))

(insn 228 227 229 27 (set (reg:QI 251)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 229 228 230 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 251)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 251)
        (nil)))

(jump_insn 230 229 278 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 276)
;; End of basic block 27 -> ( 21 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  21
;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u299(6){ }u300(7){ }u301(16){ }u302(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 119 196
;; lr  def 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  kill	 17 [flags]
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 77, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(9)
69, 308, 309, 310, 311, 312, 313, 314, 315
;; rd  kill	(8)
308, 309, 310, 311, 312, 313, 314, 315

;; Pred edge  27 [100.0%]  (fallthru)
(note 278 230 231 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 231 278 232 28 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 196 [ cols ])
            (const_int 5 [0x5]))) ../src/izp-gaussian.c:564 6 {*cmpsi_1}
     (nil))

(insn 232 231 233 28 (set (reg:QI 253)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 233 232 234 28 (parallel [
            (set (reg/f:DI 254)
                (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 234 233 235 28 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 119 [ pretmp.829 ])
            (reg/f:DI 254))) ../src/izp-gaussian.c:564 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 254)
        (nil)))

(insn 235 234 236 28 (set (reg:QI 256)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 236 235 237 28 (parallel [
            (set (reg/f:DI 257)
                (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 237 236 238 28 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 116 [ pretmp.826 ])
            (reg/f:DI 257))) ../src/izp-gaussian.c:564 7 {*cmpdi_1}
     (expr_list:REG_DEAD (reg/f:DI 257)
        (nil)))

(insn 238 237 239 28 (set (reg:QI 259)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 239 238 240 28 (parallel [
            (set (reg:QI 260)
                (ior:QI (reg:QI 256)
                    (reg:QI 259)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 403 {*iorqi_1}
     (expr_list:REG_DEAD (reg:QI 259)
        (expr_list:REG_DEAD (reg:QI 256)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 240 239 241 28 (parallel [
            (set (reg:QI 261)
                (and:QI (reg:QI 253)
                    (reg:QI 260)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 383 {*andqi_1}
     (expr_list:REG_DEAD (reg:QI 260)
        (expr_list:REG_DEAD (reg:QI 253)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 241 240 242 28 (parallel [
            (set (reg:QI 262)
                (xor:QI (reg:QI 261)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 404 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 261)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 242 241 243 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 262)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 262)
        (nil)))

(jump_insn 243 242 246 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 276)
;; End of basic block 28 -> ( 29 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  29 [100.0%]  (fallthru)
;; Succ edge  21

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u320(6){ }u321(7){ }u322(16){ }u323(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197 270 271 272
;; live  gen 	 100 136
;; live  kill	
;; rd  in  	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(2)
235, 242
;; rd  kill	(4)
235, 236, 242, 243

;; Pred edge  28 [100.0%]  (fallthru)
(note 246 243 14 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 14 246 15 29 (set (reg:DI 136 [ ivtmp.919 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))

(insn 15 14 247 29 (set (reg:SI 100 [ ivtmp.916 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 29 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 100 116 119 136 150 195 196 197 270 271 272
;; rd  out 	(109)
1, 3, 10, 14, 21, 28, 29, 30, 55, 69, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 235, 237, 238, 240, 241, 242, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 24 18) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u324(6){ }u325(7){ }u326(16){ }u327(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(110)
1, 3, 10, 14, 21, 28, 29, 30, 55, 79, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5

;; Pred edge  24 [9.0%]  (loop_exit)
;; Pred edge  18 [9.0%]  (fallthru)
(code_label 247 15 248 30 74 "" [1 uses])

(note 248 247 253 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 253 248 256 30 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:579 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 81 [ extImage ])
        (nil)))

(insn 256 253 0 30 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:579 -1
     (nil))
;; End of basic block 30 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(109)
0, 10, 14, 21, 28, 29, 30, 55, 79, 86, 132, 136, 140, 144, 148, 152, 156, 160, 164, 192, 196, 227, 229, 230, 231, 232, 233, 236, 237, 238, 240, 241, 243, 244, 245, 246, 248, 249, 250, 251, 252, 254, 255, 256, 257, 258, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_allocarray (izp_allocarray)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 22 (  1.2)


izp_allocarray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,18u} r7={1d,21u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,17u} r17={43d,12u} r18={3d} r19={3d} r20={1d,18u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r62={2d,8u} r69={1d,6u} r74={2d,2u} r88={1d,1u} r101={1d,4u} r102={1d,1u} r103={2d,2u} r104={2d,3u} r110={1d,2u} r111={1d,2u} r112={1d,3u} r113={4d,10u} r117={2d,2u} r122={2d,2u,1e} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,3u,1e} r131={1d,2u} r138={1d,4u} r139={1d,9u} r140={1d,4u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r171={1d,2u} r172={1d,1u} r173={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} 
;;    total ref usage 475{264d,209u,2e} in 111{108 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 99, 100, 101, 102, 103, 104, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199
0[0,6] 1[6,5] 2[11,4] 4[15,7] 5[22,7] 6[29,1] 7[30,1] 8[31,3] 9[34,3] 10[37,3] 11[40,3] 12[43,3] 13[46,3] 14[49,3] 15[52,3] 16[55,1] 17[56,43] 18[99,3] 19[102,3] 20[105,1] 21[106,4] 22[110,4] 23[114,4] 24[118,4] 25[122,4] 26[126,4] 27[130,4] 28[134,4] 29[138,3] 30[141,3] 31[144,3] 32[147,3] 33[150,3] 34[153,3] 35[156,3] 36[159,3] 37[162,4] 38[166,4] 39[170,3] 40[173,3] 45[176,3] 46[179,3] 47[182,3] 48[185,3] 49[188,3] 50[191,3] 51[194,3] 52[197,3] 62[200,2] 69[202,1] 74[203,2] 88[205,1] 101[206,1] 102[207,1] 103[208,2] 104[210,2] 110[212,1] 111[213,1] 112[214,1] 113[215,4] 117[219,2] 122[221,2] 123[223,1] 124[224,1] 125[225,1] 127[226,1] 128[227,1] 131[228,1] 138[229,1] 139[230,1] 140[231,1] 141[232,1] 142[233,1] 143[234,1] 145[235,1] 146[236,1] 147[237,1] 150[238,1] 152[239,1] 153[240,1] 154[241,1] 155[242,1] 156[243,1] 158[244,1] 159[245,1] 160[246,1] 161[247,1] 162[248,1] 166[249,1] 167[250,1] 168[251,1] 171[252,1] 172[253,1] 173[254,1] 177[255,1] 178[256,1] 179[257,1] 180[258,1] 181[259,1] 182[260,1] 183[261,1] 184[262,1] 186[263,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d14(2){ }d21(4){ }d28(5){ }d29(6){ }d30(7){ }d55(16){ }d105(20){ }d109(21){ }d113(22){ }d117(23){ }d121(24){ }d125(25){ }d129(26){ }d133(27){ }d137(28){ }d165(37){ }d169(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
5, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169
;; rd  kill	(73)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 55, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 162, 163, 164, 165, 166, 167, 168, 169
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
5, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d29(bb 0 insn -1) }u1(7){ d30(bb 0 insn -1) }u2(16){ d55(bb 0 insn -1) }u3(20){ d105(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 69 138 139 140 141 142 143 145 146 147 150
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 62 69 138 139 140 141 142 143 145 146 147 150
;; live  kill	 17 [flags]
;; rd  in  	(19)
5, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169
;; rd  gen 	(14)
3, 91, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 200, 201, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; rd  out 	(32)
3, 10, 14, 21, 28, 29, 30, 55, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 4
;;      reg 5 { d28(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 5
;;      reg 4 { d21(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 6
;;      reg 1 { d10(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 15
;;      reg 139 { d230(bb 2 insn 5) }
;;   UD chains for insn luid 4 uid 16
;;      reg 141 { d232(bb 2 insn 15) }
;;   UD chains for insn luid 5 uid 17
;;      reg 142 { d233(bb 2 insn 16) }
;;   UD chains for insn luid 6 uid 18
;;      reg 143 { d234(bb 2 insn 17) }
;;   UD chains for insn luid 8 uid 20
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 4 { d20(bb 2 insn 18) }
;;      reg 5 { d27(bb 2 insn 19) }
;;   UD chains for insn luid 9 uid 21
;;      reg 0 { d4(bb 2 insn 20) }
;;   UD chains for insn luid 10 uid 23
;;      reg 62 { d200(bb 2 insn 21) }
;;   UD chains for insn luid 11 uid 24
;;      reg 138 { d229(bb 2 insn 4) }
;;      reg 139 { d230(bb 2 insn 5) }
;;   UD chains for insn luid 12 uid 25
;;      reg 140 { d231(bb 2 insn 6) }
;;      reg 145 { d235(bb 2 insn 24) }
;;   UD chains for insn luid 13 uid 26
;;      reg 146 { d236(bb 2 insn 25) }
;;   UD chains for insn luid 14 uid 27
;;      reg 147 { d237(bb 2 insn 26) }
;;   UD chains for insn luid 16 uid 29
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 4 { d18(bb 2 insn 27) }
;;      reg 5 { d25(bb 2 insn 28) }
;;   UD chains for insn luid 17 uid 30
;;      reg 0 { d3(bb 2 insn 29) }
;;   UD chains for insn luid 18 uid 32
;;      reg 69 { d202(bb 2 insn 30) }
;;   UD chains for insn luid 19 uid 33
;;      reg 69 { d202(bb 2 insn 30) }
;;   UD chains for insn luid 20 uid 34
;;      reg 17 { d92(bb 2 insn 33) }
;;   UD chains for insn luid 21 uid 35
;;      reg 150 { d238(bb 2 insn 34) }
;;   UD chains for insn luid 22 uid 36
;;      reg 17 { d91(bb 2 insn 35) }

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(6){ d29(bb 0 insn -1) }u32(7){ d30(bb 0 insn -1) }u33(16){ d55(bb 0 insn -1) }u34(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 152
;; live  kill	
;; rd  in  	(32)
3, 10, 14, 21, 28, 29, 30, 55, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
;; rd  gen 	(2)
89, 239
;; rd  kill	(1)
239
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 89, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 37
;;      reg 62 { d200(bb 2 insn 21) }
;;   UD chains for insn luid 1 uid 38
;;      reg 17 { d90(bb 3 insn 37) }
;;   UD chains for insn luid 2 uid 39
;;      reg 152 { d239(bb 3 insn 38) }
;;   UD chains for insn luid 3 uid 40
;;      reg 17 { d89(bb 3 insn 39) }

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(6){ d29(bb 0 insn -1) }u40(7){ d30(bb 0 insn -1) }u41(16){ d55(bb 0 insn -1) }u42(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 139
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 89, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; rd  gen 	(1)
88
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 43
;;      reg 139 { d230(bb 2 insn 5) }
;;   UD chains for insn luid 2 uid 44
;;      reg 17 { d88(bb 4 insn 43) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(6){ d29(bb 0 insn -1) }u46(7){ d30(bb 0 insn -1) }u47(16){ d55(bb 0 insn -1) }u48(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 139
;; lr  def 	 17 [flags] 101 102 153 154 155 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 101 102 153 154 155 156
;; live  kill	 17 [flags]
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; rd  gen 	(7)
84, 206, 207, 240, 241, 242, 243
;; rd  kill	(6)
206, 207, 240, 241, 242, 243
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 48
;;      reg 62 { d200(bb 2 insn 21) }
;;   UD chains for insn luid 1 uid 49
;;      reg 153 { d240(bb 5 insn 48) }
;;   UD chains for insn luid 2 uid 50
;;      reg 154 { d241(bb 5 insn 49) }
;;   UD chains for insn luid 3 uid 51
;;      reg 155 { d242(bb 5 insn 50) }
;;   UD chains for insn luid 4 uid 52
;;      reg 139 { d230(bb 2 insn 5) }
;;      reg 156 { d243(bb 5 insn 51) }
;;   UD chains for insn luid 5 uid 53
;;      reg 17 { d58(bb 5 insn 52) }
;;      reg 139 { d230(bb 2 insn 5) }
;;      reg 156 { d243(bb 5 insn 51) }
;;   UD chains for insn luid 6 uid 54
;;      reg 101 { d206(bb 5 insn 53) }
;;   UD chains for insn luid 7 uid 55
;;      reg 101 { d206(bb 5 insn 53) }
;;   UD chains for insn luid 8 uid 56
;;      reg 17 { d84(bb 5 insn 55) }

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u61(6){ d29(bb 0 insn -1) }u62(7){ d30(bb 0 insn -1) }u63(16){ d55(bb 0 insn -1) }u64(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 139
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(1)
57
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 58
;;      reg 62 { d200(bb 2 insn 21) }
;;      reg 69 { d202(bb 2 insn 30) }
;;   UD chains for insn luid 2 uid 61
;;      reg 101 { d206(bb 5 insn 53) }
;;      reg 139 { d230(bb 2 insn 5) }
;;   UD chains for insn luid 3 uid 62
;;      reg 17 { d57(bb 6 insn 61) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(6){ d29(bb 0 insn -1) }u71(7){ d30(bb 0 insn -1) }u72(16){ d55(bb 0 insn -1) }u73(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 113
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(1)
218
;; rd  kill	(4)
215, 216, 217, 218
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 57, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(6){ d29(bb 0 insn -1) }u75(7){ d30(bb 0 insn -1) }u76(16){ d55(bb 0 insn -1) }u77(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 113
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(1)
217
;; rd  kill	(4)
215, 216, 217, 218
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 217, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(6){ d29(bb 0 insn -1) }u79(7){ d30(bb 0 insn -1) }u80(16){ d55(bb 0 insn -1) }u81(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 139
;; lr  def 	 17 [flags] 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  gen 	 17 [flags] 110 111 112
;; live  kill	 17 [flags]
;; rd  in  	(42)
3, 10, 14, 21, 28, 29, 30, 55, 57, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 217, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(4)
81, 212, 213, 214
;; rd  kill	(3)
212, 213, 214
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; rd  out 	(44)
3, 10, 14, 21, 28, 29, 30, 55, 81, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 212, 213, 214, 217, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 65
;;      reg 101 { d206(bb 5 insn 53) }
;;      reg 139 { d230(bb 2 insn 5) }
;;   UD chains for insn luid 1 uid 66
;;      reg 110 { d212(bb 9 insn 65) }
;;   UD chains for insn luid 2 uid 67
;;      reg 111 { d213(bb 9 insn 66) }
;;   UD chains for insn luid 3 uid 68
;;      reg 112 { d214(bb 9 insn 67) }
;;   UD chains for insn luid 4 uid 69
;;      reg 17 { d81(bb 9 insn 68) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(6){ d29(bb 0 insn -1) }u89(7){ d30(bb 0 insn -1) }u90(16){ d55(bb 0 insn -1) }u91(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 113 138 140
;; lr  def 	 17 [flags] 103 104 122 123 125 127 131 158 159 160 161 162 166 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  gen 	 103 104 122 123 125 127 131 158 159 160 161 162 166 186
;; live  kill	 17 [flags]
;; rd  in  	(44)
3, 10, 14, 21, 28, 29, 30, 55, 81, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 212, 213, 214, 217, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(14)
209, 211, 221, 223, 225, 226, 228, 244, 245, 246, 247, 248, 249, 263
;; rd  kill	(17)
208, 209, 210, 211, 221, 222, 223, 225, 226, 228, 244, 245, 246, 247, 248, 249, 263
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; rd  out 	(57)
3, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 209, 211, 212, 213, 214, 217, 218, 221, 223, 225, 226, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 71
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) }
;;   UD chains for insn luid 1 uid 72
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) }
;;   UD chains for insn luid 2 uid 73
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) }
;;   UD chains for insn luid 3 uid 74
;;      reg 159 { d245(bb 10 insn 72) }
;;      reg 160 { d246(bb 10 insn 73) }
;;   UD chains for insn luid 4 uid 75
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) }
;;      reg 158 { d244(bb 10 insn 71) }
;;   UD chains for insn luid 5 uid 76
;;      reg 161 { d247(bb 10 insn 74) }
;;      reg 162 { d248(bb 10 insn 75) }
;;   UD chains for insn luid 7 uid 79
;;      reg 138 { d229(bb 2 insn 4) }
;;   UD chains for insn luid 8 uid 81
;;      reg 140 { d231(bb 2 insn 6) }
;;   UD chains for insn luid 9 uid 83
;;      reg 69 { d202(bb 2 insn 30) }
;;   UD chains for insn luid 10 uid 85
;;      reg 102 { d207(bb 5 insn 54) }
;;   UD chains for insn luid 11 uid 86
;;      reg 62 { d200(bb 2 insn 21) }
;;      reg 166 { d249(bb 10 insn 85) }

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u107(6){ d29(bb 0 insn -1) }u108(7){ d30(bb 0 insn -1) }u109(16){ d55(bb 0 insn -1) }u110(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; live  gen 	 122
;; live  kill	
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(1)
222
;; rd  kill	(2)
221, 222
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 10
;;      reg 124 { d224(bb 12 insn 88) }

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u112(6){ d29(bb 0 insn -1) }u113(7){ d30(bb 0 insn -1) }u114(16){ d55(bb 0 insn -1) }u115(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 104 111 122 123 125 127 131 186
;; lr  def 	 17 [flags] 103 104 124 128 167 168 171 172 173 177
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  gen 	 17 [flags] 103 104 124 128 167 168 171 172 173 177
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 209, 210, 211, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(11)
73, 208, 210, 224, 227, 250, 251, 252, 253, 254, 255
;; rd  kill	(12)
208, 209, 210, 211, 224, 227, 250, 251, 252, 253, 254, 255
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; rd  out 	(67)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 88
;;      reg 122 { d222(bb 11 insn 10) d221(bb 10 insn 76) }
;;      reg 123 { d223(bb 10 insn 78) }
;;   eq_note reg 122 { }
;;   UD chains for insn luid 1 uid 89
;;      reg 122 { d222(bb 11 insn 10) d221(bb 10 insn 76) }
;;      reg 125 { d225(bb 10 insn 79) }
;;   UD chains for insn luid 2 uid 90
;;      reg 127 { d226(bb 10 insn 81) }
;;      reg 167 { d250(bb 12 insn 89) }
;;   UD chains for insn luid 3 uid 93
;;      reg 128 { d227(bb 12 insn 90) }
;;      reg 186 { d263(bb 10 insn 92) }
;;   eq_note reg 128 { }
;;   UD chains for insn luid 4 uid 94
;;      reg 128 { d227(bb 12 insn 90) }
;;      reg 171 { d252(bb 12 insn 93) }
;;   UD chains for insn luid 5 uid 95
;;      reg 131 { d228(bb 10 insn 83) }
;;      reg 168 { d251(bb 12 insn 94) }
;;   UD chains for insn luid 6 uid 96
;;      reg 104 { d211(bb 10 insn 86) d210(bb 12 insn 105) }
;;      reg 172 { d253(bb 12 insn 95) }
;;   UD chains for insn luid 7 uid 99
;;      reg 128 { d227(bb 12 insn 90) }
;;      reg 171 { d252(bb 12 insn 93) }
;;   UD chains for insn luid 8 uid 100
;;      reg 131 { d228(bb 10 insn 83) }
;;      reg 173 { d254(bb 12 insn 99) }
;;   UD chains for insn luid 9 uid 101
;;      reg 104 { d211(bb 10 insn 86) d210(bb 12 insn 105) }
;;      reg 177 { d255(bb 12 insn 100) }
;;   UD chains for insn luid 11 uid 104
;;      reg 103 { d209(bb 10 insn 11) d208(bb 12 insn 104) }
;;   UD chains for insn luid 12 uid 105
;;      reg 104 { d211(bb 10 insn 86) d210(bb 12 insn 105) }
;;   UD chains for insn luid 13 uid 107
;;      reg 103 { d208(bb 12 insn 104) }
;;      reg 111 { d213(bb 9 insn 66) }
;;   UD chains for insn luid 14 uid 108
;;      reg 17 { d73(bb 12 insn 107) }

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u143(6){ d29(bb 0 insn -1) }u144(7){ d30(bb 0 insn -1) }u145(16){ d55(bb 0 insn -1) }u146(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 112 113
;; lr  def 	 17 [flags] 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; live  gen 	 17 [flags] 113
;; live  kill	 17 [flags]
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(2)
71, 216
;; rd  kill	(4)
215, 216, 217, 218
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 71, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 216, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 110
;;      reg 112 { d214(bb 9 insn 67) }
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) }
;;   UD chains for insn luid 1 uid 111
;;      reg 110 { d212(bb 9 insn 65) }
;;      reg 112 { d214(bb 9 insn 67) }
;;   UD chains for insn luid 2 uid 112
;;      reg 17 { d71(bb 13 insn 111) }

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u152(6){ d29(bb 0 insn -1) }u153(7){ d30(bb 0 insn -1) }u154(16){ d55(bb 0 insn -1) }u155(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 140
;; lr  def 	 17 [flags] 74 88 117 178 179 180 181 182 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  gen 	 74 88 117 178 179 180 181 182 183
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 71, 81, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 216, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(9)
204, 205, 220, 256, 257, 258, 259, 260, 261
;; rd  kill	(11)
203, 204, 205, 219, 220, 256, 257, 258, 259, 260, 261
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; rd  out 	(76)
3, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 204, 205, 206, 207, 208, 210, 212, 213, 214, 216, 217, 218, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 115
;;      reg 138 { d229(bb 2 insn 4) }
;;      reg 140 { d231(bb 2 insn 6) }
;;   UD chains for insn luid 1 uid 116
;;      reg 178 { d256(bb 14 insn 115) }
;;   UD chains for insn luid 2 uid 117
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) d216(bb 13 insn 110) }
;;      reg 138 { d229(bb 2 insn 4) }
;;   UD chains for insn luid 3 uid 118
;;      reg 140 { d231(bb 2 insn 6) }
;;      reg 179 { d257(bb 14 insn 117) }
;;   UD chains for insn luid 4 uid 119
;;      reg 180 { d258(bb 14 insn 118) }
;;   UD chains for insn luid 5 uid 120
;;      reg 69 { d202(bb 2 insn 30) }
;;      reg 181 { d259(bb 14 insn 119) }
;;   UD chains for insn luid 6 uid 121
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) d216(bb 13 insn 110) }
;;   UD chains for insn luid 7 uid 122
;;      reg 182 { d260(bb 14 insn 121) }
;;   UD chains for insn luid 8 uid 123
;;      reg 62 { d200(bb 2 insn 21) }
;;      reg 183 { d261(bb 14 insn 122) }

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ d29(bb 0 insn -1) }u171(7){ d30(bb 0 insn -1) }u172(16){ d55(bb 0 insn -1) }u173(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74 88 113 117 139
;; lr  def 	 17 [flags] 74 113 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  gen 	 17 [flags] 74 113 117
;; live  kill	 17 [flags]
;; rd  in  	(80)
3, 10, 14, 21, 28, 29, 30, 55, 61, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 204, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263
;; rd  gen 	(4)
61, 203, 215, 219
;; rd  kill	(8)
203, 204, 215, 216, 217, 218, 219, 220
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; rd  out 	(75)
3, 10, 14, 21, 28, 29, 30, 55, 61, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 125
;;      reg 74 { d204(bb 14 insn 123) d203(bb 15 insn 130) }
;;      reg 117 { d220(bb 14 insn 120) d219(bb 15 insn 129) }
;;   UD chains for insn luid 1 uid 126
;;      reg 113 { d218(bb 7 insn 8) d217(bb 8 insn 9) d216(bb 13 insn 110) d215(bb 15 insn 126) }
;;   UD chains for insn luid 2 uid 128
;;      reg 113 { d215(bb 15 insn 126) }
;;   UD chains for insn luid 3 uid 129
;;      reg 88 { d205(bb 14 insn 116) }
;;      reg 117 { d220(bb 14 insn 120) d219(bb 15 insn 129) }
;;   UD chains for insn luid 4 uid 130
;;      reg 74 { d204(bb 14 insn 123) d203(bb 15 insn 130) }
;;   UD chains for insn luid 5 uid 132
;;      reg 113 { d215(bb 15 insn 126) }
;;      reg 139 { d230(bb 2 insn 5) }
;;   UD chains for insn luid 6 uid 133
;;      reg 17 { d61(bb 15 insn 132) }

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ d29(bb 0 insn -1) }u185(7){ d30(bb 0 insn -1) }u186(16){ d55(bb 0 insn -1) }u187(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  def 	 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; live  gen 	 184
;; live  kill	
;; rd  in  	(79)
3, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263
;; rd  gen 	(1)
262
;; rd  kill	(1)
262
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(80)
3, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 140
;;      reg 139 { d230(bb 2 insn 5) }
;;   UD chains for insn luid 1 uid 141
;;      reg 62 { d200(bb 2 insn 21) }
;;      reg 69 { d202(bb 2 insn 30) }
;;      reg 184 { d262(bb 16 insn 140) }

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ d29(bb 0 insn -1) }u193(7){ d30(bb 0 insn -1) }u194(16){ d55(bb 0 insn -1) }u195(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 62
;; live  kill	
;; rd  in  	(34)
3, 10, 14, 21, 28, 29, 30, 55, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; rd  gen 	(2)
1, 201
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 200, 201
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(34)
1, 10, 14, 21, 28, 29, 30, 55, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 201, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 152
;;      reg 7 { d30(bb 0 insn -1) }
;;      reg 0 { d2(bb 17 insn 151) }
;;      reg 1 { d7(bb 17 insn 148) }
;;      reg 4 { d16(bb 17 insn 149) }
;;      reg 5 { d23(bb 17 insn 150) }

( 16 17 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ d29(bb 0 insn -1) }u202(7){ d30(bb 0 insn -1) }u203(16){ d55(bb 0 insn -1) }u204(20){ d105(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(84)
1, 3, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 201, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(83)
0, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 201, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;;  UD chains for artificial uses
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 16 { d55(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 159
;;      reg 62 { d201(bb 17 insn 12) d200(bb 2 insn 21) }
;;   UD chains for insn luid 1 uid 162
;;      reg 0 { d0(bb 18 insn 159) }

( 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u207(0){ d0(bb 18 insn 159) }u208(6){ d29(bb 0 insn -1) }u209(7){ d30(bb 0 insn -1) }u210(20){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(83)
0, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 201, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(83)
0, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 201, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 18 insn 159) }
;;   reg 6 { d29(bb 0 insn -1) }
;;   reg 7 { d30(bb 0 insn -1) }
;;   reg 20 { d105(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 40 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 56 to worklist
  Adding insn 62 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 69 to worklist
  Adding insn 108 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 96 to worklist
  Adding insn 112 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 141 to worklist
  Adding insn 152 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 162 to worklist
Finished finding needed instructions:
  Adding insn 159 to worklist
Processing use of (reg 62 [ idx ]) in insn 159:
  Adding insn 12 to worklist
  Adding insn 21 to worklist
Processing use of (reg 0 ax) in insn 21:
Processing use of (reg 0 ax) in insn 162:
Processing use of (reg 7 sp) in insn 152:
Processing use of (reg 0 ax) in insn 152:
  Adding insn 151 to worklist
Processing use of (reg 1 dx) in insn 152:
  Adding insn 148 to worklist
Processing use of (reg 4 si) in insn 152:
  Adding insn 149 to worklist
Processing use of (reg 5 di) in insn 152:
  Adding insn 150 to worklist
Processing use of (reg 62 [ idx ]) in insn 141:
Processing use of (reg 69 [ heap ]) in insn 141:
  Adding insn 30 to worklist
Processing use of (reg 184 [ height ]) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 139 [ height ]) in insn 140:
  Adding insn 5 to worklist
Processing use of (reg 4 si) in insn 5:
Processing use of (reg 0 ax) in insn 30:
Processing use of (reg 74 [ ivtmp.987 ]) in insn 125:
  Adding insn 123 to worklist
  Adding insn 130 to worklist
Processing use of (reg 117 [ ivtmp.985 ]) in insn 125:
  Adding insn 120 to worklist
  Adding insn 129 to worklist
Processing use of (reg 88 [ D.8874 ]) in insn 129:
  Adding insn 116 to worklist
Processing use of (reg 117 [ ivtmp.985 ]) in insn 129:
Processing use of (reg 178) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 138 [ width ]) in insn 115:
  Adding insn 4 to worklist
Processing use of (reg 140 [ size ]) in insn 115:
  Adding insn 6 to worklist
Processing use of (reg 1 dx) in insn 6:
Processing use of (reg 5 di) in insn 4:
Processing use of (reg 69 [ heap ]) in insn 120:
Processing use of (reg 181) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 180) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 140 [ size ]) in insn 118:
Processing use of (reg 179) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 113 [ i ]) in insn 117:
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 110 to worklist
Processing use of (reg 138 [ width ]) in insn 117:
Processing use of (reg 112 [ ratio_mult_vf.961 ]) in insn 110:
  Adding insn 67 to worklist
Processing use of (reg 113 [ i ]) in insn 110:
Processing use of (reg 111 [ bnd.960 ]) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 110 [ niters.959 ]) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 101 [ prolog_loop_niters.955 ]) in insn 65:
  Adding insn 53 to worklist
Processing use of (reg 139 [ height ]) in insn 65:
Processing use of (reg 17 flags) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 139 [ height ]) in insn 53:
Processing use of (reg 156) in insn 53:
  Adding insn 51 to worklist
Processing use of (subreg (reg 155) 0) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 154) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 153) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 62 [ idx ]) in insn 48:
Processing use of (reg 139 [ height ]) in insn 52:
Processing use of (reg 156) in insn 52:
Processing use of (reg 74 [ ivtmp.987 ]) in insn 130:
Processing use of (reg 62 [ idx ]) in insn 123:
Processing use of (reg 183) in insn 123:
  Adding insn 122 to worklist
Processing use of (reg 182 [ i ]) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 113 [ i ]) in insn 121:
Processing use of (reg 17 flags) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 113 [ i ]) in insn 132:
  Adding insn 126 to worklist
Processing use of (reg 139 [ height ]) in insn 132:
Processing use of (reg 113 [ i ]) in insn 126:
Processing use of (reg 17 flags) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 110 [ niters.959 ]) in insn 111:
Processing use of (reg 112 [ ratio_mult_vf.961 ]) in insn 111:
Processing use of (reg 104 [ ivtmp.998 ]) in insn 96:
  Adding insn 86 to worklist
  Adding insn 105 to worklist
Processing use of (reg 172) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 131 [ vect_cst_.973 ]) in insn 95:
  Adding insn 83 to worklist
Processing use of (reg 168) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 128 [ vect_var_.969 ]) in insn 94:
  Adding insn 90 to worklist
Processing use of (reg 171) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 128 [ vect_var_.969 ]) in insn 93:
Processing use of (reg 186) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 127 [ vect_cst_.970 ]) in insn 90:
  Adding insn 81 to worklist
Processing use of (reg 167) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 122 [ vect_vec_iv_.966 ]) in insn 89:
  Adding insn 10 to worklist
  Adding insn 76 to worklist
Processing use of (reg 125 [ vect_cst_.968 ]) in insn 89:
  Adding insn 79 to worklist
Processing use of (reg 138 [ width ]) in insn 79:
Processing use of (reg 161) in insn 76:
  Adding insn 74 to worklist
Processing use of (reg 162) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 113 [ i ]) in insn 75:
Processing use of (reg 158) in insn 75:
  Adding insn 71 to worklist
Processing use of (reg 113 [ i ]) in insn 71:
Processing use of (reg 159) in insn 74:
  Adding insn 72 to worklist
Processing use of (reg 160) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 113 [ i ]) in insn 73:
Processing use of (reg 113 [ i ]) in insn 72:
Processing use of (reg 124 [ vect_vec_iv_.966 ]) in insn 10:
  Adding insn 88 to worklist
Processing use of (reg 122 [ vect_vec_iv_.966 ]) in insn 88:
Processing use of (reg 123 [ vect_cst_.965 ]) in insn 88:
  Adding insn 78 to worklist
Processing use of (reg 140 [ size ]) in insn 81:
Processing use of (reg 69 [ heap ]) in insn 83:
Processing use of (reg 104 [ ivtmp.998 ]) in insn 105:
Processing use of (reg 62 [ idx ]) in insn 86:
Processing use of (reg 166) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 102 [ prolog_loop_niters.956 ]) in insn 85:
  Adding insn 54 to worklist
Processing use of (reg 101 [ prolog_loop_niters.955 ]) in insn 54:
Processing use of (reg 104 [ ivtmp.998 ]) in insn 101:
Processing use of (reg 177) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 131 [ vect_cst_.973 ]) in insn 100:
Processing use of (reg 173) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 128 [ vect_var_.969 ]) in insn 99:
Processing use of (reg 171) in insn 99:
Processing use of (reg 17 flags) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 103 [ ivtmp.996 ]) in insn 107:
  Adding insn 104 to worklist
Processing use of (reg 111 [ bnd.960 ]) in insn 107:
Processing use of (reg 103 [ ivtmp.996 ]) in insn 104:
  Adding insn 11 to worklist
Processing use of (reg 17 flags) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 112 [ ratio_mult_vf.961 ]) in insn 68:
Processing use of (reg 62 [ idx ]) in insn 58:
Processing use of (reg 69 [ heap ]) in insn 58:
Processing use of (reg 17 flags) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 101 [ prolog_loop_niters.955 ]) in insn 61:
Processing use of (reg 139 [ height ]) in insn 61:
Processing use of (reg 17 flags) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 101 [ prolog_loop_niters.955 ]) in insn 55:
Processing use of (reg 17 flags) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 139 [ height ]) in insn 43:
Processing use of (reg 17 flags) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 152) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 17 flags) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 62 [ idx ]) in insn 37:
Processing use of (reg 7 sp) in insn 20:
Processing use of (reg 4 si) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 5 di) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 143) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 142) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 141) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 139 [ height ]) in insn 15:
Processing use of (reg 7 sp) in insn 29:
Processing use of (reg 4 si) in insn 29:
  Adding insn 27 to worklist
Processing use of (reg 5 di) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 147) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 146) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 140 [ size ]) in insn 25:
Processing use of (reg 145) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 138 [ width ]) in insn 24:
Processing use of (reg 139 [ height ]) in insn 24:
Processing use of (reg 17 flags) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 150) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 17 flags) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 69 [ heap ]) in insn 33:


izp_allocarray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,18u} r7={1d,21u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,17u} r17={43d,12u} r18={3d} r19={3d} r20={1d,18u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r62={2d,8u} r69={1d,6u} r74={2d,2u} r88={1d,1u} r101={1d,4u} r102={1d,1u} r103={2d,2u} r104={2d,3u} r110={1d,2u} r111={1d,2u} r112={1d,3u} r113={4d,10u} r117={2d,2u} r122={2d,2u,1e} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,3u,1e} r131={1d,2u} r138={1d,4u} r139={1d,9u} r140={1d,4u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r171={1d,2u} r172={1d,1u} r173={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r186={1d,1u} 
;;    total ref usage 475{264d,209u,2e} in 111{108 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 99, 100, 101, 102, 103, 104, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199
0[0,6] 1[6,5] 2[11,4] 4[15,7] 5[22,7] 6[29,1] 7[30,1] 8[31,3] 9[34,3] 10[37,3] 11[40,3] 12[43,3] 13[46,3] 14[49,3] 15[52,3] 16[55,1] 17[56,43] 18[99,3] 19[102,3] 20[105,1] 21[106,4] 22[110,4] 23[114,4] 24[118,4] 25[122,4] 26[126,4] 27[130,4] 28[134,4] 29[138,3] 30[141,3] 31[144,3] 32[147,3] 33[150,3] 34[153,3] 35[156,3] 36[159,3] 37[162,4] 38[166,4] 39[170,3] 40[173,3] 45[176,3] 46[179,3] 47[182,3] 48[185,3] 49[188,3] 50[191,3] 51[194,3] 52[197,3] 62[200,2] 69[202,1] 74[203,2] 88[205,1] 101[206,1] 102[207,1] 103[208,2] 104[210,2] 110[212,1] 111[213,1] 112[214,1] 113[215,4] 117[219,2] 122[221,2] 123[223,1] 124[224,1] 125[225,1] 127[226,1] 128[227,1] 131[228,1] 138[229,1] 139[230,1] 140[231,1] 141[232,1] 142[233,1] 143[234,1] 145[235,1] 146[236,1] 147[237,1] 150[238,1] 152[239,1] 153[240,1] 154[241,1] 155[242,1] 156[243,1] 158[244,1] 159[245,1] 160[246,1] 161[247,1] 162[248,1] 166[249,1] 167[250,1] 168[251,1] 171[252,1] 172[253,1] 173[254,1] 177[255,1] 178[256,1] 179[257,1] 180[258,1] 181[259,1] 182[260,1] 183[261,1] 184[262,1] 186[263,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 69 138 139 140 141 142 143 145 146 147 150
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 62 69 138 139 140 141 142 143 145 146 147 150
;; live  kill	 17 [flags]
;; rd  in  	(19)
5, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169
;; rd  gen 	(14)
3, 91, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
;; rd  kill	(19)
0, 1, 2, 3, 4, 5, 200, 201, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 13 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 13 5 2 (set (reg/v:SI 138 [ width ])
        (reg:SI 5 di [ width ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ width ])
        (nil)))

(insn 5 4 6 2 (set (reg/v:SI 139 [ height ])
        (reg:SI 4 si [ height ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ height ])
        (nil)))

(insn 6 5 7 2 (set (reg/v:SI 140 [ size ])
        (reg:SI 1 dx [ size ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ size ])
        (nil)))

(note 7 6 15 2 NOTE_INSN_FUNCTION_BEG)

(insn 15 7 16 2 (parallel [
            (set (reg:SI 141)
                (plus:SI (reg/v:SI 139 [ height ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 16 15 17 2 (set (reg:DI 142)
        (sign_extend:DI (reg:SI 141))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 17 16 18 2 (parallel [
            (set (reg:DI 143)
                (ashift:DI (reg:DI 142)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 142)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 18 17 19 2 (set (reg:DI 4 si)
        (reg:DI 143)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 143)
        (nil)))

(insn 19 18 20 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 20 19 21 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 21 20 23 2 (set (reg/v/f:DI 62 [ idx ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 144)
            (nil))))

(debug_insn 23 21 24 2 (var_location:DI idx (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 24 23 25 2 (parallel [
            (set (reg:SI 145)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 139 [ height ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 25 24 26 2 (parallel [
            (set (reg:SI 146)
                (mult:SI (reg:SI 145)
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 26 25 27 2 (set (reg:DI 147)
        (sign_extend:DI (reg:SI 146))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg:DI 147)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 147)
        (nil)))

(insn 28 27 29 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 30 29 32 2 (set (reg/v/f:DI 69 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 148)
            (nil))))

(debug_insn 32 30 33 2 (var_location:DI heap (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 33 32 34 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 69 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 34 33 35 2 (set (reg:QI 150)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 35 34 36 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 150)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 150)
        (nil)))

(jump_insn 36 35 173 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 144)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; rd  out 	(32)
3, 10, 14, 21, 28, 29, 30, 55, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 152
;; live  kill	
;; rd  in  	(32)
3, 10, 14, 21, 28, 29, 30, 55, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238
;; rd  gen 	(2)
89, 239
;; rd  kill	(1)
239

;; Pred edge  2 [95.7%]  (fallthru)
(note 173 36 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 37 173 38 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 62 [ idx ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 38 37 39 3 (set (reg:QI 152)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 39 38 40 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 152)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 152)
        (nil)))

(jump_insn 40 39 41 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 144)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 89, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 139
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 89, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; rd  gen 	(1)
88
;; rd  kill	(0)


;; Pred edge  3 [95.7%]  (fallthru)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 42 41 43 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 43 42 44 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 139 [ height ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 138)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 138)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; rd  out 	(33)
3, 10, 14, 21, 28, 29, 30, 55, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 139
;; lr  def 	 17 [flags] 101 102 153 154 155 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 101 102 153 154 155 156
;; live  kill	 17 [flags]
;; rd  in  	(33)
3, 10, 14, 21, 28, 29, 30, 55, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; rd  gen 	(7)
84, 206, 207, 240, 241, 242, 243
;; rd  kill	(6)
206, 207, 240, 241, 242, 243

;; Pred edge  4 [91.0%]  (fallthru)
(note 45 44 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 45 49 5 (parallel [
            (set (reg:DI 153)
                (and:DI (reg/v/f:DI 62 [ idx ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 49 48 50 5 (parallel [
            (set (reg:DI 154)
                (lshiftrt:DI (reg:DI 153)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 153)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 50 49 51 5 (parallel [
            (set (reg:DI 155)
                (neg:DI (reg:DI 154)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 448 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 154)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 51 50 52 5 (parallel [
            (set (reg:SI 156)
                (and:SI (subreg:SI (reg:DI 155) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:DI 155)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 52 51 53 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 156)
            (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:581 6 {*cmpsi_1}
     (nil))

(insn 53 52 54 5 (set (reg:SI 101 [ prolog_loop_niters.955 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 156)
            (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:581 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 54 53 55 5 (set (reg:DI 102 [ prolog_loop_niters.956 ])
        (zero_extend:DI (reg:SI 101 [ prolog_loop_niters.955 ]))) ../src/izp-gaussian.c:581 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 55 54 56 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ prolog_loop_niters.955 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:581 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 168)
            (pc))) ../src/izp-gaussian.c:581 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 168)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 139
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(1)
57
;; rd  kill	(0)


;; Pred edge  5 [100.0%]  (fallthru)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 60 6 (set (mem/f:DI (reg/v/f:DI 62 [ idx ]) [2 MEM[base: D.8892_146, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 60 58 61 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 61 60 62 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 139 [ height ])
            (reg:SI 101 [ prolog_loop_niters.955 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 62 61 164 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 138)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 138)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; rd  out 	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 113
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 57, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(1)
218
;; rd  kill	(4)
215, 216, 217, 218

;; Pred edge  6 [100.0%]  (fallthru)
(note 164 62 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 8 164 168 7 (set (reg/v:SI 113 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 57, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 138 139 140
;; live  gen 	 113
;; live  kill	
;; rd  in  	(39)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(1)
217
;; rd  kill	(4)
215, 216, 217, 218

;; Pred edge  5
(code_label 168 8 167 8 98 "" [1 uses])

(note 167 168 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 9 167 63 8 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; rd  out 	(40)
3, 10, 14, 21, 28, 29, 30, 55, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 217, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(6){ }u79(7){ }u80(16){ }u81(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 139
;; lr  def 	 17 [flags] 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 101 102 113 138 139 140
;; live  gen 	 17 [flags] 110 111 112
;; live  kill	 17 [flags]
;; rd  in  	(42)
3, 10, 14, 21, 28, 29, 30, 55, 57, 84, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 217, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(4)
81, 212, 213, 214
;; rd  kill	(3)
212, 213, 214

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 63 9 64 9 91 "" [0 uses])

(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 9 (parallel [
            (set (reg:SI 110 [ niters.959 ])
                (minus:SI (reg/v:SI 139 [ height ])
                    (reg:SI 101 [ prolog_loop_niters.955 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 101 [ prolog_loop_niters.955 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 66 65 67 9 (parallel [
            (set (reg:SI 111 [ bnd.960 ])
                (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 67 66 68 9 (parallel [
            (set (reg:SI 112 [ ratio_mult_vf.961 ])
                (ashift:SI (reg:SI 111 [ bnd.960 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 68 67 69 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 112 [ ratio_mult_vf.961 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 69 68 70 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 113)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; rd  out 	(44)
3, 10, 14, 21, 28, 29, 30, 55, 81, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 212, 213, 214, 217, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u88(6){ }u89(7){ }u90(16){ }u91(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 113 138 140
;; lr  def 	 17 [flags] 103 104 122 123 125 127 131 158 159 160 161 162 166 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  gen 	 103 104 122 123 125 127 131 158 159 160 161 162 166 186
;; live  kill	 17 [flags]
;; rd  in  	(44)
3, 10, 14, 21, 28, 29, 30, 55, 81, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 212, 213, 214, 217, 218, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;; rd  gen 	(14)
209, 211, 221, 223, 225, 226, 228, 244, 245, 246, 247, 248, 249, 263
;; rd  kill	(17)
208, 209, 210, 211, 221, 222, 223, 225, 226, 228, 244, 245, 246, 247, 248, 249, 263

;; Pred edge  9 [100.0%]  (fallthru)
(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 (parallel [
            (set (reg:SI 158)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 72 71 73 10 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 73 72 74 10 (parallel [
            (set (reg:SI 160)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 74 73 75 10 (set (reg:V2SI 161)
        (vec_concat:V2SI (reg:SI 159)
            (reg:SI 160))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))

(insn 75 74 76 10 (set (reg:V2SI 162)
        (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (reg:SI 158))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 76 75 78 10 (set (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (vec_concat:V4SI (reg:V2SI 162)
            (reg:V2SI 161))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 162)
        (expr_list:REG_DEAD (reg:V2SI 161)
            (nil))))

(insn 78 76 79 10 (set (reg:V4SI 123 [ vect_cst_.965 ])
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 79 78 81 10 (set (reg:V4SI 125 [ vect_cst_.968 ])
        (vec_duplicate:V4SI (reg/v:SI 138 [ width ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 81 79 83 10 (set (reg:V4SI 127 [ vect_cst_.970 ])
        (vec_duplicate:V4SI (reg/v:SI 140 [ size ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 83 81 85 10 (set (reg:V2DI 131 [ vect_cst_.973 ])
        (vec_duplicate:V2DI (reg/v/f:DI 69 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 85 83 86 10 (parallel [
            (set (reg:DI 166)
                (ashift:DI (reg:DI 102 [ prolog_loop_niters.956 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 102 [ prolog_loop_niters.956 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 86 85 11 10 (parallel [
            (set (reg:DI 104 [ ivtmp.998 ])
                (plus:DI (reg/v/f:DI 62 [ idx ])
                    (reg:DI 166)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 166)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 11 86 92 10 (set (reg:SI 103 [ ivtmp.996 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 92 11 172 10 (set (reg:V4SI 186)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; rd  out 	(57)
3, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 209, 211, 212, 213, 214, 217, 218, 221, 223, 225, 226, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 263


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; live  gen 	 122
;; live  kill	
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(1)
222
;; rd  kill	(2)
221, 222

;; Pred edge  12 [91.0%] 
(code_label 172 92 171 11 99 "" [1 uses])

(note 171 172 10 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 10 171 106 11 (set (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (reg:V4SI 124 [ vect_vec_iv_.966 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 124 [ vect_vec_iv_.966 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 104 111 122 123 125 127 131 186
;; lr  def 	 17 [flags] 103 104 124 128 167 168 171 172 173 177
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140 186
;; live  gen 	 17 [flags] 103 104 124 128 167 168 171 172 173 177
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 209, 210, 211, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(11)
73, 208, 210, 224, 227, 250, 251, 252, 253, 254, 255
;; rd  kill	(12)
208, 209, 210, 211, 224, 227, 250, 251, 252, 253, 254, 255

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 106 10 87 12 94 "" [0 uses])

(note 87 106 88 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 12 (set (reg:V4SI 124 [ vect_vec_iv_.966 ])
        (plus:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (reg:V4SI 123 [ vect_cst_.965 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 89 88 90 12 (set (reg:V4SI 167)
        (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (reg:V4SI 125 [ vect_cst_.968 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (nil)))

(insn 90 89 93 12 (set (reg:V4SI 128 [ vect_var_.969 ])
        (mult:V4SI (reg:V4SI 167)
            (reg:V4SI 127 [ vect_cst_.970 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 167)
        (nil)))

(insn 93 90 94 12 (set (reg:V4SI 171)
        (gt:V4SI (reg:V4SI 186)
            (reg:V4SI 128 [ vect_var_.969 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 128 [ vect_var_.969 ]))
        (nil)))

(insn 94 93 95 12 (set (subreg:V4SI (reg:V2DI 168) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                (reg:V4SI 171))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 95 94 96 12 (set (reg:V2DI 172)
        (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
            (reg:V2DI 168))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 168)
        (nil)))

(insn 96 95 99 12 (set (mem:V2DI (reg:DI 104 [ ivtmp.998 ]) [2 MEM[base: D.8900_92, offset: 0B]+0 S16 A128])
        (reg:V2DI 172)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 172)
        (nil)))

(insn 99 96 100 12 (set (subreg:V4SI (reg:V2DI 173) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                (reg:V4SI 171))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 171)
        (expr_list:REG_DEAD (reg:V4SI 128 [ vect_var_.969 ])
            (nil))))

(insn 100 99 101 12 (set (reg:V2DI 177)
        (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
            (reg:V2DI 173))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 173)
        (nil)))

(insn 101 100 103 12 (set (mem:V2DI (plus:DI (reg:DI 104 [ ivtmp.998 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8900_92, offset: 16B]+0 S16 A128])
        (reg:V2DI 177)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 177)
        (nil)))

(debug_insn 103 101 104 12 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))

(insn 104 103 105 12 (parallel [
            (set (reg:SI 103 [ ivtmp.996 ])
                (plus:SI (reg:SI 103 [ ivtmp.996 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 105 104 107 12 (parallel [
            (set (reg:DI 104 [ ivtmp.998 ])
                (plus:DI (reg:DI 104 [ ivtmp.998 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 107 105 108 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 103 [ ivtmp.996 ])
            (reg:SI 111 [ bnd.960 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 108 107 109 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 172)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 172)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140 186
;; rd  out 	(67)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u143(6){ }u144(7){ }u145(16){ }u146(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 112 113
;; lr  def 	 17 [flags] 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; live  gen 	 17 [flags] 113
;; live  kill	 17 [flags]
;; rd  in  	(67)
3, 10, 14, 21, 28, 29, 30, 55, 73, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(2)
71, 216
;; rd  kill	(4)
215, 216, 217, 218

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 109 108 110 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 13 (parallel [
            (set (reg/v:SI 113 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (reg:SI 112 [ ratio_mult_vf.961 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 111 110 112 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 110 [ niters.959 ])
            (reg:SI 112 [ ratio_mult_vf.961 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 112 [ ratio_mult_vf.961 ])
        (expr_list:REG_DEAD (reg:SI 110 [ niters.959 ])
            (nil))))

(jump_insn 112 111 113 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 138)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 138)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; rd  out 	(66)
3, 10, 14, 21, 28, 29, 30, 55, 71, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 216, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u152(6){ }u153(7){ }u154(16){ }u155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 140
;; lr  def 	 17 [flags] 74 88 117 178 179 180 181 182 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  gen 	 74 88 117 178 179 180 181 182 183
;; live  kill	 17 [flags]
;; rd  in  	(69)
3, 10, 14, 21, 28, 29, 30, 55, 71, 81, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 206, 207, 208, 210, 212, 213, 214, 216, 217, 218, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 263
;; rd  gen 	(9)
204, 205, 220, 256, 257, 258, 259, 260, 261
;; rd  kill	(11)
203, 204, 205, 219, 220, 256, 257, 258, 259, 260, 261

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 113 112 114 14 93 "" [1 uses])

(note 114 113 115 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 14 (parallel [
            (set (reg:SI 178)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 116 115 117 14 (set (reg:DI 88 [ D.8874 ])
        (sign_extend:DI (reg:SI 178))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 117 116 118 14 (parallel [
            (set (reg:SI 179)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 113 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg/v:SI 138 [ width ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 118 117 119 14 (parallel [
            (set (reg:SI 180)
                (mult:SI (reg:SI 179)
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_DEAD (reg/v:SI 140 [ size ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 119 118 120 14 (set (reg:DI 181)
        (sign_extend:DI (reg:SI 180))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(insn 120 119 121 14 (parallel [
            (set (reg:DI 117 [ ivtmp.985 ])
                (plus:DI (reg/v/f:DI 69 [ heap ])
                    (reg:DI 181)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 181)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 121 120 122 14 (set (reg:DI 182 [ i ])
        (sign_extend:DI (reg/v:SI 113 [ i ]))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (nil))

(insn 122 121 123 14 (parallel [
            (set (reg:DI 183)
                (ashift:DI (reg:DI 182 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 182 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 123 122 131 14 (parallel [
            (set (reg:DI 74 [ ivtmp.987 ])
                (plus:DI (reg/v/f:DI 62 [ idx ])
                    (reg:DI 183)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 183)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; rd  out 	(76)
3, 10, 14, 21, 28, 29, 30, 55, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 204, 205, 206, 207, 208, 210, 212, 213, 214, 216, 217, 218, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74 88 113 117 139
;; lr  def 	 17 [flags] 74 113 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  gen 	 17 [flags] 74 113 117
;; live  kill	 17 [flags]
;; rd  in  	(80)
3, 10, 14, 21, 28, 29, 30, 55, 61, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 204, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263
;; rd  gen 	(4)
61, 203, 215, 219
;; rd  kill	(8)
203, 204, 215, 216, 217, 218, 219, 220

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 131 123 124 15 96 "" [1 uses])

(note 124 131 125 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 15 (set (mem/f:DI (reg:DI 74 [ ivtmp.987 ]) [2 MEM[base: D.8882_24, offset: 0B]+0 S8 A64])
        (reg:DI 117 [ ivtmp.985 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 126 125 128 15 (parallel [
            (set (reg/v:SI 113 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 128 126 129 15 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))

(insn 129 128 130 15 (parallel [
            (set (reg:DI 117 [ ivtmp.985 ])
                (plus:DI (reg:DI 117 [ ivtmp.985 ])
                    (reg:DI 88 [ D.8874 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 130 129 132 15 (parallel [
            (set (reg:DI 74 [ ivtmp.987 ])
                (plus:DI (reg:DI 74 [ ivtmp.987 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 132 130 133 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 139 [ height ])
            (reg/v:SI 113 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 133 132 138 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 131)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 131)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; rd  out 	(75)
3, 10, 14, 21, 28, 29, 30, 55, 61, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  def 	 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; live  gen 	 184
;; live  kill	
;; rd  in  	(79)
3, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 263
;; rd  gen 	(1)
262
;; rd  kill	(1)
262

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 138 133 139 16 90 "" [3 uses])

(note 139 138 140 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 16 (set (reg:DI 184 [ height ])
        (sign_extend:DI (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 139 [ height ])
        (nil)))

(insn 141 140 144 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 184 [ height ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 62 [ idx ])) [2 *D.6925_28+0 S8 A64])
        (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 184 [ height ])
        (expr_list:REG_DEAD (reg/v/f:DI 69 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(80)
3, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 62
;; live  kill	
;; rd  in  	(34)
3, 10, 14, 21, 28, 29, 30, 55, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
;; rd  gen 	(2)
1, 201
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 200, 201

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 144 141 145 17 89 "" [2 uses])

(note 145 144 146 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 146 145 147 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 147 146 148 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 148 147 149 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 149 148 150 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 150 149 151 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 151 150 152 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 152 151 12 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 12 152 153 17 (set (reg/v/f:DI 62 [ idx ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(34)
1, 10, 14, 21, 28, 29, 30, 55, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 201, 202, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(84)
1, 3, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 201, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 153 12 154 18 97 "" [0 uses])

(note 154 153 159 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 159 154 162 18 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:596 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ idx ])
        (nil)))

(insn 162 159 0 18 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:596 -1
     (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(83)
0, 10, 14, 21, 28, 29, 30, 55, 57, 61, 71, 88, 89, 91, 105, 109, 113, 117, 121, 125, 129, 133, 137, 165, 169, 200, 201, 202, 203, 205, 206, 207, 208, 210, 212, 213, 214, 215, 216, 219, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_gaussianMatrix (izp_gaussianMatrix)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 38 n_edges 59 count 68 (  1.8)


izp_gaussianMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={7d,5u} r1={6d,1u} r2={5d} r4={8d,4u} r5={8d,4u} r6={1d,37u} r7={1d,41u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,36u} r17={94d,26u} r18={4d} r19={4d} r20={1d,37u} r21={6d,3u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r86={1d,1u} r89={1d,1u} r90={1d,3u} r96={2d,7u} r97={2d,4u} r102={1d,5u} r105={1d,2u} r109={2d,4u} r116={2d,10u} r120={1d,6u} r124={2d,2u} r135={1d,1u} r148={2d,2u} r149={2d,3u} r162={1d,2u} r164={1d,4u} r166={2d,3u} r169={1d,1u} r176={2d,2u} r177={2d,2u} r178={1d,2u} r179={1d,2u} r180={1d,3u} r181={5d,8u} r182={2d,3u} r186={1d,1u} r190={1d,2u} r195={2d,3u} r204={1d,4u} r205={1d,1u} r206={2d,3u} r214={1d,2u} r215={1d,2u} r216={1d,3u} r217={4d,10u} r225={2d,2u,1e} r226={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,3u,1e} r233={1d,2u} r243={1d,14u} r244={1d,14u} r245={1d,3u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,2u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r270={1d,1u} r271={1d,1u,1e} r273={1d,1u} r276={1d,2u} r277={1d,1u} r278={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,2u,1e} r291={1d,1u} r292={1d,1u} r293={1d,3u} r294={1d,2u,1e} r295={1d,1u} r296={1d,1u} r297={1d,3u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,2u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r324={1d,2u} r325={1d,1u} r326={1d,1u} 
;;    total ref usage 856{426d,425u,5e} in 234{230 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 163, 164, 165, 166, 167, 168, 169, 170, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294
0[0,7] 1[7,6] 2[13,5] 4[18,8] 5[26,8] 6[34,1] 7[35,1] 8[36,4] 9[40,4] 10[44,4] 11[48,4] 12[52,4] 13[56,4] 14[60,4] 15[64,4] 16[68,1] 17[69,94] 18[163,4] 19[167,4] 20[171,1] 21[172,6] 22[178,5] 23[183,5] 24[188,5] 25[193,5] 26[198,5] 27[203,5] 28[208,5] 29[213,4] 30[217,4] 31[221,4] 32[225,4] 33[229,4] 34[233,4] 35[237,4] 36[241,4] 37[245,5] 38[250,5] 39[255,4] 40[259,4] 45[263,4] 46[267,4] 47[271,4] 48[275,4] 49[279,4] 50[283,4] 51[287,4] 52[291,4] 86[295,1] 89[296,1] 90[297,1] 96[298,2] 97[300,2] 102[302,1] 105[303,1] 109[304,2] 116[306,2] 120[308,1] 124[309,2] 135[311,1] 148[312,2] 149[314,2] 162[316,1] 164[317,1] 166[318,2] 169[320,1] 176[321,2] 177[323,2] 178[325,1] 179[326,1] 180[327,1] 181[328,5] 182[333,2] 186[335,1] 190[336,1] 195[337,2] 204[339,1] 205[340,1] 206[341,2] 214[343,1] 215[344,1] 216[345,1] 217[346,4] 225[350,2] 226[352,1] 227[353,1] 228[354,1] 230[355,1] 233[356,1] 243[357,1] 244[358,1] 245[359,1] 246[360,1] 247[361,1] 248[362,1] 250[363,1] 251[364,1] 252[365,1] 255[366,1] 257[367,1] 258[368,1] 259[369,1] 260[370,1] 261[371,1] 263[372,1] 264[373,1] 265[374,1] 266[375,1] 267[376,1] 270[377,1] 271[378,1] 273[379,1] 276[380,1] 277[381,1] 278[382,1] 282[383,1] 283[384,1] 284[385,1] 285[386,1] 286[387,1] 287[388,1] 288[389,1] 289[390,1] 290[391,1] 291[392,1] 292[393,1] 293[394,1] 294[395,1] 295[396,1] 296[397,1] 297[398,1] 298[399,1] 299[400,1] 300[401,1] 301[402,1] 302[403,1] 303[404,1] 304[405,1] 305[406,1] 306[407,1] 307[408,1] 308[409,1] 309[410,1] 310[411,1] 311[412,1] 312[413,1] 313[414,1] 314[415,1] 315[416,1] 316[417,1] 317[418,1] 318[419,1] 319[420,1] 320[421,1] 321[422,1] 324[423,1] 325[424,1] 326[425,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d12(1){ }d17(2){ }d25(4){ }d33(5){ }d34(6){ }d35(7){ }d68(16){ }d171(20){ }d177(21){ }d182(22){ }d187(23){ }d192(24){ }d197(25){ }d202(26){ }d207(27){ }d212(28){ }d249(37){ }d254(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
6, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254
;; rd  kill	(89)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 68, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; rd  out 	(19)
6, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d34(bb 0 insn -1) }u1(7){ d35(bb 0 insn -1) }u2(16){ d68(bb 0 insn -1) }u3(20){ d171(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116 120 243 244 245 246 247 248 250 251 252 255
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 116 120 243 244 245 246 247 248 250 251 252 255
;; live  kill	 17 [flags]
;; rd  in  	(19)
6, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254
;; rd  gen 	(14)
4, 155, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366
;; rd  kill	(20)
0, 1, 2, 3, 4, 5, 6, 306, 307, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; rd  out 	(32)
4, 12, 17, 25, 33, 34, 35, 68, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 11
;;      reg 5 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 12
;;      reg 4 { d25(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 13
;;      reg 21 { d177(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 30
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 4 uid 31
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 6 uid 33
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 7 uid 34
;;      reg 246 { d360(bb 2 insn 33) }
;;   UD chains for insn luid 8 uid 35
;;      reg 247 { d361(bb 2 insn 34) }
;;   UD chains for insn luid 9 uid 36
;;      reg 248 { d362(bb 2 insn 35) }
;;   UD chains for insn luid 11 uid 38
;;      reg 7 { d35(bb 0 insn -1) }
;;      reg 4 { d24(bb 2 insn 36) }
;;      reg 5 { d32(bb 2 insn 37) }
;;   UD chains for insn luid 12 uid 39
;;      reg 0 { d5(bb 2 insn 38) }
;;   UD chains for insn luid 13 uid 41
;;      reg 116 { d306(bb 2 insn 39) }
;;   UD chains for insn luid 14 uid 42
;;      reg 243 { d357(bb 2 insn 11) }
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 15 uid 43
;;      reg 250 { d363(bb 2 insn 42) }
;;   UD chains for insn luid 16 uid 44
;;      reg 251 { d364(bb 2 insn 43) }
;;   UD chains for insn luid 17 uid 45
;;      reg 252 { d365(bb 2 insn 44) }
;;   UD chains for insn luid 19 uid 47
;;      reg 7 { d35(bb 0 insn -1) }
;;      reg 4 { d22(bb 2 insn 45) }
;;      reg 5 { d30(bb 2 insn 46) }
;;   UD chains for insn luid 20 uid 48
;;      reg 0 { d4(bb 2 insn 47) }
;;   UD chains for insn luid 21 uid 50
;;      reg 120 { d308(bb 2 insn 48) }
;;   UD chains for insn luid 22 uid 51
;;      reg 120 { d308(bb 2 insn 48) }
;;   UD chains for insn luid 23 uid 52
;;      reg 17 { d156(bb 2 insn 51) }
;;   UD chains for insn luid 24 uid 53
;;      reg 255 { d366(bb 2 insn 52) }
;;   UD chains for insn luid 25 uid 54
;;      reg 17 { d155(bb 2 insn 53) }

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ d34(bb 0 insn -1) }u33(7){ d35(bb 0 insn -1) }u34(16){ d68(bb 0 insn -1) }u35(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 17 [flags] 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 257
;; live  kill	
;; rd  in  	(32)
4, 12, 17, 25, 33, 34, 35, 68, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366
;; rd  gen 	(2)
153, 367
;; rd  kill	(1)
367
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; rd  out 	(33)
4, 12, 17, 25, 33, 34, 35, 68, 153, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 55
;;      reg 116 { d306(bb 2 insn 39) }
;;   UD chains for insn luid 1 uid 56
;;      reg 17 { d154(bb 3 insn 55) }
;;   UD chains for insn luid 2 uid 57
;;      reg 257 { d367(bb 3 insn 56) }
;;   UD chains for insn luid 3 uid 58
;;      reg 17 { d153(bb 3 insn 57) }

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ d34(bb 0 insn -1) }u41(7){ d35(bb 0 insn -1) }u42(16){ d68(bb 0 insn -1) }u43(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
4, 12, 17, 25, 33, 34, 35, 68, 153, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;; rd  gen 	(1)
152
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; rd  out 	(33)
4, 12, 17, 25, 33, 34, 35, 68, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 61
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 2 uid 62
;;      reg 17 { d152(bb 4 insn 61) }

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ d34(bb 0 insn -1) }u47(7){ d35(bb 0 insn -1) }u48(16){ d68(bb 0 insn -1) }u49(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243
;; lr  def 	 17 [flags] 204 205 258 259 260 261
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 204 205 258 259 260 261
;; live  kill	 17 [flags]
;; rd  in  	(33)
4, 12, 17, 25, 33, 34, 35, 68, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;; rd  gen 	(7)
148, 339, 340, 368, 369, 370, 371
;; rd  kill	(6)
339, 340, 368, 369, 370, 371
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; rd  out 	(39)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 66
;;      reg 116 { d306(bb 2 insn 39) }
;;   UD chains for insn luid 1 uid 67
;;      reg 258 { d368(bb 5 insn 66) }
;;   UD chains for insn luid 2 uid 68
;;      reg 259 { d369(bb 5 insn 67) }
;;   UD chains for insn luid 3 uid 69
;;      reg 260 { d370(bb 5 insn 68) }
;;   UD chains for insn luid 4 uid 70
;;      reg 243 { d357(bb 2 insn 11) }
;;      reg 261 { d371(bb 5 insn 69) }
;;   UD chains for insn luid 5 uid 71
;;      reg 17 { d79(bb 5 insn 70) }
;;      reg 243 { d357(bb 2 insn 11) }
;;      reg 261 { d371(bb 5 insn 69) }
;;   UD chains for insn luid 6 uid 72
;;      reg 204 { d339(bb 5 insn 71) }
;;   UD chains for insn luid 7 uid 73
;;      reg 204 { d339(bb 5 insn 71) }
;;   UD chains for insn luid 8 uid 74
;;      reg 17 { d148(bb 5 insn 73) }

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ d34(bb 0 insn -1) }u63(7){ d35(bb 0 insn -1) }u64(16){ d68(bb 0 insn -1) }u65(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 243
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(1)
78
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; rd  out 	(39)
4, 12, 17, 25, 33, 34, 35, 68, 78, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 76
;;      reg 116 { d306(bb 2 insn 39) }
;;      reg 120 { d308(bb 2 insn 48) }
;;   UD chains for insn luid 2 uid 79
;;      reg 204 { d339(bb 5 insn 71) }
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 3 uid 80
;;      reg 17 { d78(bb 6 insn 79) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ d34(bb 0 insn -1) }u72(7){ d35(bb 0 insn -1) }u73(16){ d68(bb 0 insn -1) }u74(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 217
;; live  kill	
;; rd  in  	(39)
4, 12, 17, 25, 33, 34, 35, 68, 78, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(1)
349
;; rd  kill	(4)
346, 347, 348, 349
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; rd  out 	(40)
4, 12, 17, 25, 33, 34, 35, 68, 78, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ d34(bb 0 insn -1) }u76(7){ d35(bb 0 insn -1) }u77(16){ d68(bb 0 insn -1) }u78(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 217
;; live  kill	
;; rd  in  	(39)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(1)
348
;; rd  kill	(4)
346, 347, 348, 349
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; rd  out 	(40)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 348, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ d34(bb 0 insn -1) }u80(7){ d35(bb 0 insn -1) }u81(16){ d68(bb 0 insn -1) }u82(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204 243
;; lr  def 	 17 [flags] 214 215 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  gen 	 17 [flags] 214 215 216
;; live  kill	 17 [flags]
;; rd  in  	(42)
4, 12, 17, 25, 33, 34, 35, 68, 78, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 348, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(4)
145, 343, 344, 345
;; rd  kill	(3)
343, 344, 345
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; rd  out 	(44)
4, 12, 17, 25, 33, 34, 35, 68, 145, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 343, 344, 345, 348, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 83
;;      reg 204 { d339(bb 5 insn 71) }
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 1 uid 84
;;      reg 214 { d343(bb 9 insn 83) }
;;   UD chains for insn luid 2 uid 85
;;      reg 215 { d344(bb 9 insn 84) }
;;   UD chains for insn luid 3 uid 86
;;      reg 216 { d345(bb 9 insn 85) }
;;   UD chains for insn luid 4 uid 87
;;      reg 17 { d145(bb 9 insn 86) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ d34(bb 0 insn -1) }u90(7){ d35(bb 0 insn -1) }u91(16){ d68(bb 0 insn -1) }u92(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 217 244
;; lr  def 	 17 [flags] 124 149 225 226 228 233 263 264 265 266 267 270 324 326
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  gen 	 124 149 225 226 228 233 263 264 265 266 267 270 324 326
;; live  kill	 17 [flags]
;; rd  in  	(44)
4, 12, 17, 25, 33, 34, 35, 68, 145, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 343, 344, 345, 348, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(14)
310, 315, 350, 352, 354, 356, 372, 373, 374, 375, 376, 377, 423, 425
;; rd  kill	(17)
309, 310, 314, 315, 350, 351, 352, 354, 356, 372, 373, 374, 375, 376, 377, 423, 425
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; rd  out 	(57)
4, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 310, 315, 339, 340, 343, 344, 345, 348, 349, 350, 352, 354, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 89
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) }
;;   UD chains for insn luid 1 uid 90
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) }
;;   UD chains for insn luid 2 uid 91
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) }
;;   UD chains for insn luid 3 uid 92
;;      reg 264 { d373(bb 10 insn 90) }
;;      reg 265 { d374(bb 10 insn 91) }
;;   UD chains for insn luid 4 uid 93
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) }
;;      reg 263 { d372(bb 10 insn 89) }
;;   UD chains for insn luid 5 uid 94
;;      reg 266 { d375(bb 10 insn 92) }
;;      reg 267 { d376(bb 10 insn 93) }
;;   UD chains for insn luid 7 uid 374
;;      reg 324 { d423(bb 10 insn 96) }
;;   UD chains for insn luid 8 uid 97
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 9 uid 99
;;      reg 120 { d308(bb 2 insn 48) }
;;   UD chains for insn luid 10 uid 101
;;      reg 205 { d340(bb 5 insn 72) }
;;   UD chains for insn luid 11 uid 102
;;      reg 116 { d306(bb 2 insn 39) }
;;      reg 270 { d377(bb 10 insn 101) }

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ d34(bb 0 insn -1) }u109(7){ d35(bb 0 insn -1) }u110(16){ d68(bb 0 insn -1) }u111(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227
;; lr  def 	 225
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; live  gen 	 225
;; live  kill	
;; rd  in  	(67)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(1)
351
;; rd  kill	(2)
350, 351
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; rd  out 	(66)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 17
;;      reg 227 { d353(bb 12 insn 104) }

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ d34(bb 0 insn -1) }u114(7){ d35(bb 0 insn -1) }u115(16){ d68(bb 0 insn -1) }u116(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 149 215 225 226 228 233 324 326
;; lr  def 	 17 [flags] 124 149 227 230 271 273 276 277 278 282
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  gen 	 17 [flags] 124 149 227 230 271 273 276 277 278 282
;; live  kill	 17 [flags]
;; rd  in  	(69)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 310, 314, 315, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(11)
137, 309, 314, 353, 355, 378, 379, 380, 381, 382, 383
;; rd  kill	(12)
309, 310, 314, 315, 353, 355, 378, 379, 380, 381, 382, 383
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; rd  out 	(67)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 104
;;      reg 225 { d351(bb 11 insn 17) d350(bb 10 insn 94) }
;;      reg 226 { d352(bb 10 insn 374) }
;;   eq_note reg 225 { }
;;   UD chains for insn luid 1 uid 105
;;      reg 225 { d351(bb 11 insn 17) d350(bb 10 insn 94) }
;;      reg 228 { d354(bb 10 insn 97) }
;;   UD chains for insn luid 2 uid 107
;;      reg 271 { d378(bb 12 insn 105) }
;;      reg 324 { d423(bb 10 insn 96) }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 110
;;      reg 230 { d355(bb 12 insn 107) }
;;      reg 326 { d425(bb 10 insn 109) }
;;   eq_note reg 230 { }
;;   UD chains for insn luid 4 uid 111
;;      reg 230 { d355(bb 12 insn 107) }
;;      reg 276 { d380(bb 12 insn 110) }
;;   UD chains for insn luid 5 uid 112
;;      reg 233 { d356(bb 10 insn 99) }
;;      reg 273 { d379(bb 12 insn 111) }
;;   UD chains for insn luid 6 uid 113
;;      reg 149 { d315(bb 10 insn 102) d314(bb 12 insn 122) }
;;      reg 277 { d381(bb 12 insn 112) }
;;   UD chains for insn luid 7 uid 116
;;      reg 230 { d355(bb 12 insn 107) }
;;      reg 276 { d380(bb 12 insn 110) }
;;   UD chains for insn luid 8 uid 117
;;      reg 233 { d356(bb 10 insn 99) }
;;      reg 278 { d382(bb 12 insn 116) }
;;   UD chains for insn luid 9 uid 118
;;      reg 149 { d315(bb 10 insn 102) d314(bb 12 insn 122) }
;;      reg 282 { d383(bb 12 insn 117) }
;;   UD chains for insn luid 11 uid 121
;;      reg 124 { d310(bb 10 insn 18) d309(bb 12 insn 121) }
;;   UD chains for insn luid 12 uid 122
;;      reg 149 { d315(bb 10 insn 102) d314(bb 12 insn 122) }
;;   UD chains for insn luid 13 uid 124
;;      reg 124 { d309(bb 12 insn 121) }
;;      reg 215 { d344(bb 9 insn 84) }
;;   UD chains for insn luid 14 uid 125
;;      reg 17 { d137(bb 12 insn 124) }

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ d34(bb 0 insn -1) }u146(7){ d35(bb 0 insn -1) }u147(16){ d68(bb 0 insn -1) }u148(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214 216 217
;; lr  def 	 17 [flags] 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; live  gen 	 17 [flags] 217
;; live  kill	 17 [flags]
;; rd  in  	(67)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(2)
135, 347
;; rd  kill	(4)
346, 347, 348, 349
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; rd  out 	(66)
4, 12, 17, 25, 33, 34, 35, 68, 135, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 127
;;      reg 216 { d345(bb 9 insn 85) }
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) }
;;   UD chains for insn luid 1 uid 128
;;      reg 214 { d343(bb 9 insn 83) }
;;      reg 216 { d345(bb 9 insn 85) }
;;   UD chains for insn luid 2 uid 129
;;      reg 17 { d135(bb 13 insn 128) }

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ d34(bb 0 insn -1) }u155(7){ d35(bb 0 insn -1) }u156(16){ d68(bb 0 insn -1) }u157(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 244
;; lr  def 	 17 [flags] 148 176 186 283 284 285 286 287 288
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  gen 	 148 176 186 283 284 285 286 287 288
;; live  kill	 17 [flags]
;; rd  in  	(69)
4, 12, 17, 25, 33, 34, 35, 68, 135, 145, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(9)
313, 322, 335, 384, 385, 386, 387, 388, 389
;; rd  kill	(11)
312, 313, 321, 322, 335, 384, 385, 386, 387, 388, 389
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; rd  out 	(76)
4, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 313, 314, 322, 335, 339, 340, 343, 344, 345, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 132
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 1 uid 133
;;      reg 283 { d384(bb 14 insn 132) }
;;   UD chains for insn luid 2 uid 134
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) d347(bb 13 insn 127) }
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 3 uid 135
;;      reg 284 { d385(bb 14 insn 134) }
;;   UD chains for insn luid 4 uid 136
;;      reg 285 { d386(bb 14 insn 135) }
;;   UD chains for insn luid 5 uid 137
;;      reg 120 { d308(bb 2 insn 48) }
;;      reg 286 { d387(bb 14 insn 136) }
;;   UD chains for insn luid 6 uid 138
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) d347(bb 13 insn 127) }
;;   UD chains for insn luid 7 uid 139
;;      reg 287 { d388(bb 14 insn 138) }
;;   UD chains for insn luid 8 uid 140
;;      reg 116 { d306(bb 2 insn 39) }
;;      reg 288 { d389(bb 14 insn 139) }

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ d34(bb 0 insn -1) }u171(7){ d35(bb 0 insn -1) }u172(16){ d68(bb 0 insn -1) }u173(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 176 186 217 243
;; lr  def 	 17 [flags] 148 176 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  gen 	 17 [flags] 148 176 217
;; live  kill	 17 [flags]
;; rd  in  	(80)
4, 12, 17, 25, 33, 34, 35, 68, 125, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 313, 314, 321, 322, 335, 339, 340, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425
;; rd  gen 	(4)
125, 312, 321, 346
;; rd  kill	(8)
312, 313, 321, 322, 346, 347, 348, 349
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; rd  out 	(75)
4, 12, 17, 25, 33, 34, 35, 68, 125, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 142
;;      reg 148 { d313(bb 14 insn 140) d312(bb 15 insn 147) }
;;      reg 176 { d322(bb 14 insn 137) d321(bb 15 insn 146) }
;;   UD chains for insn luid 1 uid 143
;;      reg 217 { d349(bb 7 insn 15) d348(bb 8 insn 16) d347(bb 13 insn 127) d346(bb 15 insn 143) }
;;   UD chains for insn luid 2 uid 145
;;      reg 217 { d346(bb 15 insn 143) }
;;   UD chains for insn luid 3 uid 146
;;      reg 176 { d322(bb 14 insn 137) d321(bb 15 insn 146) }
;;      reg 186 { d335(bb 14 insn 133) }
;;   UD chains for insn luid 4 uid 147
;;      reg 148 { d313(bb 14 insn 140) d312(bb 15 insn 147) }
;;   UD chains for insn luid 5 uid 149
;;      reg 217 { d346(bb 15 insn 143) }
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 6 uid 150
;;      reg 17 { d125(bb 15 insn 149) }

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ d34(bb 0 insn -1) }u185(7){ d35(bb 0 insn -1) }u186(16){ d68(bb 0 insn -1) }u187(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243
;; lr  def 	 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 289
;; live  kill	
;; rd  in  	(79)
4, 12, 17, 25, 33, 34, 35, 68, 78, 125, 135, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425
;; rd  gen 	(1)
390
;; rd  kill	(1)
390
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; rd  out 	(80)
4, 12, 17, 25, 33, 34, 35, 68, 78, 125, 135, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 157
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 1 uid 158
;;      reg 116 { d306(bb 2 insn 39) }
;;      reg 120 { d308(bb 2 insn 48) }
;;      reg 289 { d390(bb 16 insn 157) }

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ d34(bb 0 insn -1) }u193(7){ d35(bb 0 insn -1) }u194(16){ d68(bb 0 insn -1) }u195(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 116
;; live  kill	
;; rd  in  	(34)
4, 12, 17, 25, 33, 34, 35, 68, 153, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;; rd  gen 	(2)
2, 307
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 306, 307
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; rd  out 	(34)
2, 12, 17, 25, 33, 34, 35, 68, 153, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 307, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 169
;;      reg 7 { d35(bb 0 insn -1) }
;;      reg 0 { d3(bb 17 insn 168) }
;;      reg 1 { d9(bb 17 insn 165) }
;;      reg 4 { d20(bb 17 insn 166) }
;;      reg 5 { d28(bb 17 insn 167) }

( 16 17 )->[18]->( 21 37 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ d34(bb 0 insn -1) }u202(7){ d35(bb 0 insn -1) }u203(16){ d68(bb 0 insn -1) }u204(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244
;; lr  def 	 17 [flags] 96 97 290 291 292 293 294 295 296 297
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  gen 	 17 [flags] 96 97 290 291 292 293 294 295 296 297
;; live  kill	 17 [flags]
;; rd  in  	(84)
2, 4, 12, 17, 25, 33, 34, 35, 68, 78, 125, 135, 152, 153, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 307, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 423, 425
;; rd  gen 	(11)
115, 298, 300, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  kill	(12)
298, 299, 300, 301, 391, 392, 393, 394, 395, 396, 397, 398
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; rd  out 	(89)
2, 4, 12, 17, 25, 33, 34, 35, 68, 115, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 298, 300, 306, 307, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 174
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 3 uid 175
;;      reg 290 { d391(bb 18 insn 174) }
;;   UD chains for insn luid 4 uid 176
;;      reg 290 { d391(bb 18 insn 174) }
;;      reg 291 { d392(bb 18 insn 175) }
;;   UD chains for insn luid 5 uid 177
;;      reg 292 { d393(bb 18 insn 176) }
;;   eq_note reg 290 { }
;;   UD chains for insn luid 6 uid 179
;;      reg 293 { d394(bb 18 insn 177) }
;;   UD chains for insn luid 7 uid 180
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 8 uid 181
;;      reg 294 { d395(bb 18 insn 180) }
;;   UD chains for insn luid 9 uid 182
;;      reg 294 { d395(bb 18 insn 180) }
;;      reg 295 { d396(bb 18 insn 181) }
;;   UD chains for insn luid 10 uid 183
;;      reg 296 { d397(bb 18 insn 182) }
;;   eq_note reg 294 { }
;;   UD chains for insn luid 11 uid 185
;;      reg 297 { d398(bb 18 insn 183) }
;;   UD chains for insn luid 17 uid 190
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 18 uid 191
;;      reg 17 { d115(bb 18 insn 190) }

( 19 22 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u221(6){ d34(bb 0 insn -1) }u222(7){ d35(bb 0 insn -1) }u223(16){ d68(bb 0 insn -1) }u224(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 244 297
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 89 90 96 109 162 298 299 300 301 302 303 304 305
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  gen 	 17 [flags] 21 [xmm0] 89 90 96 109 162 298 299 300 301 302 303 304 305
;; live  kill	 17 [flags]
;; rd  in  	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 110, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 304, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(15)
110, 172, 296, 297, 299, 305, 316, 399, 400, 401, 402, 403, 404, 405, 406
;; rd  kill	(21)
172, 173, 174, 175, 176, 177, 296, 297, 298, 299, 304, 305, 316, 399, 400, 401, 402, 403, 404, 405, 406
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; rd  out 	(108)
2, 4, 12, 17, 25, 33, 34, 35, 68, 110, 171, 172, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 196
;;      reg 109 { d305(bb 19 insn 217) d304(bb 22 insn 20) }
;;   UD chains for insn luid 1 uid 198
;;      reg 162 { d316(bb 19 insn 196) }
;;      reg 297 { d398(bb 18 insn 183) }
;;   UD chains for insn luid 2 uid 199
;;      reg 162 { d316(bb 19 insn 196) }
;;      reg 297 { d398(bb 18 insn 183) }
;;   UD chains for insn luid 3 uid 200
;;      reg 298 { d399(bb 19 insn 198) }
;;      reg 299 { d400(bb 19 insn 199) }
;;   UD chains for insn luid 4 uid 201
;;      reg 135 { d311(bb 22 insn 240) }
;;      reg 300 { d401(bb 19 insn 200) }
;;   UD chains for insn luid 5 uid 202
;;      reg 301 { d402(bb 19 insn 201) }
;;   UD chains for insn luid 6 uid 203
;;      reg 86 { d295(bb 22 insn 242) }
;;      reg 302 { d403(bb 19 insn 202) }
;;   UD chains for insn luid 7 uid 204
;;      reg 303 { d404(bb 19 insn 203) }
;;   UD chains for insn luid 8 uid 205
;;      reg 304 { d405(bb 19 insn 204) }
;;   UD chains for insn luid 9 uid 206
;;      reg 7 { d35(bb 0 insn -1) }
;;      reg 21 { d173(bb 19 insn 205) }
;;   UD chains for insn luid 10 uid 207
;;      reg 21 { d172(bb 19 insn 206) }
;;   UD chains for insn luid 11 uid 208
;;      reg 89 { d296(bb 19 insn 207) }
;;   UD chains for insn luid 12 uid 209
;;      reg 90 { d297(bb 19 insn 208) }
;;   UD chains for insn luid 13 uid 210
;;      reg 97 { d301(bb 20 insn 225) d300(bb 18 insn 21) }
;;      reg 116 { d307(bb 17 insn 19) d306(bb 2 insn 39) }
;;   UD chains for insn luid 14 uid 211
;;      reg 90 { d297(bb 19 insn 208) }
;;      reg 109 { d305(bb 19 insn 217) d304(bb 22 insn 20) }
;;      reg 305 { d406(bb 19 insn 210) }
;;   UD chains for insn luid 15 uid 212
;;      reg 90 { d297(bb 19 insn 208) }
;;      reg 96 { d299(bb 19 insn 212) d298(bb 18 insn 22) }
;;   UD chains for insn luid 17 uid 216
;;      reg 96 { d299(bb 19 insn 212) }
;;   UD chains for insn luid 18 uid 217
;;      reg 109 { d305(bb 19 insn 217) d304(bb 22 insn 20) }
;;   UD chains for insn luid 19 uid 219
;;      reg 109 { d305(bb 19 insn 217) }
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 20 uid 220
;;      reg 17 { d110(bb 19 insn 219) }

( 19 21 )->[20]->( 21 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u256(6){ d34(bb 0 insn -1) }u257(7){ d35(bb 0 insn -1) }u258(16){ d68(bb 0 insn -1) }u259(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 243
;; lr  def 	 17 [flags] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 17 [flags] 97
;; live  kill	 17 [flags]
;; rd  in  	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 107, 110, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(2)
108, 301
;; rd  kill	(2)
300, 301
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; rd  out 	(109)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 224
;;      reg 96 { d299(bb 19 insn 212) d298(bb 18 insn 22) }
;;   UD chains for insn luid 2 uid 225
;;      reg 97 { d301(bb 20 insn 225) d300(bb 18 insn 21) }
;;   UD chains for insn luid 3 uid 226
;;      reg 97 { d301(bb 20 insn 225) }
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 4 uid 227
;;      reg 17 { d108(bb 20 insn 226) }

( 18 20 )->[21]->( 22 20 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u265(6){ d34(bb 0 insn -1) }u266(7){ d35(bb 0 insn -1) }u267(16){ d68(bb 0 insn -1) }u268(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(1)
107
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; rd  out 	(110)
2, 4, 12, 17, 25, 33, 34, 35, 68, 107, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 231
;;      reg 96 { d299(bb 19 insn 212) d298(bb 18 insn 22) }
;;   UD chains for insn luid 2 uid 233
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 3 uid 234
;;      reg 17 { d107(bb 21 insn 233) }

( 21 )->[22]->( 19 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u272(6){ d34(bb 0 insn -1) }u273(7){ d35(bb 0 insn -1) }u274(16){ d68(bb 0 insn -1) }u275(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 245 293
;; lr  def 	 17 [flags] 86 105 109 135 306 307 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 86 105 109 135 306 307 308
;; live  kill	 17 [flags]
;; rd  in  	(110)
2, 4, 12, 17, 25, 33, 34, 35, 68, 107, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(7)
295, 303, 304, 311, 407, 408, 409
;; rd  kill	(8)
295, 303, 304, 305, 311, 407, 408, 409
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; rd  out 	(109)
2, 4, 12, 17, 25, 33, 34, 35, 68, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 304, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 236
;;      reg 97 { d301(bb 20 insn 225) d300(bb 18 insn 21) }
;;   UD chains for insn luid 1 uid 238
;;      reg 105 { d303(bb 22 insn 236) }
;;      reg 293 { d394(bb 18 insn 177) }
;;   UD chains for insn luid 2 uid 239
;;      reg 105 { d303(bb 22 insn 236) }
;;      reg 293 { d394(bb 18 insn 177) }
;;   UD chains for insn luid 3 uid 240
;;      reg 306 { d407(bb 22 insn 238) }
;;      reg 307 { d408(bb 22 insn 239) }
;;   UD chains for insn luid 4 uid 241
;;      reg 245 { d359(bb 2 insn 13) }
;;      reg 245 { d359(bb 2 insn 13) }
;;   UD chains for insn luid 5 uid 242
;;      reg 245 { d359(bb 2 insn 13) }
;;      reg 308 { d409(bb 22 insn 241) }

( 20 )->[23]->( 29 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u287(6){ d34(bb 0 insn -1) }u288(7){ d35(bb 0 insn -1) }u289(16){ d68(bb 0 insn -1) }u290(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96
;; lr  def 	 195 325
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; live  gen 	 195 325
;; live  kill	
;; rd  in  	(109)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(2)
338, 424
;; rd  kill	(3)
337, 338, 424
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; rd  out 	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 338, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 336
;;      reg 96 { d299(bb 19 insn 212) d298(bb 18 insn 22) }

( 24 36 )->[24]->( 24 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u292(6){ d34(bb 0 insn -1) }u293(7){ d35(bb 0 insn -1) }u294(16){ d68(bb 0 insn -1) }u295(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 177 179 190 325
;; lr  def 	 17 [flags] 166 177 309 310
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  gen 	 17 [flags] 166 177 309 310
;; live  kill	 17 [flags]
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 103, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 318, 319, 320, 321, 323, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(5)
103, 319, 324, 410, 411
;; rd  kill	(6)
318, 319, 323, 324, 410, 411
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 103, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 251
;;      reg 166 { d319(bb 24 insn 257) d318(bb 36 insn 23) }
;;      reg 190 { d336(bb 36 insn 335) }
;;   UD chains for insn luid 1 uid 252
;;      reg 309 { d410(bb 24 insn 251) }
;;      reg 325 { d424(bb 23 insn 336) }
;;   UD chains for insn luid 2 uid 253
;;      reg 166 { d319(bb 24 insn 257) d318(bb 36 insn 23) }
;;      reg 190 { d336(bb 36 insn 335) }
;;      reg 310 { d411(bb 24 insn 252) }
;;   UD chains for insn luid 4 uid 256
;;      reg 177 { d324(bb 24 insn 256) d323(bb 36 insn 24) }
;;   UD chains for insn luid 5 uid 257
;;      reg 166 { d319(bb 24 insn 257) d318(bb 36 insn 23) }
;;   UD chains for insn luid 6 uid 259
;;      reg 177 { d324(bb 24 insn 256) }
;;      reg 179 { d326(bb 35 insn 328) }
;;   UD chains for insn luid 7 uid 260
;;      reg 17 { d103(bb 24 insn 259) }

( 24 )->[25]->( 26 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u308(6){ d34(bb 0 insn -1) }u309(7){ d35(bb 0 insn -1) }u310(16){ d68(bb 0 insn -1) }u311(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 178 180 181
;; lr  def 	 17 [flags] 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244 325
;; live  gen 	 17 [flags] 181
;; live  kill	 17 [flags]
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 103, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(2)
101, 332
;; rd  kill	(5)
328, 329, 330, 331, 332
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; rd  out 	(138)
2, 4, 12, 17, 25, 33, 34, 35, 68, 101, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 262
;;      reg 180 { d327(bb 35 insn 329) }
;;      reg 181 { d329(bb 32 insn 314) d328(bb 34 insn 27) }
;;   UD chains for insn luid 1 uid 263
;;      reg 178 { d325(bb 35 insn 327) }
;;      reg 180 { d327(bb 35 insn 329) }
;;   UD chains for insn luid 2 uid 264
;;      reg 17 { d101(bb 25 insn 263) }

( 25 35 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u317(6){ d34(bb 0 insn -1) }u318(7){ d35(bb 0 insn -1) }u319(16){ d68(bb 0 insn -1) }u320(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164 181
;; lr  def 	 17 [flags] 206 311 312
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; live  gen 	 206 311 312
;; live  kill	 17 [flags]
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 83, 101, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(3)
342, 412, 413
;; rd  kill	(4)
341, 342, 412, 413
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 332, 333, 334, 335, 336, 337, 338, 339, 340, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 266
;;      reg 181 { d332(bb 25 insn 262) d329(bb 32 insn 314) d328(bb 34 insn 27) }
;;   UD chains for insn luid 1 uid 267
;;      reg 311 { d412(bb 26 insn 266) }
;;   UD chains for insn luid 2 uid 268
;;      reg 164 { d317(bb 30 insn 297) }
;;      reg 312 { d413(bb 26 insn 267) }

( 27 26 )->[27]->( 27 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u325(6){ d34(bb 0 insn -1) }u326(7){ d35(bb 0 insn -1) }u327(16){ d68(bb 0 insn -1) }u328(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 181 206 244
;; lr  def 	 17 [flags] 181 206 313 314
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  gen 	 17 [flags] 181 206 313 314
;; live  kill	 17 [flags]
;; rd  in  	(142)
2, 4, 12, 17, 25, 33, 34, 35, 68, 96, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(5)
96, 331, 341, 414, 415
;; rd  kill	(9)
328, 329, 330, 331, 332, 341, 342, 414, 415
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; rd  out 	(138)
2, 4, 12, 17, 25, 33, 34, 35, 68, 96, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 331, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 271
;;      reg 206 { d342(bb 26 insn 268) d341(bb 27 insn 277) }
;;   UD chains for insn luid 1 uid 272
;;      reg 96 { d299(bb 19 insn 212) d298(bb 18 insn 22) }
;;      reg 313 { d414(bb 27 insn 271) }
;;   UD chains for insn luid 2 uid 273
;;      reg 206 { d342(bb 26 insn 268) d341(bb 27 insn 277) }
;;      reg 314 { d415(bb 27 insn 272) }
;;   UD chains for insn luid 3 uid 274
;;      reg 181 { d332(bb 25 insn 262) d331(bb 27 insn 274) d329(bb 32 insn 314) d328(bb 34 insn 27) }
;;   UD chains for insn luid 4 uid 276
;;      reg 181 { d331(bb 27 insn 274) }
;;   UD chains for insn luid 5 uid 277
;;      reg 206 { d342(bb 26 insn 268) d341(bb 27 insn 277) }
;;   UD chains for insn luid 6 uid 279
;;      reg 181 { d331(bb 27 insn 274) }
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 7 uid 280
;;      reg 17 { d96(bb 27 insn 279) }

( 33 29 25 27 )->[28]->( 29 37 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u340(6){ d34(bb 0 insn -1) }u341(7){ d35(bb 0 insn -1) }u342(16){ d68(bb 0 insn -1) }u343(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 243
;; lr  def 	 17 [flags] 195
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags] 195
;; live  kill	 17 [flags]
;; rd  in  	(143)
2, 4, 12, 17, 25, 33, 34, 35, 68, 74, 93, 96, 101, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(2)
94, 337
;; rd  kill	(2)
337, 338
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 94, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 287
;;      reg 195 { d338(bb 23 insn 25) d337(bb 28 insn 287) }
;;   UD chains for insn luid 2 uid 288
;;      reg 195 { d337(bb 28 insn 287) }
;;      reg 243 { d357(bb 2 insn 11) }
;;   UD chains for insn luid 3 uid 289
;;      reg 17 { d94(bb 28 insn 288) }

( 28 23 )->[29]->( 30 28 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u348(6){ d34(bb 0 insn -1) }u349(7){ d35(bb 0 insn -1) }u350(16){ d68(bb 0 insn -1) }u351(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 94, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
93
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; rd  out 	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 93, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 294
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 2 uid 295
;;      reg 17 { d93(bb 29 insn 294) }

( 29 )->[30]->( 31 34 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u354(6){ d34(bb 0 insn -1) }u355(7){ d35(bb 0 insn -1) }u356(16){ d68(bb 0 insn -1) }u357(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 195 244
;; lr  def 	 17 [flags] 102 164 169 182 315 316 317 318
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags] 102 164 169 182 315 316 317 318
;; live  kill	 17 [flags]
;; rd  in  	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 93, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(9)
89, 302, 317, 320, 334, 416, 417, 418, 419
;; rd  kill	(9)
302, 317, 320, 333, 334, 416, 417, 418, 419
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 297
;;      reg 116 { d307(bb 17 insn 19) d306(bb 2 insn 39) }
;;      reg 195 { d338(bb 23 insn 25) d337(bb 28 insn 287) }
;;   UD chains for insn luid 1 uid 299
;;      reg 164 { d317(bb 30 insn 297) }
;;   UD chains for insn luid 2 uid 300
;;      reg 164 { d317(bb 30 insn 297) }
;;   UD chains for insn luid 3 uid 301
;;      reg 315 { d416(bb 30 insn 300) }
;;   UD chains for insn luid 4 uid 302
;;      reg 316 { d417(bb 30 insn 301) }
;;   UD chains for insn luid 5 uid 303
;;      reg 317 { d418(bb 30 insn 302) }
;;   UD chains for insn luid 6 uid 304
;;      reg 244 { d358(bb 2 insn 12) }
;;      reg 318 { d419(bb 30 insn 303) }
;;   UD chains for insn luid 7 uid 305
;;      reg 17 { d76(bb 30 insn 304) }
;;      reg 244 { d358(bb 2 insn 12) }
;;      reg 318 { d419(bb 30 insn 303) }
;;   UD chains for insn luid 8 uid 306
;;      reg 102 { d302(bb 30 insn 305) }
;;   UD chains for insn luid 9 uid 307
;;      reg 102 { d302(bb 30 insn 305) }
;;   UD chains for insn luid 10 uid 308
;;      reg 17 { d89(bb 30 insn 307) }

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u373(6){ d34(bb 0 insn -1) }u374(7){ d35(bb 0 insn -1) }u375(16){ d68(bb 0 insn -1) }u376(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; live  gen 	 181
;; live  kill	
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
330
;; rd  kill	(5)
328, 329, 330, 331, 332
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 330, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }

( 31 32 )->[32]->( 32 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u377(6){ d34(bb 0 insn -1) }u378(7){ d35(bb 0 insn -1) }u379(16){ d68(bb 0 insn -1) }u380(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 181 182
;; lr  def 	 17 [flags] 181 182 319 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  gen 	 17 [flags] 181 182 319 320
;; live  kill	 17 [flags]
;; rd  in  	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 86, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 330, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(5)
86, 329, 333, 420, 421
;; rd  kill	(9)
328, 329, 330, 331, 332, 333, 334, 420, 421
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 86, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 333, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 311
;;      reg 182 { d334(bb 30 insn 299) d333(bb 32 insn 317) }
;;   UD chains for insn luid 1 uid 312
;;      reg 96 { d299(bb 19 insn 212) d298(bb 18 insn 22) }
;;      reg 319 { d420(bb 32 insn 311) }
;;   UD chains for insn luid 2 uid 313
;;      reg 182 { d334(bb 30 insn 299) d333(bb 32 insn 317) }
;;      reg 320 { d421(bb 32 insn 312) }
;;   UD chains for insn luid 3 uid 314
;;      reg 181 { d330(bb 31 insn 26) d329(bb 32 insn 314) }
;;   UD chains for insn luid 4 uid 316
;;      reg 181 { d329(bb 32 insn 314) }
;;   UD chains for insn luid 5 uid 317
;;      reg 182 { d334(bb 30 insn 299) d333(bb 32 insn 317) }
;;   UD chains for insn luid 6 uid 319
;;      reg 102 { d302(bb 30 insn 305) }
;;      reg 181 { d329(bb 32 insn 314) }
;;   UD chains for insn luid 7 uid 320
;;      reg 17 { d86(bb 32 insn 319) }

( 32 )->[33]->( 35 28 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u392(6){ d34(bb 0 insn -1) }u393(7){ d35(bb 0 insn -1) }u394(16){ d68(bb 0 insn -1) }u395(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 86, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 333, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
74
;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 74, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 333, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 323
;;      reg 102 { d302(bb 30 insn 305) }
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 1 uid 324
;;      reg 17 { d74(bb 33 insn 323) }

( 30 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u399(6){ d34(bb 0 insn -1) }u400(7){ d35(bb 0 insn -1) }u401(16){ d68(bb 0 insn -1) }u402(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 195 243 244 325
;; live  gen 	 181
;; live  kill	
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
328
;; rd  kill	(5)
328, 329, 330, 331, 332
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }

( 34 33 )->[35]->( 36 26 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u403(6){ d34(bb 0 insn -1) }u404(7){ d35(bb 0 insn -1) }u405(16){ d68(bb 0 insn -1) }u406(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 244
;; lr  def 	 17 [flags] 178 179 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  gen 	 17 [flags] 178 179 180
;; live  kill	 17 [flags]
;; rd  in  	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 74, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(4)
83, 325, 326, 327
;; rd  kill	(3)
325, 326, 327
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 83, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 327
;;      reg 102 { d302(bb 30 insn 305) }
;;      reg 244 { d358(bb 2 insn 12) }
;;   UD chains for insn luid 1 uid 328
;;      reg 178 { d325(bb 35 insn 327) }
;;   UD chains for insn luid 2 uid 329
;;      reg 179 { d326(bb 35 insn 328) }
;;   UD chains for insn luid 3 uid 331
;;      reg 180 { d327(bb 35 insn 329) }
;;   UD chains for insn luid 4 uid 332
;;      reg 17 { d83(bb 35 insn 331) }

( 35 )->[36]->( 24 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u413(6){ d34(bb 0 insn -1) }u414(7){ d35(bb 0 insn -1) }u415(16){ d68(bb 0 insn -1) }u416(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164 169
;; lr  def 	 17 [flags] 166 177 190 321
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; live  gen 	 166 177 190 321
;; live  kill	 17 [flags]
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 83, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(4)
318, 323, 336, 422
;; rd  kill	(6)
318, 319, 323, 324, 336, 422
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; rd  out 	(138)
2, 4, 12, 17, 25, 33, 34, 35, 68, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 318, 320, 321, 323, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 334
;;      reg 169 { d320(bb 30 insn 306) }
;;   UD chains for insn luid 1 uid 335
;;      reg 164 { d317(bb 30 insn 297) }
;;      reg 321 { d422(bb 36 insn 334) }

( 28 18 )->[37]->( 1 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u420(6){ d34(bb 0 insn -1) }u421(7){ d35(bb 0 insn -1) }u422(16){ d68(bb 0 insn -1) }u423(20){ d171(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 94, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
0
;; rd  kill	(7)
0, 1, 2, 3, 4, 5, 6
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(140)
0, 12, 17, 25, 33, 34, 35, 68, 94, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d68(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 346
;;      reg 116 { d307(bb 17 insn 19) d306(bb 2 insn 39) }
;;   UD chains for insn luid 1 uid 349
;;      reg 0 { d0(bb 37 insn 346) }

( 37 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u426(0){ d0(bb 37 insn 346) }u427(6){ d34(bb 0 insn -1) }u428(7){ d35(bb 0 insn -1) }u429(20){ d171(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(140)
0, 12, 17, 25, 33, 34, 35, 68, 94, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(140)
0, 12, 17, 25, 33, 34, 35, 68, 94, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 37 insn 346) }
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 20 { d171(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 58 to worklist
  Adding insn 62 to worklist
  Adding insn 60 to worklist
  Adding insn 74 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 87 to worklist
  Adding insn 125 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 113 to worklist
  Adding insn 129 to worklist
  Adding insn 150 to worklist
  Adding insn 145 to worklist
  Adding insn 142 to worklist
  Adding insn 158 to worklist
  Adding insn 169 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 179 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 220 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 211 to worklist
  Adding insn 209 to worklist
  Adding insn 206 to worklist
  Adding insn 227 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 234 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 247 to worklist
  Adding insn 260 to worklist
  Adding insn 255 to worklist
  Adding insn 253 to worklist
  Adding insn 264 to worklist
  Adding insn 280 to worklist
  Adding insn 276 to worklist
  Adding insn 273 to worklist
  Adding insn 289 to worklist
  Adding insn 286 to worklist
  Adding insn 295 to worklist
  Adding insn 292 to worklist
  Adding insn 308 to worklist
  Adding insn 320 to worklist
  Adding insn 316 to worklist
  Adding insn 313 to worklist
  Adding insn 324 to worklist
  Adding insn 332 to worklist
  Adding insn 349 to worklist
Finished finding needed instructions:
  Adding insn 346 to worklist
Processing use of (reg 116 [ g ]) in insn 346:
  Adding insn 19 to worklist
  Adding insn 39 to worklist
Processing use of (reg 0 ax) in insn 39:
Processing use of (reg 0 ax) in insn 349:
Processing use of (reg 17 flags) in insn 332:
  Adding insn 331 to worklist
Processing use of (reg 180 [ ratio_mult_vf.1053 ]) in insn 331:
  Adding insn 329 to worklist
Processing use of (reg 179 [ bnd.1052 ]) in insn 329:
  Adding insn 328 to worklist
Processing use of (reg 178 [ niters.1051 ]) in insn 328:
  Adding insn 327 to worklist
Processing use of (reg 102 [ prolog_loop_niters.1047 ]) in insn 327:
  Adding insn 305 to worklist
Processing use of (reg 244 [ m ]) in insn 327:
  Adding insn 12 to worklist
Processing use of (reg 4 si) in insn 12:
Processing use of (reg 17 flags) in insn 305:
  Adding insn 304 to worklist
Processing use of (reg 244 [ m ]) in insn 305:
Processing use of (reg 318) in insn 305:
  Adding insn 303 to worklist
Processing use of (subreg (reg 317) 0) in insn 303:
  Adding insn 302 to worklist
Processing use of (reg 316) in insn 302:
  Adding insn 301 to worklist
Processing use of (reg 315) in insn 301:
  Adding insn 300 to worklist
Processing use of (reg 164 [ pretmp.1033 ]) in insn 300:
  Adding insn 297 to worklist
Processing use of (reg 116 [ g ]) in insn 297:
Processing use of (reg 195 [ ivtmp.1132 ]) in insn 297:
  Adding insn 25 to worklist
  Adding insn 287 to worklist
Processing use of (reg 195 [ ivtmp.1132 ]) in insn 287:
Processing use of (reg 244 [ m ]) in insn 304:
Processing use of (reg 318) in insn 304:
Processing use of (reg 17 flags) in insn 324:
  Adding insn 323 to worklist
Processing use of (reg 102 [ prolog_loop_niters.1047 ]) in insn 323:
Processing use of (reg 244 [ m ]) in insn 323:
Processing use of (reg 182 [ ivtmp.1121 ]) in insn 313:
  Adding insn 299 to worklist
  Adding insn 317 to worklist
Processing use of (reg 320) in insn 313:
  Adding insn 312 to worklist
Processing use of (reg 96 [ sum ]) in insn 312:
  Adding insn 212 to worklist
  Adding insn 22 to worklist
Processing use of (reg 319 [ MEM[base: D.9126_89, offset: 0B] ]) in insn 312:
  Adding insn 311 to worklist
Processing use of (reg 182 [ ivtmp.1121 ]) in insn 311:
Processing use of (reg 90 [ tmp ]) in insn 212:
  Adding insn 208 to worklist
Processing use of (reg 96 [ sum ]) in insn 212:
Processing use of (reg 89 [ D.6886 ]) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 21 xmm0) in insn 207:
Processing use of (reg 182 [ ivtmp.1121 ]) in insn 317:
Processing use of (reg 164 [ pretmp.1033 ]) in insn 299:
Processing use of (reg 17 flags) in insn 320:
  Adding insn 319 to worklist
Processing use of (reg 102 [ prolog_loop_niters.1047 ]) in insn 319:
Processing use of (reg 181 [ x ]) in insn 319:
  Adding insn 314 to worklist
Processing use of (reg 181 [ x ]) in insn 314:
  Adding insn 26 to worklist
Processing use of (reg 17 flags) in insn 308:
  Adding insn 307 to worklist
Processing use of (reg 102 [ prolog_loop_niters.1047 ]) in insn 307:
Processing use of (reg 17 flags) in insn 295:
  Adding insn 294 to worklist
Processing use of (reg 244 [ m ]) in insn 294:
Processing use of (reg 17 flags) in insn 289:
  Adding insn 288 to worklist
Processing use of (subreg (reg 195 [ ivtmp.1132 ]) 0) in insn 288:
Processing use of (reg 243 [ n ]) in insn 288:
  Adding insn 11 to worklist
Processing use of (reg 5 di) in insn 11:
Processing use of (reg 206 [ ivtmp.1116 ]) in insn 273:
  Adding insn 268 to worklist
  Adding insn 277 to worklist
Processing use of (reg 314) in insn 273:
  Adding insn 272 to worklist
Processing use of (reg 96 [ sum ]) in insn 272:
Processing use of (reg 313 [ MEM[base: D.9119_238, offset: 0B] ]) in insn 272:
  Adding insn 271 to worklist
Processing use of (reg 206 [ ivtmp.1116 ]) in insn 271:
Processing use of (reg 206 [ ivtmp.1116 ]) in insn 277:
Processing use of (reg 164 [ pretmp.1033 ]) in insn 268:
Processing use of (reg 312) in insn 268:
  Adding insn 267 to worklist
Processing use of (reg 311 [ x ]) in insn 267:
  Adding insn 266 to worklist
Processing use of (reg 181 [ x ]) in insn 266:
  Adding insn 262 to worklist
  Adding insn 27 to worklist
Processing use of (reg 180 [ ratio_mult_vf.1053 ]) in insn 262:
Processing use of (reg 181 [ x ]) in insn 262:
Processing use of (reg 17 flags) in insn 280:
  Adding insn 279 to worklist
Processing use of (reg 181 [ x ]) in insn 279:
  Adding insn 274 to worklist
Processing use of (reg 244 [ m ]) in insn 279:
Processing use of (reg 181 [ x ]) in insn 274:
Processing use of (reg 17 flags) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 178 [ niters.1051 ]) in insn 263:
Processing use of (reg 180 [ ratio_mult_vf.1053 ]) in insn 263:
Processing use of (reg 166 [ ivtmp.1126 ]) in insn 253:
  Adding insn 257 to worklist
  Adding insn 23 to worklist
Processing use of (reg 190 [ vect_p.1058 ]) in insn 253:
  Adding insn 335 to worklist
Processing use of (reg 310) in insn 253:
  Adding insn 252 to worklist
Processing use of (reg 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ]) in insn 252:
  Adding insn 251 to worklist
Processing use of (reg 325 [ vect_cst_.1061 ]) in insn 252:
  Adding insn 336 to worklist
Processing use of (reg 96 [ sum ]) in insn 336:
Processing use of (reg 166 [ ivtmp.1126 ]) in insn 251:
Processing use of (reg 190 [ vect_p.1058 ]) in insn 251:
Processing use of (reg 164 [ pretmp.1033 ]) in insn 335:
Processing use of (reg 321) in insn 335:
  Adding insn 334 to worklist
Processing use of (reg 169 [ prolog_loop_niters.1048 ]) in insn 334:
  Adding insn 306 to worklist
Processing use of (reg 102 [ prolog_loop_niters.1047 ]) in insn 306:
Processing use of (reg 166 [ ivtmp.1126 ]) in insn 257:
Processing use of (reg 17 flags) in insn 260:
  Adding insn 259 to worklist
Processing use of (reg 177 [ ivtmp.1123 ]) in insn 259:
  Adding insn 256 to worklist
Processing use of (reg 179 [ bnd.1052 ]) in insn 259:
Processing use of (reg 177 [ ivtmp.1123 ]) in insn 256:
  Adding insn 24 to worklist
Processing use of (reg 17 flags) in insn 234:
  Adding insn 233 to worklist
Processing use of (reg 244 [ m ]) in insn 233:
Processing use of (reg 17 flags) in insn 227:
  Adding insn 226 to worklist
Processing use of (subreg (reg 97 [ ivtmp.1144 ]) 0) in insn 226:
  Adding insn 225 to worklist
Processing use of (reg 243 [ n ]) in insn 226:
Processing use of (reg 97 [ ivtmp.1144 ]) in insn 225:
  Adding insn 21 to worklist
Processing use of (reg 7 sp) in insn 206:
Processing use of (reg 21 xmm0) in insn 206:
  Adding insn 205 to worklist
Processing use of (reg 304) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 303) in insn 204:
  Adding insn 203 to worklist
Processing use of (reg 86 [ D.6883 ]) in insn 203:
  Adding insn 242 to worklist
Processing use of (reg 302) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 301) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 135 [ pretmp.1020 ]) in insn 201:
  Adding insn 240 to worklist
Processing use of (reg 300) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 298) in insn 200:
  Adding insn 198 to worklist
Processing use of (reg 299) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 162 [ D.9148 ]) in insn 199:
  Adding insn 196 to worklist
Processing use of (reg 297) in insn 199:
  Adding insn 183 to worklist
Processing use of (reg 296) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 294) in insn 182:
  Adding insn 180 to worklist
Processing use of (reg 295) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 294) in insn 181:
Processing use of (reg 244 [ m ]) in insn 180:
Processing use of (subreg (reg 109 [ ivtmp.1137 ]) 0) in insn 196:
  Adding insn 217 to worklist
  Adding insn 20 to worklist
Processing use of (reg 109 [ ivtmp.1137 ]) in insn 217:
Processing use of (reg 162 [ D.9148 ]) in insn 198:
Processing use of (reg 297) in insn 198:
Processing use of (reg 306) in insn 240:
  Adding insn 238 to worklist
Processing use of (reg 307) in insn 240:
  Adding insn 239 to worklist
Processing use of (reg 105 [ D.9168 ]) in insn 239:
  Adding insn 236 to worklist
Processing use of (reg 293) in insn 239:
  Adding insn 177 to worklist
Processing use of (reg 292) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 290) in insn 176:
  Adding insn 174 to worklist
Processing use of (reg 291) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 290) in insn 175:
Processing use of (reg 243 [ n ]) in insn 174:
Processing use of (subreg (reg 97 [ ivtmp.1144 ]) 0) in insn 236:
Processing use of (reg 105 [ D.9168 ]) in insn 238:
Processing use of (reg 293) in insn 238:
Processing use of (reg 245 [ sigma ]) in insn 242:
  Adding insn 13 to worklist
Processing use of (reg 308) in insn 242:
  Adding insn 241 to worklist
Processing use of (reg 245 [ sigma ]) in insn 241:
Processing use of (reg 245 [ sigma ]) in insn 241:
Processing use of (reg 21 xmm0) in insn 13:
Processing use of (reg 90 [ tmp ]) in insn 211:
Processing use of (reg 109 [ ivtmp.1137 ]) in insn 211:
Processing use of (reg 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ]) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 97 [ ivtmp.1144 ]) in insn 210:
Processing use of (reg 116 [ g ]) in insn 210:
Processing use of (reg 17 flags) in insn 220:
  Adding insn 219 to worklist
Processing use of (subreg (reg 109 [ ivtmp.1137 ]) 0) in insn 219:
Processing use of (reg 244 [ m ]) in insn 219:
Processing use of (reg 17 flags) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 243 [ n ]) in insn 190:
Processing use of (reg 7 sp) in insn 169:
Processing use of (reg 0 ax) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 1 dx) in insn 169:
  Adding insn 165 to worklist
Processing use of (reg 4 si) in insn 169:
  Adding insn 166 to worklist
Processing use of (reg 5 di) in insn 169:
  Adding insn 167 to worklist
Processing use of (reg 116 [ g ]) in insn 158:
Processing use of (reg 120 [ heap ]) in insn 158:
  Adding insn 48 to worklist
Processing use of (reg 289 [ n ]) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 243 [ n ]) in insn 157:
Processing use of (reg 0 ax) in insn 48:
Processing use of (reg 148 [ ivtmp.1103 ]) in insn 142:
  Adding insn 140 to worklist
  Adding insn 147 to worklist
Processing use of (reg 176 [ ivtmp.1101 ]) in insn 142:
  Adding insn 137 to worklist
  Adding insn 146 to worklist
Processing use of (reg 176 [ ivtmp.1101 ]) in insn 146:
Processing use of (reg 186 [ D.9091 ]) in insn 146:
  Adding insn 133 to worklist
Processing use of (reg 283) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 244 [ m ]) in insn 132:
Processing use of (reg 120 [ heap ]) in insn 137:
Processing use of (reg 286) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 285) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 284) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 217 [ i ]) in insn 134:
  Adding insn 15 to worklist
  Adding insn 16 to worklist
  Adding insn 127 to worklist
Processing use of (reg 244 [ m ]) in insn 134:
Processing use of (reg 216 [ ratio_mult_vf.1077 ]) in insn 127:
  Adding insn 85 to worklist
Processing use of (reg 217 [ i ]) in insn 127:
Processing use of (reg 215 [ bnd.1076 ]) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 214 [ niters.1075 ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 204 [ prolog_loop_niters.1071 ]) in insn 83:
  Adding insn 71 to worklist
Processing use of (reg 243 [ n ]) in insn 83:
Processing use of (reg 17 flags) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 243 [ n ]) in insn 71:
Processing use of (reg 261) in insn 71:
  Adding insn 69 to worklist
Processing use of (subreg (reg 260) 0) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 259) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 258) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 116 [ g ]) in insn 66:
Processing use of (reg 243 [ n ]) in insn 70:
Processing use of (reg 261) in insn 70:
Processing use of (reg 148 [ ivtmp.1103 ]) in insn 147:
Processing use of (reg 116 [ g ]) in insn 140:
Processing use of (reg 288) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 287 [ i ]) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 217 [ i ]) in insn 138:
Processing use of (reg 17 flags) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 217 [ i ]) in insn 149:
  Adding insn 143 to worklist
Processing use of (reg 243 [ n ]) in insn 149:
Processing use of (reg 217 [ i ]) in insn 143:
Processing use of (reg 17 flags) in insn 129:
  Adding insn 128 to worklist
Processing use of (reg 214 [ niters.1075 ]) in insn 128:
Processing use of (reg 216 [ ratio_mult_vf.1077 ]) in insn 128:
Processing use of (reg 149 [ ivtmp.1153 ]) in insn 113:
  Adding insn 102 to worklist
  Adding insn 122 to worklist
Processing use of (reg 277) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 233 [ vect_cst_.1089 ]) in insn 112:
  Adding insn 99 to worklist
Processing use of (reg 273) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 230 [ vect_var_.1085 ]) in insn 111:
  Adding insn 107 to worklist
Processing use of (reg 276) in insn 111:
  Adding insn 110 to worklist
Processing use of (reg 230 [ vect_var_.1085 ]) in insn 110:
Processing use of (reg 326) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 271) in insn 107:
  Adding insn 105 to worklist
Processing use of (reg 324) in insn 107:
  Adding insn 96 to worklist
Processing use of (reg 225 [ vect_vec_iv_.1082 ]) in insn 105:
  Adding insn 17 to worklist
  Adding insn 94 to worklist
Processing use of (reg 228 [ vect_cst_.1084 ]) in insn 105:
  Adding insn 97 to worklist
Processing use of (reg 244 [ m ]) in insn 97:
Processing use of (reg 266) in insn 94:
  Adding insn 92 to worklist
Processing use of (reg 267) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 217 [ i ]) in insn 93:
Processing use of (reg 263) in insn 93:
  Adding insn 89 to worklist
Processing use of (reg 217 [ i ]) in insn 89:
Processing use of (reg 264) in insn 92:
  Adding insn 90 to worklist
Processing use of (reg 265) in insn 92:
  Adding insn 91 to worklist
Processing use of (reg 217 [ i ]) in insn 91:
Processing use of (reg 217 [ i ]) in insn 90:
Processing use of (reg 227 [ vect_vec_iv_.1082 ]) in insn 17:
  Adding insn 104 to worklist
Processing use of (reg 225 [ vect_vec_iv_.1082 ]) in insn 104:
Processing use of (reg 226 [ vect_cst_.1081 ]) in insn 104:
  Adding insn 374 to worklist
Processing use of (reg 324) in insn 374:
Processing use of (reg 120 [ heap ]) in insn 99:
Processing use of (reg 149 [ ivtmp.1153 ]) in insn 122:
Processing use of (reg 116 [ g ]) in insn 102:
Processing use of (reg 270) in insn 102:
  Adding insn 101 to worklist
Processing use of (reg 205 [ prolog_loop_niters.1072 ]) in insn 101:
  Adding insn 72 to worklist
Processing use of (reg 204 [ prolog_loop_niters.1071 ]) in insn 72:
Processing use of (reg 149 [ ivtmp.1153 ]) in insn 118:
Processing use of (reg 282) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 233 [ vect_cst_.1089 ]) in insn 117:
Processing use of (reg 278) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 230 [ vect_var_.1085 ]) in insn 116:
Processing use of (reg 276) in insn 116:
Processing use of (reg 17 flags) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 124 [ ivtmp.1151 ]) in insn 124:
  Adding insn 121 to worklist
Processing use of (reg 215 [ bnd.1076 ]) in insn 124:
Processing use of (reg 124 [ ivtmp.1151 ]) in insn 121:
  Adding insn 18 to worklist
Processing use of (reg 17 flags) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 216 [ ratio_mult_vf.1077 ]) in insn 86:
Processing use of (reg 116 [ g ]) in insn 76:
Processing use of (reg 120 [ heap ]) in insn 76:
Processing use of (reg 17 flags) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 204 [ prolog_loop_niters.1071 ]) in insn 79:
Processing use of (reg 243 [ n ]) in insn 79:
Processing use of (reg 17 flags) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 204 [ prolog_loop_niters.1071 ]) in insn 73:
Processing use of (reg 17 flags) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 243 [ n ]) in insn 61:
Processing use of (reg 17 flags) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 257) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 17 flags) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 116 [ g ]) in insn 55:
Processing use of (reg 7 sp) in insn 38:
Processing use of (reg 4 si) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 5 di) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 248) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 247) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 246) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 243 [ n ]) in insn 33:
Processing use of (reg 7 sp) in insn 47:
Processing use of (reg 4 si) in insn 47:
  Adding insn 45 to worklist
Processing use of (reg 5 di) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 252) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 251) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 250) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 243 [ n ]) in insn 42:
Processing use of (reg 244 [ m ]) in insn 42:
Processing use of (reg 17 flags) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 255) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 17 flags) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 120 [ heap ]) in insn 51:


izp_gaussianMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={7d,5u} r1={6d,1u} r2={5d} r4={8d,4u} r5={8d,4u} r6={1d,37u} r7={1d,41u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,36u} r17={94d,26u} r18={4d} r19={4d} r20={1d,37u} r21={6d,3u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r86={1d,1u} r89={1d,1u} r90={1d,3u} r96={2d,7u} r97={2d,4u} r102={1d,5u} r105={1d,2u} r109={2d,4u} r116={2d,10u} r120={1d,6u} r124={2d,2u} r135={1d,1u} r148={2d,2u} r149={2d,3u} r162={1d,2u} r164={1d,4u} r166={2d,3u} r169={1d,1u} r176={2d,2u} r177={2d,2u} r178={1d,2u} r179={1d,2u} r180={1d,3u} r181={5d,8u} r182={2d,3u} r186={1d,1u} r190={1d,2u} r195={2d,3u} r204={1d,4u} r205={1d,1u} r206={2d,3u} r214={1d,2u} r215={1d,2u} r216={1d,3u} r217={4d,10u} r225={2d,2u,1e} r226={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,3u,1e} r233={1d,2u} r243={1d,14u} r244={1d,14u} r245={1d,3u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,2u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r270={1d,1u} r271={1d,1u,1e} r273={1d,1u} r276={1d,2u} r277={1d,1u} r278={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,2u,1e} r291={1d,1u} r292={1d,1u} r293={1d,3u} r294={1d,2u,1e} r295={1d,1u} r296={1d,1u} r297={1d,3u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,2u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r324={1d,2u} r325={1d,1u} r326={1d,1u} 
;;    total ref usage 856{426d,425u,5e} in 234{230 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	17
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 163, 164, 165, 166, 167, 168, 169, 170, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294
0[0,7] 1[7,6] 2[13,5] 4[18,8] 5[26,8] 6[34,1] 7[35,1] 8[36,4] 9[40,4] 10[44,4] 11[48,4] 12[52,4] 13[56,4] 14[60,4] 15[64,4] 16[68,1] 17[69,94] 18[163,4] 19[167,4] 20[171,1] 21[172,6] 22[178,5] 23[183,5] 24[188,5] 25[193,5] 26[198,5] 27[203,5] 28[208,5] 29[213,4] 30[217,4] 31[221,4] 32[225,4] 33[229,4] 34[233,4] 35[237,4] 36[241,4] 37[245,5] 38[250,5] 39[255,4] 40[259,4] 45[263,4] 46[267,4] 47[271,4] 48[275,4] 49[279,4] 50[283,4] 51[287,4] 52[291,4] 86[295,1] 89[296,1] 90[297,1] 96[298,2] 97[300,2] 102[302,1] 105[303,1] 109[304,2] 116[306,2] 120[308,1] 124[309,2] 135[311,1] 148[312,2] 149[314,2] 162[316,1] 164[317,1] 166[318,2] 169[320,1] 176[321,2] 177[323,2] 178[325,1] 179[326,1] 180[327,1] 181[328,5] 182[333,2] 186[335,1] 190[336,1] 195[337,2] 204[339,1] 205[340,1] 206[341,2] 214[343,1] 215[344,1] 216[345,1] 217[346,4] 225[350,2] 226[352,1] 227[353,1] 228[354,1] 230[355,1] 233[356,1] 243[357,1] 244[358,1] 245[359,1] 246[360,1] 247[361,1] 248[362,1] 250[363,1] 251[364,1] 252[365,1] 255[366,1] 257[367,1] 258[368,1] 259[369,1] 260[370,1] 261[371,1] 263[372,1] 264[373,1] 265[374,1] 266[375,1] 267[376,1] 270[377,1] 271[378,1] 273[379,1] 276[380,1] 277[381,1] 278[382,1] 282[383,1] 283[384,1] 284[385,1] 285[386,1] 286[387,1] 287[388,1] 288[389,1] 289[390,1] 290[391,1] 291[392,1] 292[393,1] 293[394,1] 294[395,1] 295[396,1] 296[397,1] 297[398,1] 298[399,1] 299[400,1] 300[401,1] 301[402,1] 302[403,1] 303[404,1] 304[405,1] 305[406,1] 306[407,1] 307[408,1] 308[409,1] 309[410,1] 310[411,1] 311[412,1] 312[413,1] 313[414,1] 314[415,1] 315[416,1] 316[417,1] 317[418,1] 318[419,1] 319[420,1] 320[421,1] 321[422,1] 324[423,1] 325[424,1] 326[425,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116 120 243 244 245 246 247 248 250 251 252 255
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 116 120 243 244 245 246 247 248 250 251 252 255
;; live  kill	 17 [flags]
;; rd  in  	(19)
6, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254
;; rd  gen 	(14)
4, 155, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366
;; rd  kill	(20)
0, 1, 2, 3, 4, 5, 6, 306, 307, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 28 0 11 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 11 28 12 2 (set (reg/v:SI 243 [ n ])
        (reg:SI 5 di [ n ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ n ])
        (nil)))

(insn 12 11 13 2 (set (reg/v:SI 244 [ m ])
        (reg:SI 4 si [ m ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ m ])
        (nil)))

(insn 13 12 14 2 (set (reg/v:SF 245 [ sigma ])
        (reg:SF 21 xmm0 [ sigma ])) ../src/izp-gaussian.c:598 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 21 xmm0 [ sigma ])
        (nil)))

(note 14 13 30 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 30 14 31 2 (var_location:SI width (reg/v:SI 244 [ m ])) -1
     (nil))

(debug_insn 31 30 32 2 (var_location:SI height (reg/v:SI 243 [ n ])) -1
     (nil))

(debug_insn 32 31 33 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 33 32 34 2 (parallel [
            (set (reg:SI 246)
                (plus:SI (reg/v:SI 243 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 34 33 35 2 (set (reg:DI 247)
        (sign_extend:DI (reg:SI 246))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))

(insn 35 34 36 2 (parallel [
            (set (reg:DI 248)
                (ashift:DI (reg:DI 247)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 247)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 36 35 37 2 (set (reg:DI 4 si)
        (reg:DI 248)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 248)
        (nil)))

(insn 37 36 38 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 38 37 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 39 38 41 2 (set (reg/v/f:DI 116 [ g ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 249)
            (nil))))

(debug_insn 41 39 42 2 (var_location:DI idx (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 42 41 43 2 (parallel [
            (set (reg:SI 250)
                (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 243 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 43 42 44 2 (parallel [
            (set (reg:SI 251)
                (ashift:SI (reg:SI 250)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 44 43 45 2 (set (reg:DI 252)
        (sign_extend:DI (reg:SI 251))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 251)
        (nil)))

(insn 45 44 46 2 (set (reg:DI 4 si)
        (reg:DI 252)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 252)
        (nil)))

(insn 46 45 47 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 47 46 48 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 48 47 50 2 (set (reg/v/f:DI 120 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 253)
            (nil))))

(debug_insn 50 48 51 2 (var_location:DI heap (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 51 50 52 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 120 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 52 51 53 2 (set (reg:QI 255)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 53 52 54 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 255)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 255)
        (nil)))

(jump_insn 54 53 371 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 161)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; rd  out 	(32)
4, 12, 17, 25, 33, 34, 35, 68, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 17 [flags] 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 257
;; live  kill	
;; rd  in  	(32)
4, 12, 17, 25, 33, 34, 35, 68, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366
;; rd  gen 	(2)
153, 367
;; rd  kill	(1)
367

;; Pred edge  2 [95.7%]  (fallthru)
(note 371 54 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 55 371 56 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 116 [ g ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 56 55 57 3 (set (reg:QI 257)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 57 56 58 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 257)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 257)
        (nil)))

(jump_insn 58 57 59 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
            (nil)))
 -> 161)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; rd  out 	(33)
4, 12, 17, 25, 33, 34, 35, 68, 153, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
4, 12, 17, 25, 33, 34, 35, 68, 153, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;; rd  gen 	(1)
152
;; rd  kill	(0)


;; Pred edge  3 [95.7%]  (fallthru)
(note 59 58 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 60 59 61 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 61 60 62 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 243 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 62 61 63 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 155)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 155)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; rd  out 	(33)
4, 12, 17, 25, 33, 34, 35, 68, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243
;; lr  def 	 17 [flags] 204 205 258 259 260 261
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 204 205 258 259 260 261
;; live  kill	 17 [flags]
;; rd  in  	(33)
4, 12, 17, 25, 33, 34, 35, 68, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;; rd  gen 	(7)
148, 339, 340, 368, 369, 370, 371
;; rd  kill	(6)
339, 340, 368, 369, 370, 371

;; Pred edge  4 [91.0%]  (fallthru)
(note 63 62 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 66 63 67 5 (parallel [
            (set (reg:DI 258)
                (and:DI (reg/v/f:DI 116 [ g ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 67 66 68 5 (parallel [
            (set (reg:DI 259)
                (lshiftrt:DI (reg:DI 258)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 258)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 68 67 69 5 (parallel [
            (set (reg:DI 260)
                (neg:DI (reg:DI 259)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 448 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 259)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 69 68 70 5 (parallel [
            (set (reg:SI 261)
                (and:SI (subreg:SI (reg:DI 260) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:DI 260)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 70 69 71 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 261)
            (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:598 6 {*cmpsi_1}
     (nil))

(insn 71 70 72 5 (set (reg:SI 204 [ prolog_loop_niters.1071 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 261)
            (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:598 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 72 71 73 5 (set (reg:DI 205 [ prolog_loop_niters.1072 ])
        (zero_extend:DI (reg:SI 204 [ prolog_loop_niters.1071 ]))) ../src/izp-gaussian.c:598 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 73 72 74 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 204 [ prolog_loop_niters.1071 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:598 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 74 73 75 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 355)
            (pc))) ../src/izp-gaussian.c:598 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 355)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; rd  out 	(39)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u62(6){ }u63(7){ }u64(16){ }u65(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 243
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(39)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(1)
78
;; rd  kill	(0)


;; Pred edge  5 [100.0%]  (fallthru)
(note 75 74 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 6 (set (mem/f:DI (reg/v/f:DI 116 [ g ]) [2 MEM[base: D.9109_87, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 78 76 79 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 79 78 80 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 243 [ n ])
            (reg:SI 204 [ prolog_loop_niters.1071 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 80 79 351 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 155)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 155)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; rd  out 	(39)
4, 12, 17, 25, 33, 34, 35, 68, 78, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(6){ }u72(7){ }u73(16){ }u74(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 217
;; live  kill	
;; rd  in  	(39)
4, 12, 17, 25, 33, 34, 35, 68, 78, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(1)
349
;; rd  kill	(4)
346, 347, 348, 349

;; Pred edge  6 [100.0%]  (fallthru)
(note 351 80 15 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 15 351 355 7 (set (reg/v:SI 217 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; rd  out 	(40)
4, 12, 17, 25, 33, 34, 35, 68, 78, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 243 244 245
;; live  gen 	 217
;; live  kill	
;; rd  in  	(39)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(1)
348
;; rd  kill	(4)
346, 347, 348, 349

;; Pred edge  5
(code_label 355 15 354 8 125 "" [1 uses])

(note 354 355 16 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 16 354 81 8 (set (reg/v:SI 217 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; rd  out 	(40)
4, 12, 17, 25, 33, 34, 35, 68, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 348, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u79(6){ }u80(7){ }u81(16){ }u82(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204 243
;; lr  def 	 17 [flags] 214 215 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 204 205 217 243 244 245
;; live  gen 	 17 [flags] 214 215 216
;; live  kill	 17 [flags]
;; rd  in  	(42)
4, 12, 17, 25, 33, 34, 35, 68, 78, 148, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 348, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(4)
145, 343, 344, 345
;; rd  kill	(3)
343, 344, 345

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 81 16 82 9 104 "" [0 uses])

(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 9 (parallel [
            (set (reg:SI 214 [ niters.1075 ])
                (minus:SI (reg/v:SI 243 [ n ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 204 [ prolog_loop_niters.1071 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 84 83 85 9 (parallel [
            (set (reg:SI 215 [ bnd.1076 ])
                (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 85 84 86 9 (parallel [
            (set (reg:SI 216 [ ratio_mult_vf.1077 ])
                (ashift:SI (reg:SI 215 [ bnd.1076 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 86 85 87 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 216 [ ratio_mult_vf.1077 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 87 86 88 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 130)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; rd  out 	(44)
4, 12, 17, 25, 33, 34, 35, 68, 145, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 343, 344, 345, 348, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 217 244
;; lr  def 	 17 [flags] 124 149 225 226 228 233 263 264 265 266 267 270 324 326
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  gen 	 124 149 225 226 228 233 263 264 265 266 267 270 324 326
;; live  kill	 17 [flags]
;; rd  in  	(44)
4, 12, 17, 25, 33, 34, 35, 68, 145, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 339, 340, 343, 344, 345, 348, 349, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371
;; rd  gen 	(14)
310, 315, 350, 352, 354, 356, 372, 373, 374, 375, 376, 377, 423, 425
;; rd  kill	(17)
309, 310, 314, 315, 350, 351, 352, 354, 356, 372, 373, 374, 375, 376, 377, 423, 425

;; Pred edge  9 [100.0%]  (fallthru)
(note 88 87 89 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 10 (parallel [
            (set (reg:SI 263)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 90 89 91 10 (parallel [
            (set (reg:SI 264)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 91 90 92 10 (parallel [
            (set (reg:SI 265)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 92 91 93 10 (set (reg:V2SI 266)
        (vec_concat:V2SI (reg:SI 264)
            (reg:SI 265))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 265)
        (expr_list:REG_DEAD (reg:SI 264)
            (nil))))

(insn 93 92 94 10 (set (reg:V2SI 267)
        (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (reg:SI 263))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (expr_list:REG_DEAD (reg:SI 263)
        (nil)))

(insn 94 93 96 10 (set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (vec_concat:V4SI (reg:V2SI 267)
            (reg:V2SI 266))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (expr_list:REG_DEAD (reg:V2SI 267)
        (expr_list:REG_DEAD (reg:V2SI 266)
            (nil))))

(insn 96 94 374 10 (set (reg:V4SI 324)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 374 96 97 10 (set (reg:V4SI 226 [ vect_cst_.1081 ])
        (reg:V4SI 324)) ../src/izp-gaussian.c:588 -1
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 97 374 99 10 (set (reg:V4SI 228 [ vect_cst_.1084 ])
        (vec_duplicate:V4SI (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 99 97 101 10 (set (reg:V2DI 233 [ vect_cst_.1089 ])
        (vec_duplicate:V2DI (reg/v/f:DI 120 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 101 99 102 10 (parallel [
            (set (reg:DI 270)
                (ashift:DI (reg:DI 205 [ prolog_loop_niters.1072 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 205 [ prolog_loop_niters.1072 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 102 101 18 10 (parallel [
            (set (reg:DI 149 [ ivtmp.1153 ])
                (plus:DI (reg/v/f:DI 116 [ g ])
                    (reg:DI 270)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 270)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 18 102 109 10 (set (reg:SI 124 [ ivtmp.1151 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))

(insn 109 18 359 10 (set (reg:V4SI 326)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; rd  out 	(57)
4, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 310, 315, 339, 340, 343, 344, 345, 348, 349, 350, 352, 354, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 423, 425


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227
;; lr  def 	 225
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; live  gen 	 225
;; live  kill	
;; rd  in  	(67)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(1)
351
;; rd  kill	(2)
350, 351

;; Pred edge  12 [91.0%] 
(code_label 359 109 358 11 126 "" [1 uses])

(note 358 359 17 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 17 358 123 11 (set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (reg:V4SI 227 [ vect_vec_iv_.1082 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_DEAD (reg:V4SI 227 [ vect_vec_iv_.1082 ])
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; rd  out 	(66)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 149 215 225 226 228 233 324 326
;; lr  def 	 17 [flags] 124 149 227 230 271 273 276 277 278 282
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245 324 326
;; live  gen 	 17 [flags] 124 149 227 230 271 273 276 277 278 282
;; live  kill	 17 [flags]
;; rd  in  	(69)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 310, 314, 315, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(11)
137, 309, 314, 353, 355, 378, 379, 380, 381, 382, 383
;; rd  kill	(12)
309, 310, 314, 315, 353, 355, 378, 379, 380, 381, 382, 383

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 123 17 103 12 107 "" [0 uses])

(note 103 123 104 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 12 (set (reg:V4SI 227 [ vect_vec_iv_.1082 ])
        (plus:V4SI (reg:V4SI 225 [ vect_vec_iv_.1082 ])
            (reg:V4SI 226 [ vect_cst_.1081 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (expr_list:REG_EQUAL (plus:V4SI (reg:V4SI 225 [ vect_vec_iv_.1082 ])
            (const_vector:V4SI [
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                    (const_int 4 [0x4])
                ]))
        (nil)))

(insn 105 104 107 12 (set (reg:V4SI 271)
        (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
            (reg:V4SI 225 [ vect_vec_iv_.1082 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (nil)))

(insn 107 105 110 12 (set (reg:V4SI 230 [ vect_var_.1085 ])
        (mult:V4SI (reg:V4SI 271)
            (reg:V4SI 324))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (expr_list:REG_DEAD (reg:V4SI 271)
        (expr_list:REG_EQUAL (mult:V4SI (reg:V4SI 271)
                (const_vector:V4SI [
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                        (const_int 4 [0x4])
                    ]))
            (nil))))

(insn 110 107 111 12 (set (reg:V4SI 276)
        (gt:V4SI (reg:V4SI 326)
            (reg:V4SI 230 [ vect_var_.1085 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (expr_list:REG_EQUAL (gt:V4SI (const_vector:V4SI [
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                    (const_int 0 [0])
                ])
            (reg:V4SI 230 [ vect_var_.1085 ]))
        (nil)))

(insn 111 110 112 12 (set (subreg:V4SI (reg:V2DI 273) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                (reg:V4SI 276))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 112 111 113 12 (set (reg:V2DI 277)
        (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
            (reg:V2DI 273))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 273)
        (nil)))

(insn 113 112 116 12 (set (mem:V2DI (reg:DI 149 [ ivtmp.1153 ]) [2 MEM[base: D.9179_311, offset: 0B]+0 S16 A128])
        (reg:V2DI 277)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 277)
        (nil)))

(insn 116 113 117 12 (set (subreg:V4SI (reg:V2DI 278) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                (reg:V4SI 276))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (expr_list:REG_DEAD (reg:V4SI 276)
        (expr_list:REG_DEAD (reg:V4SI 230 [ vect_var_.1085 ])
            (nil))))

(insn 117 116 118 12 (set (reg:V2DI 282)
        (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
            (reg:V2DI 278))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (expr_list:REG_DEAD (reg:V2DI 278)
        (nil)))

(insn 118 117 120 12 (set (mem:V2DI (plus:DI (reg:DI 149 [ ivtmp.1153 ])
                (const_int 16 [0x10])) [2 MEM[base: D.9179_311, offset: 16B]+0 S16 A128])
        (reg:V2DI 282)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (expr_list:REG_DEAD (reg:V2DI 282)
        (nil)))

(debug_insn 120 118 121 12 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))

(insn 121 120 122 12 (parallel [
            (set (reg:SI 124 [ ivtmp.1151 ])
                (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 122 121 124 12 (parallel [
            (set (reg:DI 149 [ ivtmp.1153 ])
                (plus:DI (reg:DI 149 [ ivtmp.1153 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 124 122 125 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 124 [ ivtmp.1151 ])
            (reg:SI 215 [ bnd.1076 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 125 124 126 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 359)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245 324 326
;; rd  out 	(67)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u145(6){ }u146(7){ }u147(16){ }u148(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214 216 217
;; lr  def 	 17 [flags] 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; live  gen 	 17 [flags] 217
;; live  kill	 17 [flags]
;; rd  in  	(67)
4, 12, 17, 25, 33, 34, 35, 68, 137, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(2)
135, 347
;; rd  kill	(4)
346, 347, 348, 349

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 126 125 127 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 13 (parallel [
            (set (reg/v:SI 217 [ i ])
                (plus:SI (reg/v:SI 217 [ i ])
                    (reg:SI 216 [ ratio_mult_vf.1077 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 128 127 129 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 214 [ niters.1075 ])
            (reg:SI 216 [ ratio_mult_vf.1077 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 216 [ ratio_mult_vf.1077 ])
        (expr_list:REG_DEAD (reg:SI 214 [ niters.1075 ])
            (nil))))

(jump_insn 129 128 130 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 155)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 155)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; rd  out 	(66)
4, 12, 17, 25, 33, 34, 35, 68, 135, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u154(6){ }u155(7){ }u156(16){ }u157(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 244
;; lr  def 	 17 [flags] 148 176 186 283 284 285 286 287 288
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  gen 	 148 176 186 283 284 285 286 287 288
;; live  kill	 17 [flags]
;; rd  in  	(69)
4, 12, 17, 25, 33, 34, 35, 68, 135, 145, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 314, 339, 340, 343, 344, 345, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 423, 425
;; rd  gen 	(9)
313, 322, 335, 384, 385, 386, 387, 388, 389
;; rd  kill	(11)
312, 313, 321, 322, 335, 384, 385, 386, 387, 388, 389

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 130 129 131 14 106 "" [1 uses])

(note 131 130 132 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 14 (parallel [
            (set (reg:SI 283)
                (ashift:SI (reg/v:SI 244 [ m ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 133 132 134 14 (set (reg:DI 186 [ D.9091 ])
        (sign_extend:DI (reg:SI 283))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 283)
        (nil)))

(insn 134 133 135 14 (parallel [
            (set (reg:SI 284)
                (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 217 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 333 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 135 134 136 14 (parallel [
            (set (reg:SI 285)
                (ashift:SI (reg:SI 284)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 497 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 284)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 136 135 137 14 (set (reg:DI 286)
        (sign_extend:DI (reg:SI 285))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))

(insn 137 136 138 14 (parallel [
            (set (reg:DI 176 [ ivtmp.1101 ])
                (plus:DI (reg/v/f:DI 120 [ heap ])
                    (reg:DI 286)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 286)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 138 137 139 14 (set (reg:DI 287 [ i ])
        (sign_extend:DI (reg/v:SI 217 [ i ]))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(insn 139 138 140 14 (parallel [
            (set (reg:DI 288)
                (ashift:DI (reg:DI 287 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 287 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 140 139 148 14 (parallel [
            (set (reg:DI 148 [ ivtmp.1103 ])
                (plus:DI (reg/v/f:DI 116 [ g ])
                    (reg:DI 288)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 288)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; rd  out 	(76)
4, 12, 17, 25, 33, 34, 35, 68, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 313, 314, 322, 335, 339, 340, 343, 344, 345, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 176 186 217 243
;; lr  def 	 17 [flags] 148 176 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  gen 	 17 [flags] 148 176 217
;; live  kill	 17 [flags]
;; rd  in  	(80)
4, 12, 17, 25, 33, 34, 35, 68, 125, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 313, 314, 321, 322, 335, 339, 340, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425
;; rd  gen 	(4)
125, 312, 321, 346
;; rd  kill	(8)
312, 313, 321, 322, 346, 347, 348, 349

;; Pred edge  15 [91.0%]  (dfs_back)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 148 140 141 15 109 "" [1 uses])

(note 141 148 142 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 15 (set (mem/f:DI (reg:DI 148 [ ivtmp.1103 ]) [2 MEM[base: D.9099_302, offset: 0B]+0 S8 A64])
        (reg:DI 176 [ ivtmp.1101 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 143 142 145 15 (parallel [
            (set (reg/v:SI 217 [ i ])
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 145 143 146 15 (var_location:SI i (reg/v:SI 217 [ i ])) -1
     (nil))

(insn 146 145 147 15 (parallel [
            (set (reg:DI 176 [ ivtmp.1101 ])
                (plus:DI (reg:DI 176 [ ivtmp.1101 ])
                    (reg:DI 186 [ D.9091 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 147 146 149 15 (parallel [
            (set (reg:DI 148 [ ivtmp.1103 ])
                (plus:DI (reg:DI 148 [ ivtmp.1103 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 149 147 150 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (reg/v:SI 217 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 150 149 155 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 148)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 148)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; rd  out 	(75)
4, 12, 17, 25, 33, 34, 35, 68, 125, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425


;; Succ edge  15 [91.0%]  (dfs_back)
;; Succ edge  16 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243
;; lr  def 	 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 289
;; live  kill	
;; rd  in  	(79)
4, 12, 17, 25, 33, 34, 35, 68, 78, 125, 135, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 423, 425
;; rd  gen 	(1)
390
;; rd  kill	(1)
390

;; Pred edge  15 [9.0%]  (fallthru,loop_exit)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 155 150 156 16 103 "" [3 uses])

(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 16 (set (reg:DI 289 [ n ])
        (sign_extend:DI (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 158 157 161 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 289 [ n ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 *D.8927_95+0 S8 A64])
        (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 289 [ n ])
        (expr_list:REG_DEAD (reg/v/f:DI 120 [ heap ])
            (nil))))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; rd  out 	(80)
4, 12, 17, 25, 33, 34, 35, 68, 78, 125, 135, 152, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 423, 425


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u192(6){ }u193(7){ }u194(16){ }u195(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 116
;; live  kill	
;; rd  in  	(34)
4, 12, 17, 25, 33, 34, 35, 68, 153, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367
;; rd  gen 	(2)
2, 307
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 306, 307

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 161 158 162 17 102 "" [2 uses])

(note 162 161 163 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 163 162 164 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 164 163 165 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 165 164 166 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 166 165 167 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 167 166 168 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 168 167 169 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 169 168 19 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 19 169 170 17 (set (reg/v/f:DI 116 [ g ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; rd  out 	(34)
2, 12, 17, 25, 33, 34, 35, 68, 153, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 307, 308, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244
;; lr  def 	 17 [flags] 96 97 290 291 292 293 294 295 296 297
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  gen 	 17 [flags] 96 97 290 291 292 293 294 295 296 297
;; live  kill	 17 [flags]
;; rd  in  	(84)
2, 4, 12, 17, 25, 33, 34, 35, 68, 78, 125, 135, 152, 153, 155, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 306, 307, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 423, 425
;; rd  gen 	(11)
115, 298, 300, 391, 392, 393, 394, 395, 396, 397, 398
;; rd  kill	(12)
298, 299, 300, 301, 391, 392, 393, 394, 395, 396, 397, 398

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 170 19 171 18 110 "" [0 uses])

(note 171 170 172 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 172 171 173 18 (var_location:DI g (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:600 -1
     (nil))

(debug_insn 173 172 174 18 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:601 -1
     (nil))

(insn 174 173 175 18 (parallel [
            (set (reg:SI 290)
                (plus:SI (reg/v:SI 243 [ n ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 175 174 176 18 (parallel [
            (set (reg:SI 291)
                (lshiftrt:SI (reg:SI 290)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 176 175 177 18 (parallel [
            (set (reg:SI 292)
                (plus:SI (reg:SI 291)
                    (reg:SI 290)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 291)
        (expr_list:REG_DEAD (reg:SI 290)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 177 176 179 18 (parallel [
            (set (reg:SI 293)
                (ashiftrt:SI (reg:SI 292)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 532 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 292)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 290)
                    (const_int 2 [0x2]))
                (nil)))))

(debug_insn 179 177 180 18 (var_location:SI yoff (reg:SI 293)) ../src/izp-gaussian.c:602 -1
     (nil))

(insn 180 179 181 18 (parallel [
            (set (reg:SI 294)
                (plus:SI (reg/v:SI 244 [ m ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 181 180 182 18 (parallel [
            (set (reg:SI 295)
                (lshiftrt:SI (reg:SI 294)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 182 181 183 18 (parallel [
            (set (reg:SI 296)
                (plus:SI (reg:SI 295)
                    (reg:SI 294)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 295)
        (expr_list:REG_DEAD (reg:SI 294)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 183 182 185 18 (parallel [
            (set (reg:SI 297)
                (ashiftrt:SI (reg:SI 296)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 532 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 296)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (div:SI (reg:SI 294)
                    (const_int 2 [0x2]))
                (nil)))))

(debug_insn 185 183 186 18 (var_location:SI xoff (reg:SI 297)) ../src/izp-gaussian.c:603 -1
     (nil))

(debug_insn 186 185 188 18 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:605 -1
     (nil))

(debug_insn 188 186 189 18 (var_location:SI y (const_int 0 [0])) -1
     (nil))

(debug_insn 189 188 21 18 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))

(insn 21 189 22 18 (set (reg:DI 97 [ ivtmp.1144 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 22 21 190 18 (set (reg/v:SF 96 [ sum ])
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:606 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(insn 190 22 191 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 243 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:606 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 191 190 218 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) ../src/izp-gaussian.c:606 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 390)
;; End of basic block 18 -> ( 21 37)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; rd  out 	(89)
2, 4, 12, 17, 25, 33, 34, 35, 68, 115, 171, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 298, 300, 306, 307, 308, 309, 312, 314, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 423, 425


;; Succ edge  21 [91.0%] 
;; Succ edge  37 [9.0%]  (fallthru)

;; Start of basic block ( 19 22) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u221(6){ }u222(7){ }u223(16){ }u224(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 244 297
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 89 90 96 109 162 298 299 300 301 302 303 304 305
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  gen 	 17 [flags] 21 [xmm0] 89 90 96 109 162 298 299 300 301 302 303 304 305
;; live  kill	 17 [flags]
;; rd  in  	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 110, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 304, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(15)
110, 172, 296, 297, 299, 305, 316, 399, 400, 401, 402, 403, 404, 405, 406
;; rd  kill	(21)
172, 173, 174, 175, 176, 177, 296, 297, 298, 299, 304, 305, 316, 399, 400, 401, 402, 403, 404, 405, 406

;; Pred edge  19 [91.0%]  (dfs_back)
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 218 191 195 19 113 "" [1 uses])

(note 195 218 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 198 19 (set (reg:SI 162 [ D.9148 ])
        (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0)) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 198 196 199 19 (parallel [
            (set (reg:SI 298)
                (minus:SI (reg:SI 162 [ D.9148 ])
                    (reg:SI 297)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 199 198 200 19 (parallel [
            (set (reg:SI 299)
                (minus:SI (reg:SI 297)
                    (reg:SI 162 [ D.9148 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 162 [ D.9148 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 200 199 201 19 (parallel [
            (set (reg:SI 300)
                (mult:SI (reg:SI 298)
                    (reg:SI 299)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:609 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 299)
        (expr_list:REG_DEAD (reg:SI 298)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 201 200 202 19 (parallel [
            (set (reg:SI 301)
                (plus:SI (reg:SI 300)
                    (reg:SI 135 [ pretmp.1020 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:609 252 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 300)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 202 201 203 19 (set (reg:SF 302)
        (float:SF (reg:SI 301))) ../src/izp-gaussian.c:610 217 {*floatsisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:SI 301)
        (nil)))

(insn 203 202 204 19 (set (reg:SF 303)
        (div:SF (reg:SF 302)
            (reg:SF 86 [ D.6883 ]))) ../src/izp-gaussian.c:610 740 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 302)
        (nil)))

(insn 204 203 205 19 (set (reg:DF 304)
        (float_extend:DF (reg:SF 303))) ../src/izp-gaussian.c:608 136 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 303)
        (nil)))

(insn 205 204 206 19 (set (reg:DF 21 xmm0)
        (reg:DF 304)) ../src/izp-gaussian.c:608 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 304)
        (nil)))

(call_insn 206 205 207 19 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x2ae34552ee00 exp>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:608 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn 207 206 208 19 (set (reg:DF 89 [ D.6886 ])
        (reg:DF 21 xmm0)) ../src/izp-gaussian.c:608 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(insn 208 207 209 19 (set (reg/v:SF 90 [ tmp ])
        (float_truncate:SF (reg:DF 89 [ D.6886 ]))) ../src/izp-gaussian.c:608 141 {*truncdfsf_fast_sse}
     (expr_list:REG_DEAD (reg:DF 89 [ D.6886 ])
        (nil)))

(debug_insn 209 208 210 19 (var_location:SF tmp (reg/v:SF 90 [ tmp ])) ../src/izp-gaussian.c:608 -1
     (nil))

(insn 210 209 211 19 (set (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 97 [ ivtmp.1144 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:611 62 {*movdi_internal_rex64}
     (nil))

(insn 211 210 212 19 (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])) [3 *D.6893_39+0 S4 A32])
        (reg/v:SF 90 [ tmp ])) ../src/izp-gaussian.c:611 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])
        (nil)))

(insn 212 211 215 19 (set (reg/v:SF 96 [ sum ])
        (plus:SF (reg/v:SF 96 [ sum ])
            (reg/v:SF 90 [ tmp ]))) ../src/izp-gaussian.c:612 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg/v:SF 90 [ tmp ])
        (nil)))

(debug_insn 215 212 216 19 (var_location:SI x (debug_expr:SI D#19)) -1
     (nil))

(debug_insn 216 215 217 19 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 217 216 219 19 (parallel [
            (set (reg:DI 109 [ ivtmp.1137 ])
                (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:612 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 219 217 220 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 244 [ m ])
            (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0))) ../src/izp-gaussian.c:607 6 {*cmpsi_1}
     (nil))

(jump_insn 220 219 232 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 218)
            (pc))) ../src/izp-gaussian.c:607 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 218)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; rd  out 	(108)
2, 4, 12, 17, 25, 33, 34, 35, 68, 110, 171, 172, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425


;; Succ edge  19 [91.0%]  (dfs_back)
;; Succ edge  20 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 19 21) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 243
;; lr  def 	 17 [flags] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 17 [flags] 97
;; live  kill	 17 [flags]
;; rd  in  	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 107, 110, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(2)
108, 301
;; rd  kill	(2)
300, 301

;; Pred edge  19 [9.0%]  (fallthru,loop_exit)
;; Pred edge  21 [9.0%] 
(code_label 232 220 221 20 115 "" [1 uses])

(note 221 232 223 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(debug_insn 223 221 224 20 (var_location:SI y (debug_expr:SI D#20)) -1
     (nil))

(debug_insn 224 223 225 20 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 225 224 226 20 (parallel [
            (set (reg:DI 97 [ ivtmp.1144 ])
                (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:607 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 226 225 227 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0))) ../src/izp-gaussian.c:606 6 {*cmpsi_1}
     (nil))

(jump_insn 227 226 390 20 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 245)
            (pc))) ../src/izp-gaussian.c:606 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 245)
;; End of basic block 20 -> ( 21 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; rd  out 	(109)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425


;; Succ edge  21 [91.0%]  (fallthru,dfs_back)
;; Succ edge  23 [9.0%]  (loop_exit)

;; Start of basic block ( 18 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(1)
107
;; rd  kill	(0)


;; Pred edge  18 [91.0%] 
;; Pred edge  20 [91.0%]  (fallthru,dfs_back)
(code_label 390 227 375 21 134 "" [1 uses])

(note 375 390 230 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 230 375 231 21 (var_location:SI x (const_int 0 [0])) -1
     (nil))

(debug_insn 231 230 233 21 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 233 231 234 21 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 244 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:607 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 234 233 235 21 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) ../src/izp-gaussian.c:607 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 232)
;; End of basic block 21 -> ( 22 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; rd  out 	(110)
2, 4, 12, 17, 25, 33, 34, 35, 68, 107, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425


;; Succ edge  22 [91.0%]  (fallthru)
;; Succ edge  20 [9.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u272(6){ }u273(7){ }u274(16){ }u275(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 245 293
;; lr  def 	 17 [flags] 86 105 109 135 306 307 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 97 116 243 244 245 293 297
;; live  gen 	 86 105 109 135 306 307 308
;; live  kill	 17 [flags]
;; rd  in  	(110)
2, 4, 12, 17, 25, 33, 34, 35, 68, 107, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(7)
295, 303, 304, 311, 407, 408, 409
;; rd  kill	(8)
295, 303, 304, 305, 311, 407, 408, 409

;; Pred edge  21 [91.0%]  (fallthru)
(note 235 234 236 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 238 22 (set (reg:SI 105 [ D.9168 ])
        (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0)) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 238 236 239 22 (parallel [
            (set (reg:SI 306)
                (minus:SI (reg:SI 293)
                    (reg:SI 105 [ D.9168 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 239 238 240 22 (parallel [
            (set (reg:SI 307)
                (minus:SI (reg:SI 105 [ D.9168 ])
                    (reg:SI 293)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 105 [ D.9168 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 240 239 241 22 (parallel [
            (set (reg:SI 135 [ pretmp.1020 ])
                (mult:SI (reg:SI 306)
                    (reg:SI 307)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_DEAD (reg:SI 306)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 241 240 242 22 (set (reg:SF 308)
        (plus:SF (reg/v:SF 245 [ sigma ])
            (reg/v:SF 245 [ sigma ]))) ../src/izp-gaussian.c:610 729 {*fop_sf_comm_sse}
     (nil))

(insn 242 241 20 22 (set (reg:SF 86 [ D.6883 ])
        (mult:SF (reg:SF 308)
            (reg/v:SF 245 [ sigma ]))) ../src/izp-gaussian.c:610 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 308)
        (nil)))

(insn 20 242 245 22 (set (reg:DI 109 [ ivtmp.1137 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:610 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 22 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 96 97 109 116 135 243 244 245 293 297
;; rd  out 	(109)
2, 4, 12, 17, 25, 33, 34, 35, 68, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 303, 304, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u287(6){ }u288(7){ }u289(16){ }u290(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96
;; lr  def 	 195 325
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; live  gen 	 195 325
;; live  kill	
;; rd  in  	(109)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 425
;; rd  gen 	(2)
338, 424
;; rd  kill	(3)
337, 338, 424

;; Pred edge  20 [9.0%]  (loop_exit)
(code_label 245 20 246 23 114 "" [1 uses])

(note 246 245 247 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(debug_insn 247 246 25 23 (var_location:SI y (const_int 0 [0])) -1
     (nil))

(insn 25 247 336 23 (set (reg:DI 195 [ ivtmp.1132 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 336 25 258 23 (set (reg:V4SF 325 [ vect_cst_.1061 ])
        (vec_duplicate:V4SF (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:618 1492 {*vec_dupv4sf}
     (nil))
;; End of basic block 23 -> ( 29)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; rd  out 	(111)
2, 4, 12, 17, 25, 33, 34, 35, 68, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 321, 335, 338, 339, 340, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 423, 424, 425


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 24 36) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u292(6){ }u293(7){ }u294(16){ }u295(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 177 179 190 325
;; lr  def 	 17 [flags] 166 177 309 310
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  gen 	 17 [flags] 166 177 309 310
;; live  kill	 17 [flags]
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 103, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 318, 319, 320, 321, 323, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(5)
103, 319, 324, 410, 411
;; rd  kill	(6)
318, 319, 323, 324, 410, 411

;; Pred edge  24 [91.0%]  (dfs_back)
;; Pred edge  36 [100.0%]  (fallthru)
(code_label 258 336 250 24 117 "" [1 uses])

(note 250 258 251 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 251 250 252 24 (set (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
        (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])) ../src/izp-gaussian.c:619 1126 {*movv4sf_internal}
     (nil))

(insn 252 251 253 24 (set (reg:V4SF 310)
        (div:V4SF (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
            (reg:V4SF 325 [ vect_cst_.1061 ]))) ../src/izp-gaussian.c:619 1194 {sse_divv4sf3}
     (expr_list:REG_DEAD (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
        (nil)))

(insn 253 252 255 24 (set (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
        (reg:V4SF 310)) ../src/izp-gaussian.c:619 1126 {*movv4sf_internal}
     (expr_list:REG_DEAD (reg:V4SF 310)
        (nil)))

(debug_insn 255 253 256 24 (var_location:SI x (debug_expr:SI D#16)) -1
     (nil))

(insn 256 255 257 24 (parallel [
            (set (reg:SI 177 [ ivtmp.1123 ])
                (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 257 256 259 24 (parallel [
            (set (reg:DI 166 [ ivtmp.1126 ])
                (plus:DI (reg:DI 166 [ ivtmp.1126 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 259 257 260 24 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 177 [ ivtmp.1123 ])
            (reg:SI 179 [ bnd.1052 ]))) ../src/izp-gaussian.c:619 6 {*cmpsi_1}
     (nil))

(jump_insn 260 259 261 24 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 258)
            (pc))) ../src/izp-gaussian.c:619 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 258)
;; End of basic block 24 -> ( 24 25)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 103, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  24 [91.0%]  (dfs_back)
;; Succ edge  25 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u308(6){ }u309(7){ }u310(16){ }u311(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 178 180 181
;; lr  def 	 17 [flags] 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244 325
;; live  gen 	 17 [flags] 181
;; live  kill	 17 [flags]
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 103, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(2)
101, 332
;; rd  kill	(5)
328, 329, 330, 331, 332

;; Pred edge  24 [9.0%]  (fallthru,loop_exit)
(note 261 260 262 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 263 25 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (reg:SI 180 [ ratio_mult_vf.1053 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 263 262 264 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 178 [ niters.1051 ])
            (reg:SI 180 [ ratio_mult_vf.1053 ]))) ../src/izp-gaussian.c:619 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 180 [ ratio_mult_vf.1053 ])
        (expr_list:REG_DEAD (reg:SI 178 [ niters.1051 ])
            (nil))))

(jump_insn 264 263 330 25 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 293)
            (pc))) ../src/izp-gaussian.c:619 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 293)
;; End of basic block 25 -> ( 26 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; rd  out 	(138)
2, 4, 12, 17, 25, 33, 34, 35, 68, 101, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  26 [100.0%]  (fallthru)
;; Succ edge  28

;; Start of basic block ( 25 35) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164 181
;; lr  def 	 17 [flags] 206 311 312
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244 325
;; live  gen 	 206 311 312
;; live  kill	 17 [flags]
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 83, 101, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(3)
342, 412, 413
;; rd  kill	(4)
341, 342, 412, 413

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  35
(code_label 330 264 265 26 124 "" [1 uses])

(note 265 330 266 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 266 265 267 26 (set (reg:DI 311 [ x ])
        (sign_extend:DI (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(insn 267 266 268 26 (parallel [
            (set (reg:DI 312)
                (ashift:DI (reg:DI 311 [ x ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 311 [ x ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 268 267 278 26 (parallel [
            (set (reg:DI 206 [ ivtmp.1116 ])
                (plus:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (reg:DI 312)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 312)
        (expr_list:REG_DEAD (reg/f:DI 164 [ pretmp.1033 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;; End of basic block 26 -> ( 27)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 332, 333, 334, 335, 336, 337, 338, 339, 340, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 27 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u325(6){ }u326(7){ }u327(16){ }u328(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 181 206 244
;; lr  def 	 17 [flags] 181 206 313 314
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  gen 	 17 [flags] 181 206 313 314
;; live  kill	 17 [flags]
;; rd  in  	(142)
2, 4, 12, 17, 25, 33, 34, 35, 68, 96, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(5)
96, 331, 341, 414, 415
;; rd  kill	(9)
328, 329, 330, 331, 332, 341, 342, 414, 415

;; Pred edge  27 [91.0%]  (dfs_back)
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 278 268 269 27 119 "" [1 uses])

(note 269 278 271 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 271 269 272 27 (set (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
        (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 272 271 273 27 (set (reg:SF 314)
        (div:SF (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
            (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:619 740 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
        (nil)))

(insn 273 272 274 27 (set (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
        (reg:SF 314)) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 314)
        (nil)))

(insn 274 273 276 27 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 276 274 277 27 (var_location:SI x (reg/v:SI 181 [ x ])) -1
     (nil))

(insn 277 276 279 27 (parallel [
            (set (reg:DI 206 [ ivtmp.1116 ])
                (plus:DI (reg:DI 206 [ ivtmp.1116 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 279 277 280 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 244 [ m ])
            (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 280 279 293 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 278)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 278)
;; End of basic block 27 -> ( 27 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244 325
;; rd  out 	(138)
2, 4, 12, 17, 25, 33, 34, 35, 68, 96, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 331, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  27 [91.0%]  (dfs_back)
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 33 29 25 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u340(6){ }u341(7){ }u342(16){ }u343(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 243
;; lr  def 	 17 [flags] 195
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags] 195
;; live  kill	 17 [flags]
;; rd  in  	(143)
2, 4, 12, 17, 25, 33, 34, 35, 68, 74, 93, 96, 101, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(2)
94, 337
;; rd  kill	(2)
337, 338

;; Pred edge  33
;; Pred edge  29 [9.0%] 
;; Pred edge  25
;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
(code_label 293 280 284 28 120 "" [3 uses])

(note 284 293 286 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(debug_insn 286 284 287 28 (var_location:SI y (debug_expr:SI D#18)) -1
     (nil))

(insn 287 286 288 28 (parallel [
            (set (reg:DI 195 [ ivtmp.1132 ])
                (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 288 287 289 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 195 [ ivtmp.1132 ]) 0))) ../src/izp-gaussian.c:617 6 {*cmpsi_1}
     (nil))

(jump_insn 289 288 290 28 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 340)
            (pc))) ../src/izp-gaussian.c:617 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 340)
;; End of basic block 28 -> ( 29 37)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 94, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  29 [91.0%]  (fallthru,dfs_back)
;; Succ edge  37 [9.0%]  (loop_exit)

;; Start of basic block ( 28 23) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 94, 108, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
93
;; rd  kill	(0)


;; Pred edge  28 [91.0%]  (fallthru,dfs_back)
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 290 289 291 29 116 "" [0 uses])

(note 291 290 292 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(debug_insn 292 291 294 29 (var_location:SI x (const_int 0 [0])) -1
     (nil))

(insn 294 292 295 29 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 244 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:618 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 295 294 296 29 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 293)
;; End of basic block 29 -> ( 30 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; rd  out 	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 93, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  30 [91.0%]  (fallthru)
;; Succ edge  28 [9.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u354(6){ }u355(7){ }u356(16){ }u357(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 195 244
;; lr  def 	 17 [flags] 102 164 169 182 315 316 317 318
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244 325
;; live  gen 	 17 [flags] 102 164 169 182 315 316 317 318
;; live  kill	 17 [flags]
;; rd  in  	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 93, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(9)
89, 302, 317, 320, 334, 416, 417, 418, 419
;; rd  kill	(9)
302, 317, 320, 333, 334, 416, 417, 418, 419

;; Pred edge  29 [91.0%]  (fallthru)
(note 296 295 297 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 297 296 299 30 (set (reg/f:DI 164 [ pretmp.1033 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 195 [ ivtmp.1132 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1132_217, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:618 62 {*movdi_internal_rex64}
     (nil))

(insn 299 297 300 30 (set (reg:DI 182 [ ivtmp.1121 ])
        (reg/f:DI 164 [ pretmp.1033 ])) ../src/izp-gaussian.c:598 62 {*movdi_internal_rex64}
     (nil))

(insn 300 299 301 30 (parallel [
            (set (reg:DI 315)
                (and:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 301 300 302 30 (parallel [
            (set (reg:DI 316)
                (lshiftrt:DI (reg:DI 315)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 533 {*lshrdi3_1}
     (expr_list:REG_DEAD (reg:DI 315)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 302 301 303 30 (parallel [
            (set (reg:DI 317)
                (neg:DI (reg:DI 316)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 448 {*negdi2_1}
     (expr_list:REG_DEAD (reg:DI 316)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 303 302 304 30 (parallel [
            (set (reg:SI 318)
                (and:SI (subreg:SI (reg:DI 317) 0)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 380 {*andsi_1}
     (expr_list:REG_DEAD (reg:DI 317)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 304 303 305 30 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 318)
            (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:598 6 {*cmpsi_1}
     (nil))

(insn 305 304 306 30 (set (reg:SI 102 [ prolog_loop_niters.1047 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 318)
            (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:598 885 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:SI 318)
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (nil))))

(insn 306 305 307 30 (set (reg:DI 169 [ prolog_loop_niters.1048 ])
        (zero_extend:DI (reg:SI 102 [ prolog_loop_niters.1047 ]))) ../src/izp-gaussian.c:598 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 307 306 308 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 102 [ prolog_loop_niters.1047 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:598 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 308 307 365 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 370)
            (pc))) ../src/izp-gaussian.c:598 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 370)
;; End of basic block 30 -> ( 31 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  31 [100.0%]  (fallthru)
;; Succ edge  34

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u373(6){ }u374(7){ }u375(16){ }u376(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 182 195 243 244 325
;; live  gen 	 181
;; live  kill	
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
330
;; rd  kill	(5)
328, 329, 330, 331, 332

;; Pred edge  30 [100.0%]  (fallthru)
(note 365 308 26 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 26 365 318 31 (set (reg/v:SI 181 [ x ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 31 -> ( 32)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 330, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 32) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u377(6){ }u378(7){ }u379(16){ }u380(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 181 182
;; lr  def 	 17 [flags] 181 182 319 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  gen 	 17 [flags] 181 182 319 320
;; live  kill	 17 [flags]
;; rd  in  	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 86, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 330, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(5)
86, 329, 333, 420, 421
;; rd  kill	(9)
328, 329, 330, 331, 332, 333, 334, 420, 421

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  32 [91.0%]  (dfs_back)
(code_label 318 26 309 32 122 "" [1 uses])

(note 309 318 311 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 311 309 312 32 (set (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
        (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 312 311 313 32 (set (reg:SF 320)
        (div:SF (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
            (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:619 740 {*fop_sf_1_sse}
     (expr_list:REG_DEAD (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
        (nil)))

(insn 313 312 314 32 (set (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
        (reg:SF 320)) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 320)
        (nil)))

(insn 314 313 316 32 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 316 314 317 32 (var_location:SI x (reg/v:SI 181 [ x ])) -1
     (nil))

(insn 317 316 319 32 (parallel [
            (set (reg:DI 182 [ ivtmp.1121 ])
                (plus:DI (reg:DI 182 [ ivtmp.1121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 319 317 320 32 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 102 [ prolog_loop_niters.1047 ])
            (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 320 319 321 32 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 318)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 318)
;; End of basic block 32 -> ( 32 33)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 182 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 86, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 333, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  32 [91.0%]  (dfs_back)
;; Succ edge  33 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 86, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 333, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
74
;; rd  kill	(0)


;; Pred edge  32 [9.0%]  (fallthru,loop_exit)
(note 321 320 323 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 323 321 324 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 244 [ m ])
            (reg:SI 102 [ prolog_loop_niters.1047 ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 324 323 370 33 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 293)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 293)
;; End of basic block 33 -> ( 35 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 74, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 333, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  35 [100.0%]  (fallthru)
;; Succ edge  28

;; Start of basic block ( 30) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u399(6){ }u400(7){ }u401(16){ }u402(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 195 243 244 325
;; live  gen 	 181
;; live  kill	
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
328
;; rd  kill	(5)
328, 329, 330, 331, 332

;; Pred edge  30
(code_label 370 324 369 34 128 "" [1 uses])

(note 369 370 27 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 27 369 325 34 (set (reg/v:SI 181 [ x ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; rd  out 	(137)
2, 4, 12, 17, 25, 33, 34, 35, 68, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u403(6){ }u404(7){ }u405(16){ }u406(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 244
;; lr  def 	 17 [flags] 178 179 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 116 164 169 181 195 243 244 325
;; live  gen 	 17 [flags] 178 179 180
;; live  kill	 17 [flags]
;; rd  in  	(140)
2, 4, 12, 17, 25, 33, 34, 35, 68, 74, 89, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(4)
83, 325, 326, 327
;; rd  kill	(3)
325, 326, 327

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 325 27 326 35 121 "" [0 uses])

(note 326 325 327 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 327 326 328 35 (parallel [
            (set (reg:SI 178 [ niters.1051 ])
                (minus:SI (reg/v:SI 244 [ m ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 291 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 102 [ prolog_loop_niters.1047 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 328 327 329 35 (parallel [
            (set (reg:SI 179 [ bnd.1052 ])
                (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 531 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 329 328 331 35 (parallel [
            (set (reg:SI 180 [ ratio_mult_vf.1053 ])
                (ashift:SI (reg:SI 179 [ bnd.1052 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 497 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 331 329 332 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 180 [ ratio_mult_vf.1053 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:618 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 332 331 333 35 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 330)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 0 [0])
            (nil)))
 -> 330)
;; End of basic block 35 -> ( 36 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; rd  out 	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 83, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  36 [100.0%]  (fallthru)
;; Succ edge  26

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u413(6){ }u414(7){ }u415(16){ }u416(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164 169
;; lr  def 	 17 [flags] 166 177 190 321
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244 325
;; live  gen 	 166 177 190 321
;; live  kill	 17 [flags]
;; rd  in  	(139)
2, 4, 12, 17, 25, 33, 34, 35, 68, 83, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(4)
318, 323, 336, 422
;; rd  kill	(6)
318, 319, 323, 324, 336, 422

;; Pred edge  35 [100.0%]  (fallthru)
(note 333 332 334 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 334 333 335 36 (parallel [
            (set (reg:DI 321)
                (ashift:DI (reg:DI 169 [ prolog_loop_niters.1048 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 169 [ prolog_loop_niters.1048 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 335 334 23 36 (parallel [
            (set (reg/f:DI 190 [ vect_p.1058 ])
                (plus:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (reg:DI 321)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 321)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 23 335 24 36 (set (reg:DI 166 [ ivtmp.1126 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 24 23 340 36 (set (reg:SI 177 [ ivtmp.1123 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 64 {*movsi_internal}
     (nil))
;; End of basic block 36 -> ( 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 195 243 244 325
;; rd  out 	(138)
2, 4, 12, 17, 25, 33, 34, 35, 68, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 318, 320, 321, 323, 325, 326, 327, 328, 329, 333, 334, 335, 336, 337, 338, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 28 18) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u420(6){ }u421(7){ }u422(16){ }u423(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(141)
2, 4, 12, 17, 25, 33, 34, 35, 68, 94, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425
;; rd  gen 	(1)
0
;; rd  kill	(7)
0, 1, 2, 3, 4, 5, 6

;; Pred edge  28 [9.0%]  (loop_exit)
;; Pred edge  18 [9.0%]  (fallthru)
(code_label 340 24 341 37 112 "" [1 uses])

(note 341 340 346 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 346 341 349 37 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:624 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 116 [ g ])
        (nil)))

(insn 349 346 0 37 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:624 -1
     (nil))
;; End of basic block 37 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(140)
0, 12, 17, 25, 33, 34, 35, 68, 94, 115, 171, 172, 177, 182, 187, 192, 197, 202, 207, 212, 249, 254, 295, 296, 297, 298, 299, 300, 301, 302, 303, 305, 306, 307, 308, 309, 311, 312, 314, 316, 317, 319, 320, 321, 324, 325, 326, 327, 329, 331, 332, 333, 334, 335, 336, 337, 339, 340, 341, 343, 344, 345, 346, 347, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function main (main) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 13 (    1)


main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 18[fpsr] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={37d,18u} r1={42d,13u} r2={36d,7u} r4={48d,20u} r5={57d,29u} r6={1d,12u} r7={1d,40u} r8={28d} r9={28d} r10={28d} r11={28d} r12={28d} r13={28d} r14={28d} r15={28d} r16={1d,11u} r17={46d,4u} r18={30d} r19={28d} r20={1d,23u,2e} r21={31d,2u} r22={29d} r23={29d} r24={29d} r25={29d} r26={29d} r27={29d} r28={29d} r29={28d} r30={28d} r31={28d} r32={28d} r33={28d} r34={28d} r35={28d} r36={28d} r37={33d,4u} r38={30d,1u} r39={28d} r40={28d} r45={28d} r46={28d} r47={28d} r48={28d} r49={28d} r50={28d} r51={28d} r52={28d} r59={3d,1u} r62={1d,2u} r66={1d,3u} r70={1d,1u} r76={1d,5u} r80={1d,2u} r85={1d,3u} r92={1d,4u} r93={1d,7u} r104={1d,4u} r105={1d,3u} r116={1d,1u} r124={1d,5u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,2u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r142={1d,1u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={2d,1u} r150={1d,2u} r151={2d,2u} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r160={1d,1u} r161={1d} 
;;    total ref usage 1662{1399d,260u,3e} in 193{165 regular + 28 call} insns.
;; Reaching defs:

  sparse invalidated 	0, 1, 2, 4, 5, 17, 37
  dense invalidated 	222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352
0[0,37] 1[37,42] 2[79,36] 4[115,48] 5[163,57] 6[220,1] 7[221,1] 8[222,28] 9[250,28] 10[278,28] 11[306,28] 12[334,28] 13[362,28] 14[390,28] 15[418,28] 16[446,1] 17[447,46] 18[493,30] 19[523,28] 20[551,1] 21[552,31] 22[583,29] 23[612,29] 24[641,29] 25[670,29] 26[699,29] 27[728,29] 28[757,29] 29[786,28] 30[814,28] 31[842,28] 32[870,28] 33[898,28] 34[926,28] 35[954,28] 36[982,28] 37[1010,33] 38[1043,30] 39[1073,28] 40[1101,28] 45[1129,28] 46[1157,28] 47[1185,28] 48[1213,28] 49[1241,28] 50[1269,28] 51[1297,28] 52[1325,28] 59[1353,3] 62[1356,1] 66[1357,1] 70[1358,1] 76[1359,1] 80[1360,1] 85[1361,1] 92[1362,1] 93[1363,1] 104[1364,1] 105[1365,1] 116[1366,1] 124[1367,1] 125[1368,1] 126[1369,1] 127[1370,1] 128[1371,1] 129[1372,1] 130[1373,1] 131[1374,1] 132[1375,1] 133[1376,1] 134[1377,1] 142[1378,1] 143[1379,1] 144[1380,1] 145[1381,1] 146[1382,1] 147[1383,1] 148[1384,1] 149[1385,2] 150[1387,1] 151[1388,2] 152[1390,1] 153[1391,1] 154[1392,1] 155[1393,1] 156[1394,1] 157[1395,1] 158[1396,1] 160[1397,1] 161[1398,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d36(0){ }d78(1){ }d114(2){ }d162(4){ }d219(5){ }d220(6){ }d221(7){ }d446(16){ }d551(20){ }d582(21){ }d611(22){ }d640(23){ }d669(24){ }d698(25){ }d727(26){ }d756(27){ }d785(28){ }d1042(37){ }d1072(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
36, 78, 114, 162, 219, 220, 221, 446, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072
;; rd  kill	(268)
220, 221, 446, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
36, 78, 114, 162, 219, 220, 221, 446, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d220(bb 0 insn -1) }u1(7){ d221(bb 0 insn -1) }u2(16){ d446(bb 0 insn -1) }u3(20){ d551(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 124 125
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 4 [si] 5 [di] 17 [flags] 124 125
;; live  kill	 17 [flags]
;; rd  in  	(19)
36, 78, 114, 162, 219, 220, 221, 446, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072
;; rd  gen 	(3)
490, 1367, 1368
;; rd  kill	(2)
1367, 1368
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; rd  out 	(22)
36, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1367, 1368
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 5 { d219(bb 0 insn -1) }
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 4 { d162(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 10
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 11
;;      reg 124 { d1367(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 12
;;      reg 125 { d1368(bb 2 insn 10) }
;;   eq_note reg 20 { }
;;   UD chains for insn luid 5 uid 13
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 4 { d161(bb 2 insn 11) }
;;      reg 5 { d218(bb 2 insn 12) }
;;   UD chains for insn luid 6 uid 14
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 7 uid 15
;;      reg 17 { d490(bb 2 insn 14) }

( 2 )->[3]->( 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ d220(bb 0 insn -1) }u17(7){ d221(bb 0 insn -1) }u18(16){ d446(bb 0 insn -1) }u19(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 59 62
;; live  kill	
;; rd  in  	(22)
36, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1367, 1368
;; rd  gen 	(3)
32, 1355, 1356
;; rd  kill	(4)
1353, 1354, 1355, 1356
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(24)
32, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1355, 1356, 1367, 1368
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 17
;;      reg 124 { d1367(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 18
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d216(bb 3 insn 17) }
;;   UD chains for insn luid 2 uid 19
;;      reg 0 { d34(bb 3 insn 18) }
;;   UD chains for insn luid 3 uid 20
;;      reg 62 { d1356(bb 3 insn 19) }
;;   UD chains for insn luid 5 uid 22
;;      reg 62 { d1356(bb 3 insn 19) }
;;   UD chains for insn luid 9 uid 26
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 0 { d33(bb 3 insn 25) }
;;      reg 1 { d75(bb 3 insn 22) }
;;      reg 4 { d158(bb 3 insn 23) }
;;      reg 5 { d214(bb 3 insn 24) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(6){ d220(bb 0 insn -1) }u32(7){ d221(bb 0 insn -1) }u33(16){ d446(bb 0 insn -1) }u34(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 66 126 127
;; live  kill	
;; rd  in  	(22)
36, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1367, 1368
;; rd  gen 	(5)
29, 485, 1357, 1369, 1370
;; rd  kill	(3)
1357, 1369, 1370
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124
;; rd  out 	(25)
29, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1367, 1368, 1369, 1370
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 32
;;      reg 124 { d1367(bb 2 insn 3) }
;;   UD chains for insn luid 2 uid 33
;;      reg 126 { d1369(bb 4 insn 32) }
;;   UD chains for insn luid 6 uid 37
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 0 { d31(bb 4 insn 36) }
;;      reg 1 { d73(bb 4 insn 33) }
;;      reg 4 { d156(bb 4 insn 34) }
;;      reg 5 { d212(bb 4 insn 35) }
;;   UD chains for insn luid 7 uid 38
;;      reg 124 { d1367(bb 2 insn 3) }
;;   UD chains for insn luid 9 uid 40
;;      reg 127 { d1370(bb 4 insn 38) }
;;   UD chains for insn luid 10 uid 41
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 4 { d154(bb 4 insn 39) }
;;      reg 5 { d210(bb 4 insn 40) }
;;   UD chains for insn luid 11 uid 42
;;      reg 0 { d29(bb 4 insn 41) }
;;   UD chains for insn luid 12 uid 43
;;      reg 66 { d1357(bb 4 insn 42) }
;;   UD chains for insn luid 13 uid 44
;;      reg 66 { d1357(bb 4 insn 42) }
;;   UD chains for insn luid 14 uid 45
;;      reg 17 { d485(bb 4 insn 44) }

( 4 )->[5]->( 12 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(6){ d220(bb 0 insn -1) }u52(7){ d221(bb 0 insn -1) }u53(16){ d446(bb 0 insn -1) }u54(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 128
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 59 128
;; live  kill	
;; rd  in  	(25)
29, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1367, 1368, 1369, 1370
;; rd  gen 	(3)
27, 1354, 1371
;; rd  kill	(4)
1353, 1354, 1355, 1371
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(27)
27, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1354, 1357, 1367, 1368, 1369, 1370, 1371
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 49
;;      reg 124 { d1367(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 50
;;      reg 128 { d1371(bb 5 insn 49) }
;;   UD chains for insn luid 8 uid 55
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 0 { d28(bb 5 insn 54) }
;;      reg 1 { d70(bb 5 insn 51) }
;;      reg 2 { d108(bb 5 insn 50) }
;;      reg 4 { d152(bb 5 insn 52) }
;;      reg 5 { d208(bb 5 insn 53) }

( 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u63(6){ d220(bb 0 insn -1) }u64(7){ d221(bb 0 insn -1) }u65(16){ d446(bb 0 insn -1) }u66(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 70 76 80 85 92 93 116 129 130 131 132 133 134 142 143 144 145 146 147 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 37 [r8] 70 76 80 85 92 93 116 129 130 131 132 133 134 142 143 144 145 146 147 148
;; live  kill	 17 [flags] 18 [fpsr]
;; rd  in  	(25)
29, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1367, 1368, 1369, 1370
;; rd  gen 	(22)
12, 462, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;; rd  kill	(50)
493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; rd  out 	(45)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 63
;;      reg 66 { d1357(bb 4 insn 42) }
;;   UD chains for insn luid 4 uid 64
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d68(bb 6 insn 61) }
;;      reg 2 { d106(bb 6 insn 60) }
;;      reg 4 { d150(bb 6 insn 62) }
;;      reg 5 { d206(bb 6 insn 63) }
;;   UD chains for insn luid 5 uid 65
;;      reg 0 { d26(bb 6 insn 64) }
;;   UD chains for insn luid 6 uid 66
;;      reg 70 { d1358(bb 6 insn 65) }
;;   UD chains for insn luid 13 uid 73
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 0 { d25(bb 6 insn 72) }
;;      reg 1 { d66(bb 6 insn 69) }
;;      reg 2 { d104(bb 6 insn 68) }
;;      reg 4 { d148(bb 6 insn 70) }
;;      reg 5 { d204(bb 6 insn 71) }
;;   UD chains for insn luid 19 uid 79
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d64(bb 6 insn 76) }
;;      reg 2 { d102(bb 6 insn 75) }
;;      reg 4 { d146(bb 6 insn 77) }
;;      reg 5 { d202(bb 6 insn 78) }
;;      reg 37 { d1033(bb 6 insn 74) }
;;   UD chains for insn luid 20 uid 80
;;      reg 0 { d23(bb 6 insn 79) }
;;   UD chains for insn luid 21 uid 81
;;      reg 76 { d1359(bb 6 insn 80) }
;;   UD chains for insn luid 23 uid 83
;;      reg 129 { d1372(bb 6 insn 82) }
;;   UD chains for insn luid 24 uid 84
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d200(bb 6 insn 83) }
;;   UD chains for insn luid 26 uid 86
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d198(bb 6 insn 85) }
;;   UD chains for insn luid 30 uid 90
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 4 { d142(bb 6 insn 88) }
;;      reg 5 { d196(bb 6 insn 89) }
;;      reg 21 { d570(bb 6 insn 87) }
;;   UD chains for insn luid 31 uid 91
;;      reg 0 { d20(bb 6 insn 90) }
;;   UD chains for insn luid 32 uid 92
;;      reg 80 { d1360(bb 6 insn 91) }
;;   UD chains for insn luid 34 uid 96
;;      reg 131 { d1374(bb 6 insn 93) }
;;   UD chains for insn luid 35 uid 97
;;      reg 130 { d1373(bb 6 insn 93) }
;;   UD chains for insn luid 36 uid 98
;;      reg 131 { d1374(bb 6 insn 93) }
;;   UD chains for insn luid 37 uid 99
;;      reg 132 { d1375(bb 6 insn 98) }
;;   UD chains for insn luid 38 uid 100
;;      reg 130 { d1373(bb 6 insn 93) }
;;   UD chains for insn luid 39 uid 101
;;      reg 133 { d1376(bb 6 insn 99) }
;;      reg 134 { d1377(bb 6 insn 100) }
;;   UD chains for insn luid 45 uid 107
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 0 { d19(bb 6 insn 106) }
;;      reg 4 { d140(bb 6 insn 104) }
;;      reg 5 { d194(bb 6 insn 105) }
;;   UD chains for insn luid 46 uid 109
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 47 uid 111
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 48 uid 113
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 49 uid 115
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 50 uid 117
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 51 uid 119
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 52 uid 121
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 53 uid 122
;;      reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 57 uid 126
;;      reg 142 { d1378(bb 6 insn 122) }
;;   eq_note reg 20 { }
;;   UD chains for insn luid 58 uid 127
;;      reg 76 { d1359(bb 6 insn 80) }
;;   UD chains for insn luid 59 uid 128
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d58(bb 6 insn 125) }
;;      reg 2 { d96(bb 6 insn 124) }
;;      reg 4 { d138(bb 6 insn 126) }
;;      reg 5 { d192(bb 6 insn 127) }
;;      reg 37 { d1027(bb 6 insn 123) }
;;   UD chains for insn luid 62 uid 131
;;      reg 76 { d1359(bb 6 insn 80) }
;;   UD chains for insn luid 63 uid 132
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d56(bb 6 insn 129) }
;;      reg 4 { d136(bb 6 insn 130) }
;;      reg 5 { d190(bb 6 insn 131) }
;;   UD chains for insn luid 64 uid 133
;;      reg 0 { d16(bb 6 insn 132) }
;;   UD chains for insn luid 65 uid 134
;;      reg 85 { d1361(bb 6 insn 133) }
;;   UD chains for insn luid 66 uid 135
;;      reg 76 { d1359(bb 6 insn 80) }
;;   UD chains for insn luid 67 uid 136
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d188(bb 6 insn 135) }
;;   UD chains for insn luid 68 uid 137
;;      reg 76 { d1359(bb 6 insn 80) }
;;   UD chains for insn luid 69 uid 138
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d186(bb 6 insn 137) }
;;   UD chains for insn luid 73 uid 142
;;      reg 80 { d1360(bb 6 insn 91) }
;;   UD chains for insn luid 74 uid 143
;;      reg 85 { d1361(bb 6 insn 133) }
;;   UD chains for insn luid 75 uid 144
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d52(bb 6 insn 141) }
;;      reg 2 { d91(bb 6 insn 140) }
;;      reg 4 { d132(bb 6 insn 142) }
;;      reg 5 { d184(bb 6 insn 143) }
;;      reg 37 { d1022(bb 6 insn 139) }
;;   UD chains for insn luid 78 uid 147
;;      reg 85 { d1361(bb 6 insn 133) }
;;   UD chains for insn luid 79 uid 148
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d50(bb 6 insn 145) }
;;      reg 4 { d130(bb 6 insn 146) }
;;      reg 5 { d182(bb 6 insn 147) }
;;   UD chains for insn luid 80 uid 149
;;      reg 0 { d12(bb 6 insn 148) }
;;   UD chains for insn luid 81 uid 150
;;      reg 92 { d1362(bb 6 insn 149) }
;;   UD chains for insn luid 83 uid 154
;;      reg 144 { d1380(bb 6 insn 151) }
;;   UD chains for insn luid 84 uid 155
;;      reg 143 { d1379(bb 6 insn 151) }
;;   UD chains for insn luid 85 uid 156
;;      reg 144 { d1380(bb 6 insn 151) }
;;   UD chains for insn luid 86 uid 157
;;      reg 145 { d1381(bb 6 insn 156) }
;;   UD chains for insn luid 87 uid 158
;;      reg 143 { d1379(bb 6 insn 151) }
;;   UD chains for insn luid 88 uid 159
;;      reg 146 { d1382(bb 6 insn 157) }
;;      reg 147 { d1383(bb 6 insn 158) }
;;   UD chains for insn luid 89 uid 160
;;      reg 116 { d1366(bb 6 insn 101) }
;;      reg 148 { d1384(bb 6 insn 159) }
;;   UD chains for insn luid 90 uid 161
;;      reg 93 { d1363(bb 6 insn 160) }
;;   UD chains for insn luid 92 uid 163
;;      reg 93 { d1363(bb 6 insn 160) }
;;   UD chains for insn luid 93 uid 164
;;      reg 17 { d462(bb 6 insn 163) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u168(6){ d220(bb 0 insn -1) }u169(7){ d221(bb 0 insn -1) }u170(16){ d446(bb 0 insn -1) }u171(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 149
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149
;; live  kill	
;; rd  in  	(45)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;; rd  gen 	(1)
1386
;; rd  kill	(2)
1385, 1386
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; rd  out 	(46)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1386
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 165
;;      reg 93 { d1363(bb 6 insn 160) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u173(6){ d220(bb 0 insn -1) }u174(7){ d221(bb 0 insn -1) }u175(16){ d446(bb 0 insn -1) }u176(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags] 149 150 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149 150 151 152
;; live  kill	 17 [flags]
;; rd  in  	(45)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;; rd  gen 	(4)
1385, 1387, 1388, 1390
;; rd  kill	(6)
1385, 1386, 1387, 1388, 1389, 1390
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; rd  out 	(48)
12, 78, 114, 162, 219, 220, 221, 446, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1387, 1388, 1390
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 169
;;      reg 93 { d1363(bb 6 insn 160) }
;;   UD chains for insn luid 1 uid 170
;;      reg 93 { d1363(bb 6 insn 160) }
;;   UD chains for insn luid 2 uid 171
;;      reg 151 { d1389(bb 8 insn 169) }
;;      reg 152 { d1390(bb 8 insn 170) }
;;   UD chains for insn luid 3 uid 172
;;      reg 151 { d1388(bb 8 insn 171) }
;;   UD chains for insn luid 4 uid 173
;;      reg 150 { d1387(bb 8 insn 172) }
;;      reg 150 { d1387(bb 8 insn 172) }

( 7 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u184(6){ d220(bb 0 insn -1) }u185(7){ d221(bb 0 insn -1) }u186(16){ d446(bb 0 insn -1) }u187(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 105 153 154 155 156 157 158 160 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 104 105 153 154 155 156 157 158 160 161
;; live  kill	 17 [flags]
;; rd  in  	(50)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390
;; rd  gen 	(12)
8, 453, 1364, 1365, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  kill	(10)
1364, 1365, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; rd  out 	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 175
;;      reg 149 { d1386(bb 7 insn 165) d1385(bb 8 insn 173) }
;;   UD chains for insn luid 2 uid 177
;;      reg 153 { d1391(bb 9 insn 175) }
;;      reg 155 { d1393(bb 9 insn 176) }
;;   eq_note reg 153 { }
;;   UD chains for insn luid 4 uid 179
;;      reg 157 { d1395(bb 9 insn 178) }
;;   UD chains for insn luid 5 uid 180
;;      reg 156 { d1394(bb 9 insn 179) }
;;   UD chains for insn luid 6 uid 181
;;      reg 93 { d1363(bb 6 insn 160) }
;;      reg 93 { d1363(bb 6 insn 160) }
;;      reg 158 { d1396(bb 9 insn 180) }
;;      reg 158 { d1396(bb 9 insn 180) }
;;   UD chains for insn luid 7 uid 182
;;      reg 154 { d1392(bb 9 insn 177) }
;;   UD chains for insn luid 8 uid 183
;;      reg 160 { d1397(bb 9 insn 181) }
;;   UD chains for insn luid 12 uid 187
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 0 { d11(bb 9 insn 186) }
;;      reg 1 { d48(bb 9 insn 183) }
;;      reg 4 { d128(bb 9 insn 184) }
;;      reg 5 { d180(bb 9 insn 185) }
;;      reg 21 { d561(bb 9 insn 182) }
;;   UD chains for insn luid 15 uid 190
;;      reg 92 { d1362(bb 6 insn 149) }
;;   UD chains for insn luid 16 uid 191
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d46(bb 9 insn 188) }
;;      reg 4 { d126(bb 9 insn 189) }
;;      reg 5 { d178(bb 9 insn 190) }
;;   UD chains for insn luid 17 uid 192
;;      reg 0 { d9(bb 9 insn 191) }
;;   UD chains for insn luid 18 uid 193
;;      reg 104 { d1364(bb 9 insn 192) }
;;   UD chains for insn luid 21 uid 196
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 4 { d124(bb 9 insn 194) }
;;      reg 5 { d176(bb 9 insn 195) }
;;   UD chains for insn luid 22 uid 197
;;      reg 0 { d8(bb 9 insn 196) }
;;   UD chains for insn luid 23 uid 198
;;      reg 105 { d1365(bb 9 insn 197) }
;;   UD chains for insn luid 24 uid 199
;;      reg 105 { d1365(bb 9 insn 197) }
;;   UD chains for insn luid 25 uid 200
;;      reg 17 { d453(bb 9 insn 199) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u220(6){ d220(bb 0 insn -1) }u221(7){ d221(bb 0 insn -1) }u222(16){ d446(bb 0 insn -1) }u223(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; rd  out 	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 206
;;      reg 104 { d1364(bb 9 insn 192) }
;;   UD chains for insn luid 5 uid 207
;;      reg 105 { d1365(bb 9 insn 197) }
;;   UD chains for insn luid 6 uid 208
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 1 { d43(bb 10 insn 205) }
;;      reg 2 { d85(bb 10 insn 204) }
;;      reg 4 { d122(bb 10 insn 206) }
;;      reg 5 { d174(bb 10 insn 207) }
;;      reg 37 { d1016(bb 10 insn 203) }
;;      reg 38 { d1049(bb 10 insn 202) }

( 9 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u233(6){ d220(bb 0 insn -1) }u234(7){ d221(bb 0 insn -1) }u235(16){ d446(bb 0 insn -1) }u236(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59
;; live  kill	
;; rd  in  	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  gen 	(2)
1, 1353
;; rd  kill	(3)
1353, 1354, 1355
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(61)
1, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 211
;;      reg 92 { d1362(bb 6 insn 149) }
;;   UD chains for insn luid 1 uid 212
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d172(bb 11 insn 211) }
;;   UD chains for insn luid 2 uid 213
;;      reg 92 { d1362(bb 6 insn 149) }
;;   UD chains for insn luid 3 uid 214
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d170(bb 11 insn 213) }
;;   UD chains for insn luid 4 uid 215
;;      reg 104 { d1364(bb 9 insn 192) }
;;   UD chains for insn luid 5 uid 216
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d168(bb 11 insn 215) }
;;   UD chains for insn luid 6 uid 217
;;      reg 104 { d1364(bb 9 insn 192) }
;;   UD chains for insn luid 7 uid 218
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 5 { d166(bb 11 insn 217) }
;;   UD chains for insn luid 12 uid 223
;;      reg 7 { d221(bb 0 insn -1) }
;;      reg 0 { d2(bb 11 insn 222) }
;;      reg 4 { d116(bb 11 insn 220) }
;;      reg 5 { d164(bb 11 insn 221) }

( 3 5 11 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u253(6){ d220(bb 0 insn -1) }u254(7){ d221(bb 0 insn -1) }u255(16){ d446(bb 0 insn -1) }u256(20){ d551(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(69)
1, 27, 32, 78, 114, 162, 219, 220, 221, 446, 453, 485, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  gen 	(1)
0
;; rd  kill	(0)

;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(67)
0, 78, 114, 162, 219, 220, 221, 446, 453, 485, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;;  UD chains for artificial uses
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 16 { d446(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 230
;;      reg 59 { d1355(bb 3 insn 5) d1354(bb 5 insn 6) d1353(bb 11 insn 7) }
;;   UD chains for insn luid 1 uid 233
;;      reg 0 { d0(bb 12 insn 230) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u259(0){ d0(bb 12 insn 230) }u260(6){ d220(bb 0 insn -1) }u261(7){ d221(bb 0 insn -1) }u262(20){ d551(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(67)
0, 78, 114, 162, 219, 220, 221, 446, 453, 485, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(67)
0, 78, 114, 162, 219, 220, 221, 446, 453, 485, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 12 insn 230) }
;;   reg 6 { d220(bb 0 insn -1) }
;;   reg 7 { d221(bb 0 insn -1) }
;;   reg 20 { d551(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 55 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 144 to worklist
  Adding insn 138 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 107 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 196 to worklist
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 187 to worklist
  Adding insn 208 to worklist
  Adding insn 223 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 233 to worklist
Finished finding needed instructions:
  Adding insn 230 to worklist
Processing use of (reg 59 [ D.7353 ]) in insn 230:
  Adding insn 5 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
Processing use of (reg 0 ax) in insn 233:
Processing use of (reg 7 sp) in insn 212:
Processing use of (reg 5 di) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 92 [ extendedImage ]) in insn 211:
  Adding insn 149 to worklist
Processing use of (reg 0 ax) in insn 149:
Processing use of (reg 7 sp) in insn 214:
Processing use of (reg 5 di) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 92 [ extendedImage ]) in insn 213:
Processing use of (reg 7 sp) in insn 216:
Processing use of (reg 5 di) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 104 [ uintImage ]) in insn 215:
  Adding insn 192 to worklist
Processing use of (reg 0 ax) in insn 192:
Processing use of (reg 7 sp) in insn 218:
Processing use of (reg 5 di) in insn 218:
  Adding insn 217 to worklist
Processing use of (reg 104 [ uintImage ]) in insn 217:
Processing use of (reg 7 sp) in insn 223:
Processing use of (reg 0 ax) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 4 si) in insn 223:
  Adding insn 220 to worklist
Processing use of (reg 5 di) in insn 223:
  Adding insn 221 to worklist
Processing use of (reg 7 sp) in insn 208:
Processing use of (reg 1 dx) in insn 208:
  Adding insn 205 to worklist
Processing use of (reg 2 cx) in insn 208:
  Adding insn 204 to worklist
Processing use of (reg 4 si) in insn 208:
  Adding insn 206 to worklist
Processing use of (reg 5 di) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 37 r8) in insn 208:
  Adding insn 203 to worklist
Processing use of (reg 38 r9) in insn 208:
  Adding insn 202 to worklist
Processing use of (reg 105 [ fpOut ]) in insn 207:
  Adding insn 197 to worklist
Processing use of (reg 0 ax) in insn 197:
Processing use of (reg 104 [ uintImage ]) in insn 206:
Processing use of (reg 7 sp) in insn 187:
Processing use of (reg 0 ax) in insn 187:
  Adding insn 186 to worklist
Processing use of (reg 1 dx) in insn 187:
  Adding insn 183 to worklist
Processing use of (reg 4 si) in insn 187:
  Adding insn 184 to worklist
Processing use of (reg 5 di) in insn 187:
  Adding insn 185 to worklist
Processing use of (reg 21 xmm0) in insn 187:
  Adding insn 182 to worklist
Processing use of (reg 154) in insn 182:
  Adding insn 177 to worklist
Processing use of (reg 153) in insn 177:
  Adding insn 175 to worklist
Processing use of (reg 155) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 149) in insn 175:
  Adding insn 165 to worklist
  Adding insn 173 to worklist
Processing use of (reg 150) in insn 173:
  Adding insn 172 to worklist
Processing use of (reg 150) in insn 173:
Processing use of (reg 151) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 151) in insn 171:
  Adding insn 169 to worklist
Processing use of (reg 152) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 93 [ cycles ]) in insn 170:
  Adding insn 160 to worklist
Processing use of (reg 116 [ start ]) in insn 160:
  Adding insn 101 to worklist
Processing use of (reg 148) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 146) in insn 159:
  Adding insn 157 to worklist
Processing use of (reg 147 [ lo ]) in insn 159:
  Adding insn 158 to worklist
Processing use of (reg 143 [ lo ]) in insn 158:
Processing use of (reg 145 [ hi ]) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 144 [ hi ]) in insn 156:
Processing use of (reg 133) in insn 101:
  Adding insn 99 to worklist
Processing use of (reg 134 [ lo ]) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 130 [ lo ]) in insn 100:
Processing use of (reg 132 [ hi ]) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 131 [ hi ]) in insn 98:
Processing use of (reg 93 [ cycles ]) in insn 169:
Processing use of (reg 93 [ cycles ]) in insn 165:
Processing use of (reg 160) in insn 183:
  Adding insn 181 to worklist
Processing use of (reg 93 [ cycles ]) in insn 181:
Processing use of (reg 93 [ cycles ]) in insn 181:
Processing use of (reg 158) in insn 181:
  Adding insn 180 to worklist
Processing use of (reg 158) in insn 181:
Processing use of (reg 156) in insn 180:
  Adding insn 179 to worklist
Processing use of (reg 157 [ rows ]) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 7 sp) in insn 191:
Processing use of (reg 1 dx) in insn 191:
  Adding insn 188 to worklist
Processing use of (reg 4 si) in insn 191:
  Adding insn 189 to worklist
Processing use of (reg 5 di) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 92 [ extendedImage ]) in insn 190:
Processing use of (reg 7 sp) in insn 196:
Processing use of (reg 4 si) in insn 196:
  Adding insn 194 to worklist
Processing use of (reg 5 di) in insn 196:
  Adding insn 195 to worklist
Processing use of (reg 17 flags) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 105 [ fpOut ]) in insn 199:
Processing use of (reg 7 sp) in insn 64:
Processing use of (reg 1 dx) in insn 64:
  Adding insn 61 to worklist
Processing use of (reg 2 cx) in insn 64:
  Adding insn 60 to worklist
Processing use of (reg 4 si) in insn 64:
  Adding insn 62 to worklist
Processing use of (reg 5 di) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 66 [ fp ]) in insn 63:
  Adding insn 42 to worklist
Processing use of (reg 0 ax) in insn 42:
Processing use of (reg 70 [ image.5 ]) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 0 ax) in insn 65:
Processing use of (reg 7 sp) in insn 73:
Processing use of (reg 0 ax) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 1 dx) in insn 73:
  Adding insn 69 to worklist
Processing use of (reg 2 cx) in insn 73:
  Adding insn 68 to worklist
Processing use of (reg 4 si) in insn 73:
  Adding insn 70 to worklist
Processing use of (reg 5 di) in insn 73:
  Adding insn 71 to worklist
Processing use of (reg 7 sp) in insn 79:
Processing use of (reg 1 dx) in insn 79:
  Adding insn 76 to worklist
Processing use of (reg 2 cx) in insn 79:
  Adding insn 75 to worklist
Processing use of (reg 4 si) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 5 di) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 37 r8) in insn 79:
  Adding insn 74 to worklist
Processing use of (reg 7 sp) in insn 84:
Processing use of (reg 5 di) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 129 [ image ]) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 7 sp) in insn 86:
Processing use of (reg 5 di) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 7 sp) in insn 90:
Processing use of (reg 4 si) in insn 90:
  Adding insn 88 to worklist
Processing use of (reg 5 di) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 21 xmm0) in insn 90:
  Adding insn 87 to worklist
Processing use of (reg 7 sp) in insn 107:
Processing use of (reg 0 ax) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 4 si) in insn 107:
  Adding insn 104 to worklist
Processing use of (reg 5 di) in insn 107:
  Adding insn 105 to worklist
Processing use of (reg 20 frame) in insn 109:
Processing use of (reg 20 frame) in insn 111:
Processing use of (reg 20 frame) in insn 113:
Processing use of (reg 20 frame) in insn 115:
Processing use of (reg 20 frame) in insn 117:
Processing use of (reg 20 frame) in insn 119:
Processing use of (reg 20 frame) in insn 121:
Processing use of (reg 7 sp) in insn 128:
Processing use of (reg 1 dx) in insn 128:
  Adding insn 125 to worklist
Processing use of (reg 2 cx) in insn 128:
  Adding insn 124 to worklist
Processing use of (reg 4 si) in insn 128:
  Adding insn 126 to worklist
Processing use of (reg 5 di) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 37 r8) in insn 128:
  Adding insn 123 to worklist
Processing use of (reg 76 [ extendedImage ]) in insn 127:
  Adding insn 80 to worklist
Processing use of (reg 0 ax) in insn 80:
Processing use of (reg 142) in insn 126:
  Adding insn 122 to worklist
Processing use of (reg 20 frame) in insn 122:
Processing use of (reg 7 sp) in insn 132:
Processing use of (reg 1 dx) in insn 132:
  Adding insn 129 to worklist
Processing use of (reg 4 si) in insn 132:
  Adding insn 130 to worklist
Processing use of (reg 5 di) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 76 [ extendedImage ]) in insn 131:
Processing use of (reg 7 sp) in insn 136:
Processing use of (reg 5 di) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 76 [ extendedImage ]) in insn 135:
Processing use of (reg 7 sp) in insn 138:
Processing use of (reg 5 di) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 76 [ extendedImage ]) in insn 137:
Processing use of (reg 7 sp) in insn 144:
Processing use of (reg 1 dx) in insn 144:
  Adding insn 141 to worklist
Processing use of (reg 2 cx) in insn 144:
  Adding insn 140 to worklist
Processing use of (reg 4 si) in insn 144:
  Adding insn 142 to worklist
Processing use of (reg 5 di) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 37 r8) in insn 144:
  Adding insn 139 to worklist
Processing use of (reg 85 [ transposed ]) in insn 143:
  Adding insn 133 to worklist
Processing use of (reg 0 ax) in insn 133:
Processing use of (reg 80 [ gaussRow ]) in insn 142:
  Adding insn 91 to worklist
Processing use of (reg 0 ax) in insn 91:
Processing use of (reg 7 sp) in insn 148:
Processing use of (reg 1 dx) in insn 148:
  Adding insn 145 to worklist
Processing use of (reg 4 si) in insn 148:
  Adding insn 146 to worklist
Processing use of (reg 5 di) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 85 [ transposed ]) in insn 147:
Processing use of (reg 17 flags) in insn 164:
  Adding insn 163 to worklist
Processing use of (reg 93 [ cycles ]) in insn 163:
Processing use of (reg 7 sp) in insn 55:
Processing use of (reg 0 ax) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 1 dx) in insn 55:
  Adding insn 51 to worklist
Processing use of (reg 2 cx) in insn 55:
  Adding insn 50 to worklist
Processing use of (reg 4 si) in insn 55:
  Adding insn 52 to worklist
Processing use of (reg 5 di) in insn 55:
  Adding insn 53 to worklist
Processing use of (reg 128 [ MEM[(char * *)argv_2(D) + 8B] ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 124 [ argv ]) in insn 49:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 37:
Processing use of (reg 0 ax) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 1 dx) in insn 37:
  Adding insn 33 to worklist
Processing use of (reg 4 si) in insn 37:
  Adding insn 34 to worklist
Processing use of (reg 5 di) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 126 [ MEM[(char * *)argv_2(D) + 8B] ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 124 [ argv ]) in insn 32:
Processing use of (reg 7 sp) in insn 41:
Processing use of (reg 4 si) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 5 di) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 127 [ MEM[(char * *)argv_2(D) + 8B] ]) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 124 [ argv ]) in insn 38:
Processing use of (reg 17 flags) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 66 [ fp ]) in insn 44:
Processing use of (reg 7 sp) in insn 18:
Processing use of (reg 5 di) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 124 [ argv ]) in insn 17:
Processing use of (reg 7 sp) in insn 26:
Processing use of (reg 0 ax) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 1 dx) in insn 26:
  Adding insn 22 to worklist
Processing use of (reg 4 si) in insn 26:
  Adding insn 23 to worklist
Processing use of (reg 5 di) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 62 [ prog ]) in insn 22:
  Adding insn 19 to worklist
Processing use of (reg 0 ax) in insn 19:
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 20 frame) in insn 2:
Processing use of (reg 7 sp) in insn 13:
Processing use of (reg 4 si) in insn 13:
  Adding insn 11 to worklist
Processing use of (reg 5 di) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 125) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 20 frame) in insn 10:
Processing use of (reg 124 [ argv ]) in insn 11:
Processing use of (reg 17 flags) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 20 frame) in insn 14:


main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 18[fpsr] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={37d,18u} r1={42d,13u} r2={36d,7u} r4={48d,20u} r5={57d,29u} r6={1d,12u} r7={1d,40u} r8={28d} r9={28d} r10={28d} r11={28d} r12={28d} r13={28d} r14={28d} r15={28d} r16={1d,11u} r17={46d,4u} r18={30d} r19={28d} r20={1d,23u,2e} r21={31d,2u} r22={29d} r23={29d} r24={29d} r25={29d} r26={29d} r27={29d} r28={29d} r29={28d} r30={28d} r31={28d} r32={28d} r33={28d} r34={28d} r35={28d} r36={28d} r37={33d,4u} r38={30d,1u} r39={28d} r40={28d} r45={28d} r46={28d} r47={28d} r48={28d} r49={28d} r50={28d} r51={28d} r52={28d} r59={3d,1u} r62={1d,2u} r66={1d,3u} r70={1d,1u} r76={1d,5u} r80={1d,2u} r85={1d,3u} r92={1d,4u} r93={1d,7u} r104={1d,4u} r105={1d,3u} r116={1d,1u} r124={1d,5u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,2u} r131={1d,2u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r142={1d,1u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={2d,1u} r150={1d,2u} r151={2d,2u} r152={1d,1u} r153={1d,1u,1e} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r160={1d,1u} r161={1d} 
;;    total ref usage 1662{1399d,260u,3e} in 193{165 regular + 28 call} insns.
;; Reaching defs:

  sparse invalidated 	0, 1, 2, 4, 5, 17, 37
  dense invalidated 	222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352
0[0,37] 1[37,42] 2[79,36] 4[115,48] 5[163,57] 6[220,1] 7[221,1] 8[222,28] 9[250,28] 10[278,28] 11[306,28] 12[334,28] 13[362,28] 14[390,28] 15[418,28] 16[446,1] 17[447,46] 18[493,30] 19[523,28] 20[551,1] 21[552,31] 22[583,29] 23[612,29] 24[641,29] 25[670,29] 26[699,29] 27[728,29] 28[757,29] 29[786,28] 30[814,28] 31[842,28] 32[870,28] 33[898,28] 34[926,28] 35[954,28] 36[982,28] 37[1010,33] 38[1043,30] 39[1073,28] 40[1101,28] 45[1129,28] 46[1157,28] 47[1185,28] 48[1213,28] 49[1241,28] 50[1269,28] 51[1297,28] 52[1325,28] 59[1353,3] 62[1356,1] 66[1357,1] 70[1358,1] 76[1359,1] 80[1360,1] 85[1361,1] 92[1362,1] 93[1363,1] 104[1364,1] 105[1365,1] 116[1366,1] 124[1367,1] 125[1368,1] 126[1369,1] 127[1370,1] 128[1371,1] 129[1372,1] 130[1373,1] 131[1374,1] 132[1375,1] 133[1376,1] 134[1377,1] 142[1378,1] 143[1379,1] 144[1380,1] 145[1381,1] 146[1382,1] 147[1383,1] 148[1384,1] 149[1385,2] 150[1387,1] 151[1388,2] 152[1390,1] 153[1391,1] 154[1392,1] 155[1393,1] 156[1394,1] 157[1395,1] 158[1396,1] 160[1397,1] 161[1398,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 124 125
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 4 [si] 5 [di] 17 [flags] 124 125
;; live  kill	 17 [flags]
;; rd  in  	(19)
36, 78, 114, 162, 219, 220, 221, 446, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072
;; rd  gen 	(3)
490, 1367, 1368
;; rd  kill	(2)
1367, 1368

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [5 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) ../src/izp-gaussian.c:74 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ argc ])
        (nil)))

(insn 3 2 4 2 (set (reg/v/f:DI 124 [ argv ])
        (reg:DI 4 si [ argv ])) ../src/izp-gaussian.c:74 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 4 si [ argv ])
        (nil)))

(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 4 11 2 (parallel [
            (set (reg/f:DI 125)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:76 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 11 10 12 2 (set (reg:DI 4 si)
        (reg/v/f:DI 124 [ argv ])) ../src/izp-gaussian.c:76 62 {*movdi_internal_rex64}
     (nil))

(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/f:DI 125)) ../src/izp-gaussian.c:76 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 125)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc]))
            (nil))))

(call_insn 13 12 14 2 (call (mem:QI (symbol_ref:DI ("pgm_init") [flags 0x41]  <function_decl 0x2ae34578a600 pgm_init>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:76 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 14 13 15 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])) [5 argc+0 S4 A32])
            (const_int 1 [0x1]))) ../src/izp-gaussian.c:78 6 {*cmpsi_1}
     (nil))

(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) ../src/izp-gaussian.c:78 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
            (nil)))
 -> 29)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; rd  out 	(22)
36, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1367, 1368


;; Succ edge  3 [19.1%]  (fallthru)
;; Succ edge  4 [80.9%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 59 62
;; live  kill	
;; rd  in  	(22)
36, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1367, 1368
;; rd  gen 	(3)
32, 1355, 1356
;; rd  kill	(4)
1353, 1354, 1355, 1356

;; Pred edge  2 [19.1%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 124 [ argv ]) [2 *argv_2(D)+0 S8 A64])) ../src/izp-gaussian.c:79 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ argv ])
        (nil)))

(call_insn 18 17 19 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__xpg_basename") [flags 0x41]  <function_decl 0x2ae3457b0500 __xpg_basename>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:79 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 19 18 20 3 (set (reg/v/f:DI 62 [ prog ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:79 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 20 19 21 3 (var_location:DI prog (reg/v/f:DI 62 [ prog ])) ../src/izp-gaussian.c:79 -1
     (nil))

(debug_insn 21 20 22 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2ae345d4c960 *.LC6>)) ../src/izp-gaussian.c:80 -1
     (nil))

(insn 22 21 23 3 (set (reg:DI 1 dx)
        (reg/v/f:DI 62 [ prog ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 62 [ prog ])
        (nil)))

(insn 23 22 24 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2ae345d4c960 *.LC6>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 24 23 25 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 25 24 26 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 26 25 5 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 5 26 29 3 (set (reg:SI 59 [ D.7353 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:82 64 {*movsi_internal}
     (nil))
;; End of basic block 3 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(24)
32, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1355, 1356, 1367, 1368


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 66 126 127
;; live  kill	
;; rd  in  	(22)
36, 78, 114, 162, 219, 220, 221, 446, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1367, 1368
;; rd  gen 	(5)
29, 485, 1357, 1369, 1370
;; rd  kill	(3)
1357, 1369, 1370

;; Pred edge  2 [80.9%] 
(code_label 29 5 30 4 136 "" [1 uses])

(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 31 30 32 4 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2ae345d4ca00 *.LC7>)) ../src/izp-gaussian.c:86 -1
     (nil))

(insn 32 31 33 4 (set (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 33 32 34 4 (set (reg:DI 1 dx)
        (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])
        (nil)))

(insn 34 33 35 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2ae345d4ca00 *.LC7>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 4 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 36 35 37 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 37 36 38 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 38 37 39 4 (set (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(insn 39 38 40 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x2ae345d4caa0 *.LC8>)) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(insn 40 39 41 4 (set (reg:DI 5 di)
        (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])
        (nil)))

(call_insn 41 40 42 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2ae345655b00 fopen>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:87 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 42 41 43 4 (set (reg/v/f:DI 66 [ fp ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 43 42 44 4 (var_location:DI fp (reg/v/f:DI 66 [ fp ])) ../src/izp-gaussian.c:87 -1
     (nil))

(insn 44 43 45 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 66 [ fp ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:89 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) ../src/izp-gaussian.c:89 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil)))
 -> 58)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124
;; rd  out 	(25)
29, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1367, 1368, 1369, 1370


;; Succ edge  5 [10.1%]  (fallthru)
;; Succ edge  6 [89.9%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 128
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 59 128
;; live  kill	
;; rd  in  	(25)
29, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1367, 1368, 1369, 1370
;; rd  gen 	(3)
27, 1354, 1371
;; rd  kill	(4)
1353, 1354, 1355, 1371

;; Pred edge  4 [10.1%]  (fallthru)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 47 46 48 5 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:90 -1
     (nil))

(debug_insn 48 47 49 5 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2ae345d4cb40 *.LC9>)) ../src/izp-gaussian.c:90 -1
     (nil))

(insn 49 48 50 5 (set (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 124 [ argv ])
        (nil)))

(insn 50 49 51 5 (set (reg:DI 2 cx)
        (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])
        (nil)))

(insn 51 50 52 5 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2ae345d4cb40 *.LC9>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 52 51 53 5 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 53 52 54 5 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 54 53 55 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 55 54 6 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                        (nil)))))))

(insn 6 55 58 5 (set (reg:SI 59 [ D.7353 ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:91 64 {*movsi_internal}
     (nil))
;; End of basic block 5 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(27)
27, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1354, 1357, 1367, 1368, 1369, 1370, 1371


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u63(6){ }u64(7){ }u65(16){ }u66(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 70 76 80 85 92 93 116 129 130 131 132 133 134 142 143 144 145 146 147 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 37 [r8] 70 76 80 85 92 93 116 129 130 131 132 133 134 142 143 144 145 146 147 148
;; live  kill	 17 [flags] 18 [fpsr]
;; rd  in  	(25)
29, 78, 114, 162, 219, 220, 221, 446, 485, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1367, 1368, 1369, 1370
;; rd  gen 	(22)
12, 462, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;; rd  kill	(50)
493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384

;; Pred edge  4 [89.9%] 
(code_label 58 6 59 6 138 "" [1 uses])

(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 6 (set (reg:DI 2 cx)
        (symbol_ref:DI ("maxval")  <var_decl 0x2ae3457e0d20 maxval>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 61 60 62 6 (set (reg:DI 1 dx)
        (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 62 61 63 6 (set (reg:DI 4 si)
        (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 63 62 64 6 (set (reg:DI 5 di)
        (reg/v/f:DI 66 [ fp ])) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 66 [ fp ])
        (nil)))

(call_insn 64 63 65 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("pgm_readpgm") [flags 0x41]  <function_decl 0x2ae34578a800 pgm_readpgm>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:95 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(insn 65 64 66 6 (set (reg/f:DI 70 [ image.5 ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 66 65 67 6 (set (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])
        (reg/f:DI 70 [ image.5 ])) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 70 [ image.5 ])
        (nil)))

(debug_insn 67 66 68 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2ae345d4cbe0 *.LC10>)) ../src/izp-gaussian.c:96 -1
     (nil))

(insn 68 67 69 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 69 68 70 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 70 69 71 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2ae345d4cbe0 *.LC10>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 71 70 72 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 72 71 73 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 73 72 74 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn 74 73 75 6 (set (reg:DI 37 r8)
        (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(insn 75 74 76 6 (set (reg:DI 2 cx)
        (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(insn 76 75 77 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:99 64 {*movsi_internal}
     (nil))

(insn 77 76 78 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:99 64 {*movsi_internal}
     (nil))

(insn 78 77 79 6 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(call_insn 79 78 80 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_extendImage") [flags 0x3]  <function_decl 0x2ae345854900 izp_extendImage>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:99 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:SI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:SI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 37 r8))
                        (nil)))))))

(insn 80 79 81 6 (set (reg/v/f:DI 76 [ extendedImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 81 80 82 6 (var_location:DI extendedImage (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:99 -1
     (nil))

(insn 82 81 83 6 (set (reg/f:DI 129 [ image ])
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:103 62 {*movdi_internal_rex64}
     (nil))

(insn 83 82 84 6 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 129 [ image ]) [2 *image.8_30+0 S8 A64])) ../src/izp-gaussian.c:103 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 129 [ image ])
        (nil)))

(call_insn 84 83 85 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:103 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 85 84 86 6 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:104 62 {*movdi_internal_rex64}
     (nil))

(call_insn 86 85 87 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:104 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 87 86 88 6 (set (reg:SF 21 xmm0)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:109 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 3.0e+0 [0x0.cp+2])
        (nil)))

(insn 88 87 89 6 (set (reg:SI 4 si)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:109 64 {*movsi_internal}
     (nil))

(insn 89 88 90 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) ../src/izp-gaussian.c:109 64 {*movsi_internal}
     (nil))

(call_insn 90 89 91 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_gaussianMatrix") [flags 0x3]  <function_decl 0x2ae345854d00 izp_gaussianMatrix>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:109 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SF 21 xmm0)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (expr_list:REG_DEAD (reg:SI 4 si)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SF 21 xmm0))
                (nil)))))

(insn 91 90 92 6 (set (reg/v/f:DI 80 [ gaussRow ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:109 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 92 91 93 6 (var_location:DI gaussRow (reg/v/f:DI 80 [ gaussRow ])) ../src/izp-gaussian.c:109 -1
     (nil))

(insn 93 92 96 6 (parallel [
            (set (reg:SI 130 [ lo ])
                (asm_operands/v:SI ("rdtsc") ("=a") 0 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (set (reg:SI 131 [ hi ])
                (asm_operands/v:SI ("rdtsc") ("=d") 1 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../src/izp-gaussian.c:637 -1
     (expr_list:REG_UNUSED (reg:QI 18 fpsr)
        (expr_list:REG_UNUSED (reg:QI 17 flags)
            (nil))))

(debug_insn 96 93 97 6 (var_location:SI hi (reg:SI 131 [ hi ])) ../src/izp-gaussian.c:637 -1
     (nil))

(debug_insn 97 96 98 6 (var_location:SI lo (reg:SI 130 [ lo ])) ../src/izp-gaussian.c:637 -1
     (nil))

(insn 98 97 99 6 (set (reg:DI 132 [ hi ])
        (zero_extend:DI (reg:SI 131 [ hi ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 131 [ hi ])
        (nil)))

(insn 99 98 100 6 (parallel [
            (set (reg:DI 133)
                (ashift:DI (reg:DI 132 [ hi ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 132 [ hi ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 100 99 101 6 (set (reg:DI 134 [ lo ])
        (zero_extend:DI (reg:SI 130 [ lo ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 130 [ lo ])
        (nil)))

(insn 101 100 102 6 (parallel [
            (set (reg/v:DI 116 [ start ])
                (ior:DI (reg:DI 133)
                    (reg:DI 134 [ lo ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 401 {*iordi_1}
     (expr_list:REG_DEAD (reg:DI 134 [ lo ])
        (expr_list:REG_DEAD (reg:DI 133)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(debug_insn 102 101 103 6 (var_location:DI start (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:113 -1
     (nil))

(debug_insn 103 102 104 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2ae345d4cdc0 *.LC12>)) ../src/izp-gaussian.c:144 -1
     (nil))

(insn 104 103 105 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2ae345d4cdc0 *.LC12>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 105 104 106 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 106 105 107 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 107 106 109 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 109 107 111 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [3 row+0 S4 A64])
        (const_double:SF 1.0628999769687652587890625e-1 [0x0.d9ae92p-3])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 111 109 113 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [3 row+4 S4 A32])
        (const_double:SF 1.40320003032684326171875e-1 [0x0.8fb00cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 113 111 115 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [3 row+8 S4 A64])
        (const_double:SF 1.65769994258880615234375e-1 [0x0.a9bf9cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 115 113 117 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [3 row+12 S4 A32])
        (const_double:SF 1.7523999512195587158203125e-1 [0x0.b3721dp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 117 115 119 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [3 row+16 S4 A64])
        (const_double:SF 1.65769994258880615234375e-1 [0x0.a9bf9cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 119 117 121 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [3 row+20 S4 A32])
        (const_double:SF 1.40320003032684326171875e-1 [0x0.8fb00cp-2])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 121 119 122 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [3 row+24 S4 A64])
        (const_double:SF 1.0628999769687652587890625e-1 [0x0.d9ae92p-3])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 122 121 123 6 (parallel [
            (set (reg/f:DI 142)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:148 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 123 122 124 6 (set (reg:SI 37 r8)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 124 123 125 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 125 124 126 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 126 125 127 6 (set (reg:DI 4 si)
        (reg/f:DI 142)) ../src/izp-gaussian.c:148 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/f:DI 142)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0]))
            (nil))))

(insn 127 126 128 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:148 62 {*movdi_internal_rex64}
     (nil))

(call_insn 128 127 129 6 (call (mem:QI (symbol_ref:DI ("izp_convolve1D") [flags 0x3]  <function_decl 0x2ae345854b00 izp_convolve1D>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:148 618 {*call_0}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:SI 2 cx)
                    (expr_list:REG_DEAD (reg:SI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn 129 128 130 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:150 64 {*movsi_internal}
     (nil))

(insn 130 129 131 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:150 64 {*movsi_internal}
     (nil))

(insn 131 130 132 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:150 62 {*movdi_internal_rex64}
     (nil))

(call_insn 132 131 133 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_transpose") [flags 0x3]  <function_decl 0x2ae345854e00 izp_transpose>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:150 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 133 132 134 6 (set (reg/v/f:DI 85 [ transposed ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:150 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 134 133 135 6 (var_location:DI transposed (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:150 -1
     (nil))

(insn 135 134 136 6 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 76 [ extendedImage ]) [2 *extendedImage_29+0 S8 A64])) ../src/izp-gaussian.c:152 62 {*movdi_internal_rex64}
     (nil))

(call_insn 136 135 137 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:152 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 137 136 138 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:153 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 76 [ extendedImage ])
        (nil)))

(call_insn 138 137 139 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:153 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 139 138 140 6 (set (reg:SI 37 r8)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 140 139 141 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 141 140 142 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 142 141 143 6 (set (reg:DI 4 si)
        (mem/f:DI (reg/v/f:DI 80 [ gaussRow ]) [2 *gaussRow_33+0 S8 A64])) ../src/izp-gaussian.c:155 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 80 [ gaussRow ])
        (nil)))

(insn 143 142 144 6 (set (reg:DI 5 di)
        (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:155 62 {*movdi_internal_rex64}
     (nil))

(call_insn 144 143 145 6 (call (mem:QI (symbol_ref:DI ("izp_convolve1D") [flags 0x3]  <function_decl 0x2ae345854b00 izp_convolve1D>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:155 618 {*call_0}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:SI 2 cx)
                    (expr_list:REG_DEAD (reg:SI 1 dx)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn 145 144 146 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:156 64 {*movsi_internal}
     (nil))

(insn 146 145 147 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:156 64 {*movsi_internal}
     (nil))

(insn 147 146 148 6 (set (reg:DI 5 di)
        (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:156 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 85 [ transposed ])
        (nil)))

(call_insn 148 147 149 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_transpose") [flags 0x3]  <function_decl 0x2ae345854e00 izp_transpose>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:156 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 149 148 150 6 (set (reg/v/f:DI 92 [ extendedImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:156 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 150 149 151 6 (var_location:DI extendedImage (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:156 -1
     (nil))

(insn 151 150 154 6 (parallel [
            (set (reg:SI 143 [ lo ])
                (asm_operands/v:SI ("rdtsc") ("=a") 0 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (set (reg:SI 144 [ hi ])
                (asm_operands/v:SI ("rdtsc") ("=d") 1 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../src/izp-gaussian.c:637 -1
     (expr_list:REG_UNUSED (reg:QI 18 fpsr)
        (expr_list:REG_UNUSED (reg:QI 17 flags)
            (nil))))

(debug_insn 154 151 155 6 (var_location:SI hi (reg:SI 144 [ hi ])) ../src/izp-gaussian.c:637 -1
     (nil))

(debug_insn 155 154 156 6 (var_location:SI lo (reg:SI 143 [ lo ])) ../src/izp-gaussian.c:637 -1
     (nil))

(insn 156 155 157 6 (set (reg:DI 145 [ hi ])
        (zero_extend:DI (reg:SI 144 [ hi ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 144 [ hi ])
        (nil)))

(insn 157 156 158 6 (parallel [
            (set (reg:DI 146)
                (ashift:DI (reg:DI 145 [ hi ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 145 [ hi ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 158 157 159 6 (set (reg:DI 147 [ lo ])
        (zero_extend:DI (reg:SI 143 [ lo ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 143 [ lo ])
        (nil)))

(insn 159 158 160 6 (parallel [
            (set (reg:DI 148)
                (ior:DI (reg:DI 146)
                    (reg:DI 147 [ lo ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 401 {*iordi_1}
     (expr_list:REG_DEAD (reg:DI 147 [ lo ])
        (expr_list:REG_DEAD (reg:DI 146)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 160 159 161 6 (parallel [
            (set (reg/v:DI 93 [ cycles ])
                (minus:DI (reg:DI 148)
                    (reg/v:DI 116 [ start ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:162 292 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 148)
        (expr_list:REG_DEAD (reg/v:DI 116 [ start ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(debug_insn 161 160 162 6 (var_location:DI cycles (reg/v:DI 93 [ cycles ])) ../src/izp-gaussian.c:162 -1
     (nil))

(debug_insn 162 161 163 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x2ae345da3000 *.LC18>)) ../src/izp-gaussian.c:163 -1
     (nil))

(insn 163 162 164 6 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 93 [ cycles ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:164 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 164 163 235 6 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) ../src/izp-gaussian.c:164 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil)))
 -> 168)
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; rd  out 	(45)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384


;; Succ edge  8 [21.0%] 
;; Succ edge  7 [79.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u168(6){ }u169(7){ }u170(16){ }u171(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 149
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149
;; live  kill	
;; rd  in  	(45)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;; rd  gen 	(1)
1386
;; rd  kill	(2)
1385, 1386

;; Pred edge  6 [79.0%]  (fallthru)
(note 235 164 165 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 165 235 168 7 (set (reg:SF 149)
        (float:SF (reg/v:DI 93 [ cycles ]))) ../src/izp-gaussian.c:164 219 {*floatdisf2_sse_interunit}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; rd  out 	(46)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1386


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u173(6){ }u174(7){ }u175(16){ }u176(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags] 149 150 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149 150 151 152
;; live  kill	 17 [flags]
;; rd  in  	(45)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384
;; rd  gen 	(4)
1385, 1387, 1388, 1390
;; rd  kill	(6)
1385, 1386, 1387, 1388, 1389, 1390

;; Pred edge  6 [21.0%] 
(code_label 168 165 236 8 139 "" [1 uses])

(note 236 168 169 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 169 236 170 8 (parallel [
            (set (reg:DI 151)
                (lshiftrt:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 533 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 170 169 171 8 (parallel [
            (set (reg:DI 152)
                (and:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 379 {*anddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 171 170 172 8 (parallel [
            (set (reg:DI 151)
                (ior:DI (reg:DI 151)
                    (reg:DI 152)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 401 {*iordi_1}
     (expr_list:REG_DEAD (reg:DI 152)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 172 171 173 8 (set (reg:SF 150)
        (float:SF (reg:DI 151))) ../src/izp-gaussian.c:164 219 {*floatdisf2_sse_interunit}
     (expr_list:REG_DEAD (reg:DI 151)
        (nil)))

(insn 173 172 174 8 (set (reg:SF 149)
        (plus:SF (reg:SF 150)
            (reg:SF 150))) ../src/izp-gaussian.c:164 729 {*fop_sf_comm_sse}
     (expr_list:REG_DEAD (reg:SF 150)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; rd  out 	(48)
12, 78, 114, 162, 219, 220, 221, 446, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1387, 1388, 1390


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u184(6){ }u185(7){ }u186(16){ }u187(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 105 153 154 155 156 157 158 160 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 104 105 153 154 155 156 157 158 160 161
;; live  kill	 17 [flags]
;; rd  in  	(50)
12, 78, 114, 162, 219, 220, 221, 446, 462, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390
;; rd  gen 	(12)
8, 453, 1364, 1365, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  kill	(10)
1364, 1365, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 174 173 237 9 140 "" [0 uses])

(note 237 174 175 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 175 237 176 9 (set (reg:DF 153)
        (float_extend:DF (reg:SF 149))) ../src/izp-gaussian.c:163 136 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg:SF 149)
        (nil)))

(insn 176 175 177 9 (set (reg:DF 155)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [7 S8 A64])) ../src/izp-gaussian.c:163 107 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+10 [0x0.9502f9p+35])
        (nil)))

(insn 177 176 178 9 (set (reg:DF 154)
        (div:DF (reg:DF 153)
            (reg:DF 155))) ../src/izp-gaussian.c:163 741 {*fop_df_1_sse}
     (expr_list:REG_DEAD (reg:DF 155)
        (expr_list:REG_DEAD (reg:DF 153)
            (expr_list:REG_EQUAL (div:DF (reg:DF 153)
                    (const_double:DF 2.0e+10 [0x0.9502f9p+35]))
                (nil)))))

(insn 178 177 179 9 (set (reg:SI 157 [ rows ])
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:163 64 {*movsi_internal}
     (nil))

(insn 179 178 180 9 (parallel [
            (set (reg:SI 156)
                (mult:SI (reg:SI 157 [ rows ])
                    (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:163 333 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 157 [ rows ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 180 179 181 9 (set (reg:DI 158)
        (sign_extend:DI (reg:SI 156))) ../src/izp-gaussian.c:163 126 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 181 180 182 9 (parallel [
            (set (reg:DI 160)
                (udiv:DI (reg/v:DI 93 [ cycles ])
                    (reg:DI 158)))
            (set (reg:DI 161)
                (umod:DI (reg/v:DI 93 [ cycles ])
                    (reg:DI 158)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:163 363 {*udivmoddi4}
     (expr_list:REG_DEAD (reg:DI 158)
        (expr_list:REG_DEAD (reg/v:DI 93 [ cycles ])
            (expr_list:REG_UNUSED (reg:DI 161)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))

(insn 182 181 183 9 (set (reg:DF 21 xmm0)
        (reg:DF 154)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 154)
        (nil)))

(insn 183 182 184 9 (set (reg:DI 1 dx)
        (reg:DI 160)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 160)
        (nil)))

(insn 184 183 185 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x2ae345da3000 *.LC18>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 185 184 186 9 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 186 185 187 9 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 187 186 188 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
                        (nil)))))))

(insn 188 187 189 9 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:168 64 {*movsi_internal}
     (nil))

(insn 189 188 190 9 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:168 64 {*movsi_internal}
     (nil))

(insn 190 189 191 9 (set (reg:DI 5 di)
        (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:168 62 {*movdi_internal_rex64}
     (nil))

(call_insn 191 190 192 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_toUintArray") [flags 0x3]  <function_decl 0x2ae345854f00 izp_toUintArray>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:168 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 192 191 193 9 (set (reg/v/f:DI 104 [ uintImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:168 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 193 192 194 9 (var_location:DI uintImage (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:168 -1
     (nil))

(insn 194 193 195 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x2ae345da30a0 *.LC19>)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (nil))

(insn 195 194 196 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x2ae345da3140 *.LC20>)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (nil))

(call_insn 196 195 197 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2ae345655b00 fopen>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:171 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 197 196 198 9 (set (reg/v/f:DI 105 [ fpOut ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 198 197 199 9 (var_location:DI fpOut (reg/v/f:DI 105 [ fpOut ])) ../src/izp-gaussian.c:171 -1
     (nil))

(insn 199 198 200 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 105 [ fpOut ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:172 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 200 199 201 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) ../src/izp-gaussian.c:172 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil)))
 -> 209)
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; rd  out 	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398


;; Succ edge  10 [69.8%]  (fallthru)
;; Succ edge  11 [30.2%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u220(6){ }u221(7){ }u222(16){ }u223(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  9 [69.8%]  (fallthru)
(note 201 200 202 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 10 (set (reg:SI 38 r9)
        (const_int 0 [0])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 203 202 204 10 (set (reg:SI 37 r8)
        (mem/c/i:SI (symbol_ref:DI ("maxval")  <var_decl 0x2ae3457e0d20 maxval>) [5 maxval+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 204 203 205 10 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 205 204 206 10 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 206 205 207 10 (set (reg:DI 4 si)
        (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:173 62 {*movdi_internal_rex64}
     (nil))

(insn 207 206 208 10 (set (reg:DI 5 di)
        (reg/v/f:DI 105 [ fpOut ])) ../src/izp-gaussian.c:173 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ fpOut ])
        (nil)))

(call_insn 208 207 209 10 (call (mem:QI (symbol_ref:DI ("pgm_writepgm") [flags 0x41]  <function_decl 0x2ae34578ab00 pgm_writepgm>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:173 618 {*call_0}
     (expr_list:REG_DEAD (reg:SI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:SI 2 cx)
                        (expr_list:REG_DEAD (reg:SI 1 dx)
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (expr_list:REG_DEP_TRUE (use (reg:SI 38 r9))
                            (nil))))))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; rd  out 	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u233(6){ }u234(7){ }u235(16){ }u236(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59
;; live  kill	
;; rd  in  	(60)
8, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  gen 	(2)
1, 1353
;; rd  kill	(3)
1353, 1354, 1355

;; Pred edge  9 [30.2%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 209 208 210 11 141 "" [1 uses])

(note 210 209 211 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 11 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 92 [ extendedImage ]) [2 *extendedImage_47+0 S8 A64])) ../src/izp-gaussian.c:176 62 {*movdi_internal_rex64}
     (nil))

(call_insn 212 211 213 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:176 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 213 212 214 11 (set (reg:DI 5 di)
        (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:177 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 92 [ extendedImage ])
        (nil)))

(call_insn 214 213 215 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:177 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 215 214 216 11 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 104 [ uintImage ]) [2 *uintImage_61+0 S8 A64])) ../src/izp-gaussian.c:179 62 {*movdi_internal_rex64}
     (nil))

(call_insn 216 215 217 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:179 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 217 216 218 11 (set (reg:DI 5 di)
        (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:180 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg/v/f:DI 104 [ uintImage ])
        (nil)))

(call_insn 218 217 219 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:180 618 {*call_0}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 219 218 220 11 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x2ae345da31e0 *.LC21>)) ../src/izp-gaussian.c:182 -1
     (nil))

(insn 220 219 221 11 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x2ae345da31e0 *.LC21>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 221 220 222 11 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 222 221 223 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 223 222 7 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 7 223 224 11 (set (reg:SI 59 [ D.7353 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:183 64 {*movsi_internal}
     (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(61)
1, 78, 114, 162, 219, 220, 221, 446, 453, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u253(6){ }u254(7){ }u255(16){ }u256(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(69)
1, 27, 32, 78, 114, 162, 219, 220, 221, 446, 453, 485, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398
;; rd  gen 	(1)
0
;; rd  kill	(0)


;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 224 7 225 12 137 "" [0 uses])

(note 225 224 230 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 230 225 233 12 (set (reg/i:SI 0 ax)
        (reg:SI 59 [ D.7353 ])) ../src/izp-gaussian.c:184 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.7353 ])
        (nil)))

(insn 233 230 0 12 (use (reg/i:SI 0 ax)) ../src/izp-gaussian.c:184 -1
     (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(67)
0, 78, 114, 162, 219, 220, 221, 446, 453, 485, 490, 551, 582, 611, 640, 669, 698, 727, 756, 785, 1042, 1072, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_printMatrix (izp_printMatrix)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 14 (  1.6)


izp_printMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={5d,2u} r1={3d,1u} r2={3d} r4={5d,3u} r5={5d,3u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={11d,4u} r18={2d} r19={2d} r20={1d,8u} r21={4d,1u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r61={2d,3u} r68={2d,3u} r83={1d,1u} r84={1d,2u} r85={1d,2u} r86={1d,1u} r87={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 200{136d,64u,0e} in 36{34 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122
0[0,5] 1[5,3] 2[8,3] 4[11,5] 5[16,5] 6[21,1] 7[22,1] 8[23,2] 9[25,2] 10[27,2] 11[29,2] 12[31,2] 13[33,2] 14[35,2] 15[37,2] 16[39,1] 17[40,11] 18[51,2] 19[53,2] 20[55,1] 21[56,4] 22[60,3] 23[63,3] 24[66,3] 25[69,3] 26[72,3] 27[75,3] 28[78,3] 29[81,2] 30[83,2] 31[85,2] 32[87,2] 33[89,2] 34[91,2] 35[93,2] 36[95,2] 37[97,3] 38[100,3] 39[103,2] 40[105,2] 45[107,2] 46[109,2] 47[111,2] 48[113,2] 49[115,2] 50[117,2] 51[119,2] 52[121,2] 61[123,2] 68[125,2] 83[127,1] 84[128,1] 85[129,1] 86[130,1] 87[131,1] 91[132,1] 92[133,1] 93[134,1] 94[135,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d7(1){ }d10(2){ }d15(4){ }d20(5){ }d21(6){ }d22(7){ }d39(16){ }d55(20){ }d59(21){ }d62(22){ }d65(23){ }d68(24){ }d71(25){ }d74(26){ }d77(27){ }d80(28){ }d99(37){ }d102(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(19)
4, 7, 10, 15, 20, 21, 22, 39, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102
;; rd  kill	(56)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 39, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 97, 98, 99, 100, 101, 102
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
4, 7, 10, 15, 20, 21, 22, 39, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102

( 0 )->[2]->( 5 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d21(bb 0 insn -1) }u1(7){ d22(bb 0 insn -1) }u2(16){ d39(bb 0 insn -1) }u3(20){ d55(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 68 83 84 85
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 68 83 84 85
;; live  kill	
;; rd  in  	(19)
4, 7, 10, 15, 20, 21, 22, 39, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102
;; rd  gen 	(5)
50, 125, 127, 128, 129
;; rd  kill	(16)
40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 125, 126, 127, 128, 129
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; rd  out 	(24)
4, 7, 10, 15, 20, 21, 22, 39, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 125, 127, 128, 129
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 5 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 4 { d15(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 1 { d7(bb 0 insn -1) }
;;   UD chains for insn luid 5 uid 12
;;      reg 84 { d128(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 13
;;      reg 17 { d50(bb 2 insn 12) }

( 3 7 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ d21(bb 0 insn -1) }u10(7){ d22(bb 0 insn -1) }u11(16){ d39(bb 0 insn -1) }u12(20){ d55(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 61 86 87
;; live  kill	 17 [flags]
;; rd  in  	(36)
0, 2, 4, 7, 10, 15, 20, 21, 22, 39, 43, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(5)
2, 43, 124, 130, 131
;; rd  kill	(20)
0, 1, 2, 3, 4, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 123, 124, 130, 131
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; rd  out 	(32)
2, 7, 10, 15, 20, 21, 22, 39, 43, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 19
;;      reg 68 { d126(bb 4 insn 40) d125(bb 2 insn 7) }
;;      reg 83 { d127(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 20
;;      reg 61 { d124(bb 3 insn 28) d123(bb 7 insn 6) }
;;      reg 86 { d130(bb 3 insn 19) }
;;   UD chains for insn luid 3 uid 21
;;      reg 87 { d131(bb 3 insn 20) }
;;   UD chains for insn luid 7 uid 25
;;      reg 7 { d22(bb 0 insn -1) }
;;      reg 0 { d3(bb 3 insn 24) }
;;      reg 4 { d14(bb 3 insn 22) }
;;      reg 5 { d19(bb 3 insn 23) }
;;      reg 21 { d58(bb 3 insn 21) }
;;   UD chains for insn luid 9 uid 28
;;      reg 61 { d124(bb 3 insn 28) d123(bb 7 insn 6) }
;;   UD chains for insn luid 10 uid 30
;;      reg 61 { d124(bb 3 insn 28) }
;;      reg 94 { d135(bb 5 insn 53) }
;;   UD chains for insn luid 11 uid 31
;;      reg 17 { d43(bb 3 insn 30) }

( 3 6 )->[4]->( 6 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(6){ d21(bb 0 insn -1) }u28(7){ d22(bb 0 insn -1) }u29(16){ d39(bb 0 insn -1) }u30(20){ d55(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 68
;; live  kill	 17 [flags]
;; rd  in  	(35)
0, 2, 4, 7, 10, 15, 20, 21, 22, 39, 43, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(3)
0, 45, 126
;; rd  kill	(18)
0, 1, 2, 3, 4, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 125, 126
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; rd  out 	(31)
0, 7, 10, 15, 20, 21, 22, 39, 45, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 37
;;      reg 7 { d22(bb 0 insn -1) }
;;      reg 0 { d1(bb 4 insn 36) }
;;      reg 4 { d12(bb 4 insn 34) }
;;      reg 5 { d17(bb 4 insn 35) }
;;   UD chains for insn luid 6 uid 40
;;      reg 68 { d126(bb 4 insn 40) d125(bb 2 insn 7) }
;;   UD chains for insn luid 7 uid 41
;;      reg 68 { d126(bb 4 insn 40) }
;;      reg 84 { d128(bb 2 insn 3) }
;;   UD chains for insn luid 8 uid 42
;;      reg 17 { d45(bb 4 insn 41) }

( 2 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(6){ d21(bb 0 insn -1) }u40(7){ d22(bb 0 insn -1) }u41(16){ d39(bb 0 insn -1) }u42(20){ d55(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags] 91 92 93 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  gen 	 91 92 93 94
;; live  kill	 17 [flags]
;; rd  in  	(24)
4, 7, 10, 15, 20, 21, 22, 39, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 125, 127, 128, 129
;; rd  gen 	(4)
132, 133, 134, 135
;; rd  kill	(15)
40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 132, 133, 134, 135
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; rd  out 	(27)
4, 7, 10, 15, 20, 21, 22, 39, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 125, 127, 128, 129, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 50
;;      reg 85 { d129(bb 2 insn 4) }
;;   UD chains for insn luid 1 uid 51
;;      reg 91 { d132(bb 5 insn 50) }
;;   UD chains for insn luid 2 uid 52
;;      reg 92 { d133(bb 5 insn 51) }
;;   UD chains for insn luid 3 uid 53
;;      reg 93 { d134(bb 5 insn 52) }

( 5 4 )->[6]->( 7 4 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(6){ d21(bb 0 insn -1) }u48(7){ d22(bb 0 insn -1) }u49(16){ d39(bb 0 insn -1) }u50(20){ d55(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(1)
44
;; rd  kill	(11)
40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; rd  out 	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 47
;;      reg 85 { d129(bb 2 insn 4) }
;;   UD chains for insn luid 2 uid 48
;;      reg 17 { d44(bb 6 insn 47) }

( 6 )->[7]->( 3 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ d21(bb 0 insn -1) }u54(7){ d22(bb 0 insn -1) }u55(16){ d39(bb 0 insn -1) }u56(20){ d55(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 61
;; live  kill	
;; rd  in  	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(1)
123
;; rd  kill	(2)
123, 124
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; rd  out 	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 123, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }

( 4 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(6){ d21(bb 0 insn -1) }u58(7){ d22(bb 0 insn -1) }u59(16){ d39(bb 0 insn -1) }u60(20){ d55(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(34)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u61(6){ d21(bb 0 insn -1) }u62(7){ d22(bb 0 insn -1) }u63(20){ d55(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(34)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 20 { d55(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 18 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
Processing use of (reg 17 flags) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 85 [ m ]) in insn 47:
  Adding insn 4 to worklist
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 7 sp) in insn 37:
Processing use of (reg 0 ax) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 4 si) in insn 37:
  Adding insn 34 to worklist
Processing use of (reg 5 di) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 17 flags) in insn 42:
  Adding insn 41 to worklist
Processing use of (subreg (reg 68 [ ivtmp.1183 ]) 0) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 84 [ n ]) in insn 41:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 68 [ ivtmp.1183 ]) in insn 40:
  Adding insn 7 to worklist
Processing use of (reg 7 sp) in insn 25:
Processing use of (reg 0 ax) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 4 si) in insn 25:
  Adding insn 22 to worklist
Processing use of (reg 5 di) in insn 25:
  Adding insn 23 to worklist
Processing use of (reg 21 xmm0) in insn 25:
  Adding insn 21 to worklist
Processing use of (reg 87) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 61 [ ivtmp.1181 ]) in insn 20:
  Adding insn 28 to worklist
  Adding insn 6 to worklist
Processing use of (reg 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 68 [ ivtmp.1183 ]) in insn 19:
Processing use of (reg 83 [ mat ]) in insn 19:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 61 [ ivtmp.1181 ]) in insn 28:
Processing use of (reg 17 flags) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 61 [ ivtmp.1181 ]) in insn 30:
Processing use of (reg 94 [ D.9224 ]) in insn 30:
  Adding insn 53 to worklist
Processing use of (reg 93) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 92) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 91) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 85 [ m ]) in insn 50:
Processing use of (reg 17 flags) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 84 [ n ]) in insn 12:


izp_printMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={5d,2u} r1={3d,1u} r2={3d} r4={5d,3u} r5={5d,3u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={11d,4u} r18={2d} r19={2d} r20={1d,8u} r21={4d,1u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r61={2d,3u} r68={2d,3u} r83={1d,1u} r84={1d,2u} r85={1d,2u} r86={1d,1u} r87={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 200{136d,64u,0e} in 36{34 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122
0[0,5] 1[5,3] 2[8,3] 4[11,5] 5[16,5] 6[21,1] 7[22,1] 8[23,2] 9[25,2] 10[27,2] 11[29,2] 12[31,2] 13[33,2] 14[35,2] 15[37,2] 16[39,1] 17[40,11] 18[51,2] 19[53,2] 20[55,1] 21[56,4] 22[60,3] 23[63,3] 24[66,3] 25[69,3] 26[72,3] 27[75,3] 28[78,3] 29[81,2] 30[83,2] 31[85,2] 32[87,2] 33[89,2] 34[91,2] 35[93,2] 36[95,2] 37[97,3] 38[100,3] 39[103,2] 40[105,2] 45[107,2] 46[109,2] 47[111,2] 48[113,2] 49[115,2] 50[117,2] 51[119,2] 52[121,2] 61[123,2] 68[125,2] 83[127,1] 84[128,1] 85[129,1] 86[130,1] 87[131,1] 91[132,1] 92[133,1] 93[134,1] 94[135,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 68 83 84 85
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 68 83 84 85
;; live  kill	
;; rd  in  	(19)
4, 7, 10, 15, 20, 21, 22, 39, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102
;; rd  gen 	(5)
50, 125, 127, 128, 129
;; rd  kill	(16)
40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 125, 126, 127, 128, 129

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 (set (reg/v/f:DI 83 [ mat ])
        (reg:DI 5 di [ mat ])) ../src/izp-gaussian.c:626 62 {*movdi_internal_rex64}
     (expr_list:REG_DEAD (reg:DI 5 di [ mat ])
        (nil)))

(insn 3 2 4 2 (set (reg/v:SI 84 [ n ])
        (reg:SI 4 si [ n ])) ../src/izp-gaussian.c:626 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (nil)))

(insn 4 3 5 2 (set (reg/v:SI 85 [ m ])
        (reg:SI 1 dx [ m ])) ../src/izp-gaussian.c:626 64 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 1 dx [ m ])
        (nil)))

(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 11 5 7 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 7 11 12 2 (set (reg:DI 68 [ ivtmp.1183 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:627 62 {*movdi_internal_rex64}
     (nil))

(insn 12 7 13 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 84 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:627 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 13 12 29 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 43)
            (pc))) ../src/izp-gaussian.c:627 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 43)
;; End of basic block 2 -> ( 5 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; rd  out 	(24)
4, 7, 10, 15, 20, 21, 22, 39, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 125, 127, 128, 129


;; Succ edge  5 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru)

;; Start of basic block ( 3 7) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 61 86 87
;; live  kill	 17 [flags]
;; rd  in  	(36)
0, 2, 4, 7, 10, 15, 20, 21, 22, 39, 43, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(5)
2, 43, 124, 130, 131
;; rd  kill	(20)
0, 1, 2, 3, 4, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 123, 124, 130, 131

;; Pred edge  3 [91.0%]  (dfs_back)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 29 13 17 3 147 "" [1 uses])

(note 17 29 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 18 17 19 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x2ae345dc75a0 *.LC22>)) ../src/izp-gaussian.c:629 -1
     (nil))

(insn 19 18 20 3 (set (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 68 [ ivtmp.1183 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 83 [ mat ])) [2 MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:629 62 {*movdi_internal_rex64}
     (nil))

(insn 20 19 21 3 (set (reg:DF 87)
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
                    (reg:DI 61 [ ivtmp.1181 ])) [3 *D.6865_14+0 S4 A32]))) ../src/izp-gaussian.c:629 136 {*extendsfdf2_sse}
     (expr_list:REG_DEAD (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
        (nil)))

(insn 21 20 22 3 (set (reg:DF 21 xmm0)
        (reg:DF 87)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 107 {*movdf_internal_rex64}
     (expr_list:REG_DEAD (reg:DF 87)
        (nil)))

(insn 22 21 23 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x2ae345dc75a0 *.LC22>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 23 22 24 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 24 23 25 3 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 25 24 27 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
                    (nil))))))

(debug_insn 27 25 28 3 (var_location:SI j (debug_expr:SI D#21)) -1
     (nil))

(insn 28 27 30 3 (parallel [
            (set (reg:DI 61 [ ivtmp.1181 ])
                (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 30 28 31 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 61 [ ivtmp.1181 ])
            (reg:DI 94 [ D.9224 ]))) ../src/izp-gaussian.c:628 7 {*cmpdi_1}
     (nil))

(jump_insn 31 30 46 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 29)
            (pc))) ../src/izp-gaussian.c:628 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil)))
 -> 29)
;; End of basic block 3 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; rd  out 	(32)
2, 7, 10, 15, 20, 21, 22, 39, 43, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135


;; Succ edge  3 [91.0%]  (dfs_back)
;; Succ edge  4 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 3 6) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(6){ }u28(7){ }u29(16){ }u30(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 68
;; live  kill	 17 [flags]
;; rd  in  	(35)
0, 2, 4, 7, 10, 15, 20, 21, 22, 39, 43, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(3)
0, 45, 126
;; rd  kill	(18)
0, 1, 2, 3, 4, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 125, 126

;; Pred edge  3 [9.0%]  (fallthru,loop_exit)
;; Pred edge  6 [9.0%] 
(code_label 46 31 32 4 148 "" [1 uses])

(note 32 46 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 33 32 34 4 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x2ae345dc7640 *.LC23>)) ../src/izp-gaussian.c:631 -1
     (nil))

(insn 34 33 35 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x2ae345dc7640 *.LC23>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 4 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 36 35 37 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 37 36 39 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(debug_insn 39 37 40 4 (var_location:SI i (debug_expr:SI D#22)) -1
     (nil))

(insn 40 39 41 4 (parallel [
            (set (reg:DI 68 [ ivtmp.1183 ])
                (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 253 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 41 40 42 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 84 [ n ])
            (subreg:SI (reg:DI 68 [ ivtmp.1183 ]) 0))) ../src/izp-gaussian.c:627 6 {*cmpsi_1}
     (nil))

(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 58)
            (pc))) ../src/izp-gaussian.c:627 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 58)
;; End of basic block 4 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; rd  out 	(31)
0, 7, 10, 15, 20, 21, 22, 39, 45, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135


;; Succ edge  6 [91.0%]  (fallthru,dfs_back)
;; Succ edge  8 [9.0%]  (loop_exit)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags] 91 92 93 94
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  gen 	 91 92 93 94
;; live  kill	 17 [flags]
;; rd  in  	(24)
4, 7, 10, 15, 20, 21, 22, 39, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 125, 127, 128, 129
;; rd  gen 	(4)
132, 133, 134, 135
;; rd  kill	(15)
40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 132, 133, 134, 135

;; Pred edge  2 [91.0%] 
(code_label 43 42 44 5 145 "" [1 uses])

(note 44 43 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 50 44 51 5 (parallel [
            (set (reg:SI 91)
                (plus:SI (reg/v:SI 85 [ m ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:626 252 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 51 50 52 5 (set (reg:DI 92)
        (zero_extend:DI (reg:SI 91))) ../src/izp-gaussian.c:626 114 {*zero_extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 91)
        (nil)))

(insn 52 51 53 5 (parallel [
            (set (reg:DI 93)
                (plus:DI (reg:DI 92)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:626 253 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 92)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 53 52 65 5 (parallel [
            (set (reg:DI 94 [ D.9224 ])
                (ashift:DI (reg:DI 93)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:626 498 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 93)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; rd  out 	(27)
4, 7, 10, 15, 20, 21, 22, 39, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 125, 127, 128, 129, 132, 133, 134, 135


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(6){ }u48(7){ }u49(16){ }u50(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(1)
44
;; rd  kill	(11)
40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [91.0%]  (fallthru,dfs_back)
(note 65 53 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 45 65 47 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 47 45 48 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 85 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:628 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../src/izp-gaussian.c:628 591 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 900 [0x384])
            (nil)))
 -> 46)
;; End of basic block 6 -> ( 7 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; rd  out 	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  4 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85 94
;; live  gen 	 61
;; live  kill	
;; rd  in  	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(1)
123
;; rd  kill	(2)
123, 124

;; Pred edge  6 [91.0%]  (fallthru)
(note 49 48 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 6 49 58 7 (set (reg:DI 61 [ ivtmp.1181 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:626 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 68 83 84 85 94
;; rd  out 	(33)
0, 4, 7, 10, 15, 20, 21, 22, 39, 44, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 123, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 4 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(34)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [9.0%]  (loop_exit)
;; Pred edge  2 [9.0%]  (fallthru)
(code_label 58 6 59 8 144 "" [1 uses])

(note 59 58 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(34)
0, 4, 7, 10, 15, 20, 21, 22, 39, 45, 50, 55, 59, 62, 65, 68, 71, 74, 77, 80, 99, 102, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
