
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Date: Sat Jun 15 18:58:55 2024

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.
 
Family: Trion 
Device: T120F324
Top-level Entity Name: WS2812_Protocol
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 9 / 1076 (0.84%)
Outputs: 3 / 1566 (0.19%)
Clocks: 2 / 16 (12.50%)
Logic Elements: 6989 / 112128 (6.23%)
	LE: LUTs/Adders: 4569 / 112128 (4.07%)
	LE: Registers: 4236 / 107520 (3.94%)
Memory Blocks: 85 / 1056 (8.05%)
Multipliers: 0 / 320 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+----------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                          NAME                                          | MODE | READ_WIDTH | WRITE_WIDTH | WRITE_MODE | OUTPUT_REG |
+----------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                              wsinterface/led_reg__D$h0w1                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                      ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram                       | SDP  |     8      |      8      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0u12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0t12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0s12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0r12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0q12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0p12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0o12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0n12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0m12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0l12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0k12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0j12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0i12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0h12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0g12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0f12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0e12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0d12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0c12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0b12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h012                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|                              wsinterface/led_reg__D$h0v12                              | SDP  |     1      |      1      | READ_FIRST |   false    |
|                               wsinterface/led_reg__D$h02                               | SDP  |     1      |      1      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12  | SDP  |     4      |      4      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2   | SDP  |     4      |      4      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12  | SDP  |     4      |      4      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12  | SDP  |     4      |      4      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$S12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$T12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$U12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$V12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$W12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$X12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Y12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Z12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zb12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zc12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zd12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Ze12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zf12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zg12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Zh1  | SDP  |     5      |      5      | READ_FIRST |   false    |
+----------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+

----------- Memory Block Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|    jtag_inst1_DRCK     |    Input     |
|     jtag_inst1_TMS     |    Input     |
|   jtag_inst1_RUNTEST   |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 14 seconds
