# DRAM Basics

# Author

**Dongwhee Kim** 

- [```Google Scholar```](https://scholar.google.com/citations?user=8xzqA8YAAAAJ&hl=ko&oi=ao)
- [```ORCiD```](https://orcid.org/0009-0007-1673-1931?fbclid=PAAabkpwNHesKweJ6F2eGZDnFa2sch2211hf6ZY825YKuli5V7lcN7VIfT0CA)
- [```LinkedIn```](https://www.linkedin.com/in/dongwhee-kim-5753a8290)

# Objective
- Understand the DRAM Basics (organization, operation, timing parameters, refresh, rowhammer, etc)

# Overview
![DRAM](https://cdn.ttgtmedia.com/rms/onlineImages/storage_definition-DRAM.jpg)

# To do
- Watch the YouTube of **DRAM Basics**
- Read the DRAM **JEDEC Standards (SPEC Sheets)**
- Read and analyze the **related papers (Top-tier Conference/Journal)**

# Getting Started
  # 1_DRAM Basics (YouTube)
- 1. [```How does Computer Memory Work?```](https://www.youtube.com/watch?v=7J7X7aZvMXQ)
- 2. [```Memory Cell Arrays```](https://www.youtube.com/watch?v=I-9XWtdW_Co)
- 3. [```Read and Write Cycles```](https://www.youtube.com/watch?v=x3jGqOrXXc8)
- 4. [```Binary Decoders```](https://youtu.be/xPCDiEglo98)
- 5. [```Multiplexers and Demultiplexers```](https://youtu.be/jjRTFfZwPLM)
- 6. [```DIMM Organization```](https://youtu.be/Mhqi70OPW0o)
- 7. [```DRAM Organization```](https://www.youtube.com/watch?v=HWw-6SY6VBs&t=955s)
- 8. [```DRAM Timing Constraint```](https://www.youtube.com/watch?v=7STOekOQ_sM&t=830s)
    
 # 2_JEDEC Standards
- To do: Organize DRAM Key Timing Parameters (**nRL (Read latency), tRCD, tRP**, tCCD, tRRD, tFAW, tWTR_S, tWTR_L)
  
 # 3_Related papers
- 1. [```[ISCA'12] SALP```](https://dl.acm.org/doi/abs/10.1145/2366231.2337202)
- 2. [```[HPCA'13] Tiered-Latency DRAM```](https://ieeexplore.ieee.org/abstract/document/6522354)
- 3. [```[ISCA'13] Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations```](https://dl.acm.org/doi/abs/10.1145/2485922.2485955)
- 4. [```[HPCA'14] Improving DRAM performance by parallelizing refreshes with accesses```](https://ieeexplore.ieee.org/abstract/document/6835946)
- 5. [```[HPCA'15] Adaptive-Latency DRAM```](https://ieeexplore.ieee.org/abstract/document/7056057)
- 6. [```[ISCA'10] Rethinking DRAM design and organization for energy-constrained multi-cores```](https://dl.acm.org/doi/abs/10.1145/1815961.1815983)
- 7. [```[HPCA'16] LISA```](https://ieeexplore.ieee.org/abstract/document/7446095)
- 8. [```[ISCA'14] PARA```](https://dl.acm.org/doi/abs/10.1145/2678373.2665726) **Rowhammer Basics**
- 9. [```[SAFARI'23] Rowhammer Story```](https://safari.ethz.ch/architecture_seminar/fall2023/lib/exe/fetch.php?media=onur-comparchseminar-fall2023-lecture3-rowhammerstory-afterlecture.pptx)
- 10. [HPCA'24] Agile-DRAM (Will be updated later!)

# Other useful sites
- [```CS305: Computer Architecture```](https://www.cse.iitb.ac.in/~biswa/courses/CS305/schedule.html)
