\hypertarget{struct_i_w_d_g___type_def}{}\doxysection{IWDG\+\_\+\+Type\+Def Struct Reference}
\label{struct_i_w_d_g___type_def}\index{IWDG\_TypeDef@{IWDG\_TypeDef}}


Independent WATCHDOG.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Independent WATCHDOG. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}\label{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!KR@{KR}}
\index{KR@{KR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KR}{KR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KR}

IWDG Key register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}\label{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!PR@{PR}}
\index{PR@{PR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR}

IWDG Prescaler register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}\label{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!RLR@{RLR}}
\index{RLR@{RLR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RLR}{RLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RLR}

IWDG Reload register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

IWDG Status register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}\label{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!WINR@{WINR}}
\index{WINR@{WINR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WINR}{WINR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WINR}

IWDG Window register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
