circuit Top :
  module PC :
    input clock : Clock
    input reset : UInt<1>
    input io_in : SInt<32>
    output io_out : SInt<32>

    reg reg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[PC.scala 11:18]
    io_out <= reg @[PC.scala 12:8]
    reg <= mux(reset, asSInt(UInt<32>("h0")), io_in) @[PC.scala 11:18 PC.scala 11:18 PC.scala 13:5]

  module Program_Counter :
    input clock : Clock
    input reset : UInt<1>
    input io_pc : UInt<32>
    output io_out : UInt<32>

    node _io_out_T = add(io_pc, UInt<32>("h4")) @[PC4.scala 12:17]
    node _io_out_T_1 = tail(_io_out_T, 1) @[PC4.scala 12:17]
    io_out <= _io_out_T_1 @[PC4.scala 12:8]

  module InstMem1 :
    input clock : Clock
    input reset : UInt<1>
    input io_addr : UInt<32>
    output io_data : UInt<32>

    mem imem : @[INST_MEM.scala 17:16]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => io_data_MPORT
      read-under-write => undefined
    node _io_data_T = bits(io_addr, 9, 0) @[INST_MEM.scala 20:17]
    io_data <= imem.io_data_MPORT.data @[INST_MEM.scala 20:9]
    imem.io_data_MPORT.addr <= _io_data_T @[INST_MEM.scala 20:17]
    imem.io_data_MPORT.en <= UInt<1>("h1") @[INST_MEM.scala 20:17]
    imem.io_data_MPORT.clk <= clock @[INST_MEM.scala 20:17]

  module Control :
    input clock : Clock
    input reset : UInt<1>
    input io_opcode : UInt<7>
    input io_rs1_no : UInt<5>
    input io_rd_no : UInt<5>
    input io_fun3 : UInt<3>
    input io_fun6 : UInt<6>
    output io_mem_write : UInt<1>
    output io_branch : UInt<1>
    output io_mem_read : UInt<1>
    output io_reg_write : UInt<1>
    output io_men_to_reg : UInt<1>
    output io_alu_operation : UInt<4>
    output io_operand_A : UInt<3>
    output io_operand_B : UInt<2>
    output io_extend : UInt<2>
    output io_next_pc_sel : UInt<2>
    output io_avl_ope : UInt<2>
    output io_is_I : UInt<1>
    output io_is_V : UInt<1>
    output io_csr_reg_write : UInt<1>
    output io_V_opeA : UInt<2>
    output io_V_opeB : UInt<2>
    output io_V_imm : UInt<2>
    output io_V_men_to_reg : UInt<1>

    node _T = eq(io_opcode, UInt<6>("h33")) @[CONTROL.scala 37:18]
    node _T_1 = eq(io_opcode, UInt<5>("h13")) @[CONTROL.scala 58:24]
    node _T_2 = eq(io_opcode, UInt<6>("h23")) @[CONTROL.scala 79:24]
    node _T_3 = eq(io_opcode, UInt<2>("h3")) @[CONTROL.scala 100:24]
    node _T_4 = eq(io_opcode, UInt<7>("h63")) @[CONTROL.scala 121:24]
    node _T_5 = eq(io_opcode, UInt<7>("h6f")) @[CONTROL.scala 142:24]
    node _T_6 = eq(io_opcode, UInt<7>("h67")) @[CONTROL.scala 163:24]
    node _T_7 = eq(io_opcode, UInt<6>("h37")) @[CONTROL.scala 184:24]
    node _T_8 = eq(io_opcode, UInt<5>("h17")) @[CONTROL.scala 205:24]
    node _T_9 = eq(io_opcode, UInt<7>("h57")) @[CONTROL.scala 226:24]
    node _T_10 = eq(io_fun3, UInt<3>("h7")) @[CONTROL.scala 226:44]
    node _T_11 = and(_T_9, _T_10) @[CONTROL.scala 226:33]
    node _T_12 = neq(io_rs1_no, UInt<1>("h0")) @[CONTROL.scala 245:21]
    node _T_13 = eq(io_rs1_no, UInt<1>("h0")) @[CONTROL.scala 247:28]
    node _T_14 = neq(io_rd_no, UInt<1>("h0")) @[CONTROL.scala 247:48]
    node _T_15 = and(_T_13, _T_14) @[CONTROL.scala 247:36]
    node _T_16 = eq(io_rs1_no, UInt<1>("h0")) @[CONTROL.scala 249:28]
    node _T_17 = eq(io_rd_no, UInt<1>("h0")) @[CONTROL.scala 249:48]
    node _T_18 = and(_T_16, _T_17) @[CONTROL.scala 249:36]
    node _GEN_0 = mux(_T_18, UInt<2>("h2"), UInt<1>("h0")) @[CONTROL.scala 249:57 CONTROL.scala 250:20 CONTROL.scala 252:20]
    node _GEN_1 = mux(_T_15, UInt<1>("h1"), _GEN_0) @[CONTROL.scala 247:57 CONTROL.scala 248:20]
    node _GEN_2 = mux(_T_12, UInt<1>("h0"), _GEN_1) @[CONTROL.scala 245:30 CONTROL.scala 246:20]
    node _T_19 = eq(io_opcode, UInt<7>("h57")) @[CONTROL.scala 255:24]
    node _T_20 = eq(io_fun3, UInt<2>("h3")) @[CONTROL.scala 255:44]
    node _T_21 = and(_T_19, _T_20) @[CONTROL.scala 255:33]
    node _T_22 = eq(io_opcode, UInt<7>("h57")) @[CONTROL.scala 276:24]
    node _T_23 = eq(io_fun3, UInt<1>("h0")) @[CONTROL.scala 276:44]
    node _T_24 = and(_T_22, _T_23) @[CONTROL.scala 276:33]
    node _T_25 = eq(io_opcode, UInt<7>("h57")) @[CONTROL.scala 297:24]
    node _T_26 = eq(io_fun3, UInt<3>("h4")) @[CONTROL.scala 297:44]
    node _T_27 = and(_T_25, _T_26) @[CONTROL.scala 297:33]
    node _T_28 = eq(io_fun6, UInt<5>("h17")) @[CONTROL.scala 297:63]
    node _T_29 = and(_T_27, _T_28) @[CONTROL.scala 297:52]
    node _GEN_3 = mux(_T_29, UInt<1>("h0"), UInt<1>("h0")) @[CONTROL.scala 297:73 CONTROL.scala 298:18 CONTROL.scala 318:18]
    node _GEN_4 = mux(_T_29, UInt<1>("h1"), UInt<1>("h0")) @[CONTROL.scala 297:73 CONTROL.scala 301:18 CONTROL.scala 321:18]
    node _GEN_5 = mux(_T_29, UInt<2>("h3"), UInt<1>("h0")) @[CONTROL.scala 297:73 CONTROL.scala 303:22 CONTROL.scala 323:22]
    node _GEN_6 = mux(_T_24, UInt<1>("h0"), _GEN_3) @[CONTROL.scala 276:53 CONTROL.scala 277:18]
    node _GEN_7 = mux(_T_24, UInt<1>("h1"), _GEN_4) @[CONTROL.scala 276:53 CONTROL.scala 280:18]
    node _GEN_8 = mux(_T_24, UInt<2>("h2"), _GEN_5) @[CONTROL.scala 276:53 CONTROL.scala 282:22]
    node _GEN_9 = mux(_T_24, UInt<1>("h1"), _GEN_3) @[CONTROL.scala 276:53 CONTROL.scala 291:15]
    node _GEN_10 = mux(_T_21, UInt<1>("h0"), _GEN_6) @[CONTROL.scala 255:53 CONTROL.scala 256:18]
    node _GEN_11 = mux(_T_21, UInt<1>("h1"), _GEN_7) @[CONTROL.scala 255:53 CONTROL.scala 259:18]
    node _GEN_12 = mux(_T_21, UInt<1>("h1"), _GEN_8) @[CONTROL.scala 255:53 CONTROL.scala 261:22]
    node _GEN_13 = mux(_T_21, UInt<1>("h0"), _GEN_9) @[CONTROL.scala 255:53 CONTROL.scala 270:15]
    node _GEN_14 = mux(_T_21, UInt<1>("h1"), _GEN_6) @[CONTROL.scala 255:53 CONTROL.scala 272:14]
    node _GEN_15 = mux(_T_11, UInt<1>("h0"), _GEN_10) @[CONTROL.scala 226:53 CONTROL.scala 227:18]
    node _GEN_16 = mux(_T_11, UInt<1>("h1"), _GEN_11) @[CONTROL.scala 226:53 CONTROL.scala 230:18]
    node _GEN_17 = mux(_T_11, UInt<1>("h0"), _GEN_12) @[CONTROL.scala 226:53 CONTROL.scala 232:22]
    node _GEN_18 = mux(_T_11, UInt<3>("h4"), _GEN_10) @[CONTROL.scala 226:53 CONTROL.scala 233:18]
    node _GEN_19 = mux(_T_11, UInt<2>("h2"), _GEN_10) @[CONTROL.scala 226:53 CONTROL.scala 234:18]
    node _GEN_20 = mux(_T_11, UInt<1>("h1"), _GEN_10) @[CONTROL.scala 226:53 CONTROL.scala 239:22]
    node _GEN_21 = mux(_T_11, UInt<1>("h0"), _GEN_13) @[CONTROL.scala 226:53 CONTROL.scala 240:15]
    node _GEN_22 = mux(_T_11, UInt<1>("h0"), _GEN_11) @[CONTROL.scala 226:53 CONTROL.scala 241:15]
    node _GEN_23 = mux(_T_11, UInt<1>("h0"), _GEN_14) @[CONTROL.scala 226:53 CONTROL.scala 242:14]
    node _GEN_24 = mux(_T_11, _GEN_2, _GEN_10) @[CONTROL.scala 226:53]
    node _GEN_25 = mux(_T_8, UInt<1>("h0"), _GEN_15) @[CONTROL.scala 205:35 CONTROL.scala 206:18]
    node _GEN_26 = mux(_T_8, UInt<1>("h1"), _GEN_16) @[CONTROL.scala 205:35 CONTROL.scala 209:18]
    node _GEN_27 = mux(_T_8, UInt<3>("h7"), _GEN_17) @[CONTROL.scala 205:35 CONTROL.scala 211:22]
    node _GEN_28 = mux(_T_8, UInt<2>("h2"), _GEN_18) @[CONTROL.scala 205:35 CONTROL.scala 212:18]
    node _GEN_29 = mux(_T_8, UInt<1>("h1"), _GEN_19) @[CONTROL.scala 205:35 CONTROL.scala 213:18]
    node _GEN_30 = mux(_T_8, UInt<2>("h2"), _GEN_15) @[CONTROL.scala 205:35 CONTROL.scala 214:15]
    node _GEN_31 = mux(_T_8, UInt<1>("h0"), _GEN_24) @[CONTROL.scala 205:35 CONTROL.scala 216:16]
    node _GEN_32 = mux(_T_8, UInt<1>("h1"), _GEN_15) @[CONTROL.scala 205:35 CONTROL.scala 217:13]
    node _GEN_33 = mux(_T_8, UInt<1>("h0"), _GEN_16) @[CONTROL.scala 205:35 CONTROL.scala 218:13]
    node _GEN_34 = mux(_T_8, UInt<1>("h0"), _GEN_20) @[CONTROL.scala 205:35 CONTROL.scala 219:22]
    node _GEN_35 = mux(_T_8, UInt<1>("h0"), _GEN_21) @[CONTROL.scala 205:35 CONTROL.scala 220:15]
    node _GEN_36 = mux(_T_8, UInt<1>("h0"), _GEN_22) @[CONTROL.scala 205:35 CONTROL.scala 221:15]
    node _GEN_37 = mux(_T_8, UInt<1>("h0"), _GEN_23) @[CONTROL.scala 205:35 CONTROL.scala 222:14]
    node _GEN_38 = mux(_T_7, UInt<1>("h0"), _GEN_25) @[CONTROL.scala 184:35 CONTROL.scala 185:18]
    node _GEN_39 = mux(_T_7, UInt<1>("h1"), _GEN_26) @[CONTROL.scala 184:35 CONTROL.scala 188:18]
    node _GEN_40 = mux(_T_7, UInt<3>("h6"), _GEN_27) @[CONTROL.scala 184:35 CONTROL.scala 190:22]
    node _GEN_41 = mux(_T_7, UInt<2>("h3"), _GEN_28) @[CONTROL.scala 184:35 CONTROL.scala 191:18]
    node _GEN_42 = mux(_T_7, UInt<1>("h1"), _GEN_29) @[CONTROL.scala 184:35 CONTROL.scala 192:18]
    node _GEN_43 = mux(_T_7, UInt<2>("h2"), _GEN_30) @[CONTROL.scala 184:35 CONTROL.scala 193:15]
    node _GEN_44 = mux(_T_7, UInt<1>("h0"), _GEN_31) @[CONTROL.scala 184:35 CONTROL.scala 195:16]
    node _GEN_45 = mux(_T_7, UInt<1>("h1"), _GEN_32) @[CONTROL.scala 184:35 CONTROL.scala 196:13]
    node _GEN_46 = mux(_T_7, UInt<1>("h0"), _GEN_33) @[CONTROL.scala 184:35 CONTROL.scala 197:13]
    node _GEN_47 = mux(_T_7, UInt<1>("h0"), _GEN_34) @[CONTROL.scala 184:35 CONTROL.scala 198:22]
    node _GEN_48 = mux(_T_7, UInt<1>("h0"), _GEN_35) @[CONTROL.scala 184:35 CONTROL.scala 199:15]
    node _GEN_49 = mux(_T_7, UInt<1>("h0"), _GEN_36) @[CONTROL.scala 184:35 CONTROL.scala 200:15]
    node _GEN_50 = mux(_T_7, UInt<1>("h0"), _GEN_37) @[CONTROL.scala 184:35 CONTROL.scala 201:14]
    node _GEN_51 = mux(_T_6, UInt<1>("h0"), _GEN_38) @[CONTROL.scala 163:36 CONTROL.scala 164:18]
    node _GEN_52 = mux(_T_6, UInt<1>("h1"), _GEN_39) @[CONTROL.scala 163:36 CONTROL.scala 167:18]
    node _GEN_53 = mux(_T_6, UInt<2>("h3"), _GEN_40) @[CONTROL.scala 163:36 CONTROL.scala 169:22]
    node _GEN_54 = mux(_T_6, UInt<1>("h1"), _GEN_41) @[CONTROL.scala 163:36 CONTROL.scala 170:18]
    node _GEN_55 = mux(_T_6, UInt<1>("h0"), _GEN_42) @[CONTROL.scala 163:36 CONTROL.scala 171:18]
    node _GEN_56 = mux(_T_6, UInt<1>("h0"), _GEN_43) @[CONTROL.scala 163:36 CONTROL.scala 172:15]
    node _GEN_57 = mux(_T_6, UInt<2>("h3"), _GEN_38) @[CONTROL.scala 163:36 CONTROL.scala 173:20]
    node _GEN_58 = mux(_T_6, UInt<1>("h0"), _GEN_44) @[CONTROL.scala 163:36 CONTROL.scala 174:16]
    node _GEN_59 = mux(_T_6, UInt<1>("h1"), _GEN_45) @[CONTROL.scala 163:36 CONTROL.scala 175:13]
    node _GEN_60 = mux(_T_6, UInt<1>("h0"), _GEN_46) @[CONTROL.scala 163:36 CONTROL.scala 176:13]
    node _GEN_61 = mux(_T_6, UInt<1>("h0"), _GEN_47) @[CONTROL.scala 163:36 CONTROL.scala 177:22]
    node _GEN_62 = mux(_T_6, UInt<1>("h0"), _GEN_48) @[CONTROL.scala 163:36 CONTROL.scala 178:15]
    node _GEN_63 = mux(_T_6, UInt<1>("h0"), _GEN_49) @[CONTROL.scala 163:36 CONTROL.scala 179:15]
    node _GEN_64 = mux(_T_6, UInt<1>("h0"), _GEN_50) @[CONTROL.scala 163:36 CONTROL.scala 180:14]
    node _GEN_65 = mux(_T_5, UInt<1>("h0"), _GEN_51) @[CONTROL.scala 142:36 CONTROL.scala 143:18]
    node _GEN_66 = mux(_T_5, UInt<1>("h1"), _GEN_52) @[CONTROL.scala 142:36 CONTROL.scala 146:18]
    node _GEN_67 = mux(_T_5, UInt<2>("h3"), _GEN_53) @[CONTROL.scala 142:36 CONTROL.scala 148:22]
    node _GEN_68 = mux(_T_5, UInt<1>("h1"), _GEN_54) @[CONTROL.scala 142:36 CONTROL.scala 149:18]
    node _GEN_69 = mux(_T_5, UInt<1>("h0"), _GEN_55) @[CONTROL.scala 142:36 CONTROL.scala 150:18]
    node _GEN_70 = mux(_T_5, UInt<1>("h0"), _GEN_56) @[CONTROL.scala 142:36 CONTROL.scala 151:15]
    node _GEN_71 = mux(_T_5, UInt<2>("h2"), _GEN_57) @[CONTROL.scala 142:36 CONTROL.scala 152:20]
    node _GEN_72 = mux(_T_5, UInt<1>("h0"), _GEN_58) @[CONTROL.scala 142:36 CONTROL.scala 153:16]
    node _GEN_73 = mux(_T_5, UInt<1>("h1"), _GEN_59) @[CONTROL.scala 142:36 CONTROL.scala 154:13]
    node _GEN_74 = mux(_T_5, UInt<1>("h0"), _GEN_60) @[CONTROL.scala 142:36 CONTROL.scala 155:13]
    node _GEN_75 = mux(_T_5, UInt<1>("h0"), _GEN_61) @[CONTROL.scala 142:36 CONTROL.scala 156:22]
    node _GEN_76 = mux(_T_5, UInt<1>("h0"), _GEN_62) @[CONTROL.scala 142:36 CONTROL.scala 157:15]
    node _GEN_77 = mux(_T_5, UInt<1>("h0"), _GEN_63) @[CONTROL.scala 142:36 CONTROL.scala 158:15]
    node _GEN_78 = mux(_T_5, UInt<1>("h0"), _GEN_64) @[CONTROL.scala 142:36 CONTROL.scala 159:14]
    node _GEN_79 = mux(_T_4, UInt<1>("h0"), _GEN_65) @[CONTROL.scala 121:35 CONTROL.scala 122:18]
    node _GEN_80 = mux(_T_4, UInt<1>("h1"), _GEN_65) @[CONTROL.scala 121:35 CONTROL.scala 123:15]
    node _GEN_81 = mux(_T_4, UInt<1>("h0"), _GEN_66) @[CONTROL.scala 121:35 CONTROL.scala 125:18]
    node _GEN_82 = mux(_T_4, UInt<2>("h2"), _GEN_67) @[CONTROL.scala 121:35 CONTROL.scala 127:22]
    node _GEN_83 = mux(_T_4, UInt<1>("h0"), _GEN_68) @[CONTROL.scala 121:35 CONTROL.scala 128:18]
    node _GEN_84 = mux(_T_4, UInt<1>("h0"), _GEN_69) @[CONTROL.scala 121:35 CONTROL.scala 129:18]
    node _GEN_85 = mux(_T_4, UInt<1>("h0"), _GEN_70) @[CONTROL.scala 121:35 CONTROL.scala 130:15]
    node _GEN_86 = mux(_T_4, UInt<1>("h1"), _GEN_71) @[CONTROL.scala 121:35 CONTROL.scala 131:20]
    node _GEN_87 = mux(_T_4, UInt<1>("h0"), _GEN_72) @[CONTROL.scala 121:35 CONTROL.scala 132:16]
    node _GEN_88 = mux(_T_4, UInt<1>("h1"), _GEN_73) @[CONTROL.scala 121:35 CONTROL.scala 133:13]
    node _GEN_89 = mux(_T_4, UInt<1>("h0"), _GEN_74) @[CONTROL.scala 121:35 CONTROL.scala 134:13]
    node _GEN_90 = mux(_T_4, UInt<1>("h0"), _GEN_75) @[CONTROL.scala 121:35 CONTROL.scala 135:22]
    node _GEN_91 = mux(_T_4, UInt<1>("h0"), _GEN_76) @[CONTROL.scala 121:35 CONTROL.scala 136:15]
    node _GEN_92 = mux(_T_4, UInt<1>("h0"), _GEN_77) @[CONTROL.scala 121:35 CONTROL.scala 137:15]
    node _GEN_93 = mux(_T_4, UInt<1>("h0"), _GEN_78) @[CONTROL.scala 121:35 CONTROL.scala 138:14]
    node _GEN_94 = mux(_T_3, UInt<1>("h0"), _GEN_79) @[CONTROL.scala 100:34 CONTROL.scala 101:18]
    node _GEN_95 = mux(_T_3, UInt<1>("h0"), _GEN_80) @[CONTROL.scala 100:34 CONTROL.scala 102:15]
    node _GEN_96 = mux(_T_3, UInt<1>("h1"), _GEN_79) @[CONTROL.scala 100:34 CONTROL.scala 103:17]
    node _GEN_97 = mux(_T_3, UInt<1>("h1"), _GEN_81) @[CONTROL.scala 100:34 CONTROL.scala 104:18]
    node _GEN_98 = mux(_T_3, UInt<3>("h4"), _GEN_82) @[CONTROL.scala 100:34 CONTROL.scala 106:22]
    node _GEN_99 = mux(_T_3, UInt<1>("h0"), _GEN_83) @[CONTROL.scala 100:34 CONTROL.scala 107:18]
    node _GEN_100 = mux(_T_3, UInt<1>("h1"), _GEN_84) @[CONTROL.scala 100:34 CONTROL.scala 108:18]
    node _GEN_101 = mux(_T_3, UInt<1>("h0"), _GEN_85) @[CONTROL.scala 100:34 CONTROL.scala 109:15]
    node _GEN_102 = mux(_T_3, UInt<1>("h0"), _GEN_86) @[CONTROL.scala 100:34 CONTROL.scala 110:20]
    node _GEN_103 = mux(_T_3, UInt<1>("h0"), _GEN_87) @[CONTROL.scala 100:34 CONTROL.scala 111:16]
    node _GEN_104 = mux(_T_3, UInt<1>("h1"), _GEN_88) @[CONTROL.scala 100:34 CONTROL.scala 112:13]
    node _GEN_105 = mux(_T_3, UInt<1>("h0"), _GEN_89) @[CONTROL.scala 100:34 CONTROL.scala 113:13]
    node _GEN_106 = mux(_T_3, UInt<1>("h0"), _GEN_90) @[CONTROL.scala 100:34 CONTROL.scala 114:22]
    node _GEN_107 = mux(_T_3, UInt<1>("h0"), _GEN_91) @[CONTROL.scala 100:34 CONTROL.scala 115:15]
    node _GEN_108 = mux(_T_3, UInt<1>("h0"), _GEN_92) @[CONTROL.scala 100:34 CONTROL.scala 116:15]
    node _GEN_109 = mux(_T_3, UInt<1>("h0"), _GEN_93) @[CONTROL.scala 100:34 CONTROL.scala 117:14]
    node _GEN_110 = mux(_T_2, UInt<1>("h1"), _GEN_94) @[CONTROL.scala 79:35 CONTROL.scala 80:18]
    node _GEN_111 = mux(_T_2, UInt<1>("h0"), _GEN_95) @[CONTROL.scala 79:35 CONTROL.scala 81:15]
    node _GEN_112 = mux(_T_2, UInt<1>("h0"), _GEN_96) @[CONTROL.scala 79:35 CONTROL.scala 82:17]
    node _GEN_113 = mux(_T_2, UInt<1>("h0"), _GEN_97) @[CONTROL.scala 79:35 CONTROL.scala 83:18]
    node _GEN_114 = mux(_T_2, UInt<3>("h5"), _GEN_98) @[CONTROL.scala 79:35 CONTROL.scala 85:22]
    node _GEN_115 = mux(_T_2, UInt<1>("h0"), _GEN_99) @[CONTROL.scala 79:35 CONTROL.scala 86:18]
    node _GEN_116 = mux(_T_2, UInt<1>("h1"), _GEN_100) @[CONTROL.scala 79:35 CONTROL.scala 87:18]
    node _GEN_117 = mux(_T_2, UInt<1>("h1"), _GEN_101) @[CONTROL.scala 79:35 CONTROL.scala 88:15]
    node _GEN_118 = mux(_T_2, UInt<1>("h0"), _GEN_102) @[CONTROL.scala 79:35 CONTROL.scala 89:20]
    node _GEN_119 = mux(_T_2, UInt<1>("h0"), _GEN_103) @[CONTROL.scala 79:35 CONTROL.scala 90:16]
    node _GEN_120 = mux(_T_2, UInt<1>("h1"), _GEN_104) @[CONTROL.scala 79:35 CONTROL.scala 91:13]
    node _GEN_121 = mux(_T_2, UInt<1>("h0"), _GEN_105) @[CONTROL.scala 79:35 CONTROL.scala 92:13]
    node _GEN_122 = mux(_T_2, UInt<1>("h0"), _GEN_106) @[CONTROL.scala 79:35 CONTROL.scala 93:22]
    node _GEN_123 = mux(_T_2, UInt<1>("h0"), _GEN_107) @[CONTROL.scala 79:35 CONTROL.scala 94:15]
    node _GEN_124 = mux(_T_2, UInt<1>("h0"), _GEN_108) @[CONTROL.scala 79:35 CONTROL.scala 95:15]
    node _GEN_125 = mux(_T_2, UInt<1>("h0"), _GEN_109) @[CONTROL.scala 79:35 CONTROL.scala 96:14]
    node _GEN_126 = mux(_T_2, UInt<1>("h0"), _GEN_94) @[CONTROL.scala 79:35 CONTROL.scala 97:21]
    node _GEN_127 = mux(_T_1, UInt<1>("h0"), _GEN_110) @[CONTROL.scala 58:35 CONTROL.scala 59:18]
    node _GEN_128 = mux(_T_1, UInt<1>("h0"), _GEN_111) @[CONTROL.scala 58:35 CONTROL.scala 60:15]
    node _GEN_129 = mux(_T_1, UInt<1>("h0"), _GEN_112) @[CONTROL.scala 58:35 CONTROL.scala 61:17]
    node _GEN_130 = mux(_T_1, UInt<1>("h1"), _GEN_113) @[CONTROL.scala 58:35 CONTROL.scala 62:18]
    node _GEN_131 = mux(_T_1, UInt<1>("h1"), _GEN_114) @[CONTROL.scala 58:35 CONTROL.scala 64:22]
    node _GEN_132 = mux(_T_1, UInt<1>("h0"), _GEN_115) @[CONTROL.scala 58:35 CONTROL.scala 65:18]
    node _GEN_133 = mux(_T_1, UInt<1>("h1"), _GEN_116) @[CONTROL.scala 58:35 CONTROL.scala 66:18]
    node _GEN_134 = mux(_T_1, UInt<1>("h0"), _GEN_117) @[CONTROL.scala 58:35 CONTROL.scala 67:15]
    node _GEN_135 = mux(_T_1, UInt<1>("h0"), _GEN_118) @[CONTROL.scala 58:35 CONTROL.scala 68:20]
    node _GEN_136 = mux(_T_1, UInt<1>("h0"), _GEN_119) @[CONTROL.scala 58:35 CONTROL.scala 69:16]
    node _GEN_137 = mux(_T_1, UInt<1>("h1"), _GEN_120) @[CONTROL.scala 58:35 CONTROL.scala 70:13]
    node _GEN_138 = mux(_T_1, UInt<1>("h0"), _GEN_121) @[CONTROL.scala 58:35 CONTROL.scala 71:13]
    node _GEN_139 = mux(_T_1, UInt<1>("h0"), _GEN_122) @[CONTROL.scala 58:35 CONTROL.scala 72:22]
    node _GEN_140 = mux(_T_1, UInt<1>("h0"), _GEN_123) @[CONTROL.scala 58:35 CONTROL.scala 73:15]
    node _GEN_141 = mux(_T_1, UInt<1>("h0"), _GEN_124) @[CONTROL.scala 58:35 CONTROL.scala 74:15]
    node _GEN_142 = mux(_T_1, UInt<1>("h0"), _GEN_125) @[CONTROL.scala 58:35 CONTROL.scala 75:14]
    node _GEN_143 = mux(_T_1, UInt<1>("h0"), _GEN_126) @[CONTROL.scala 58:35 CONTROL.scala 76:21]
    node _GEN_144 = mux(_T, UInt<1>("h0"), _GEN_127) @[CONTROL.scala 37:29 CONTROL.scala 38:18]
    node _GEN_145 = mux(_T, UInt<1>("h0"), _GEN_128) @[CONTROL.scala 37:29 CONTROL.scala 39:15]
    node _GEN_146 = mux(_T, UInt<1>("h0"), _GEN_129) @[CONTROL.scala 37:29 CONTROL.scala 40:17]
    node _GEN_147 = mux(_T, UInt<1>("h1"), _GEN_130) @[CONTROL.scala 37:29 CONTROL.scala 41:18]
    node _GEN_148 = mux(_T, UInt<1>("h0"), _GEN_131) @[CONTROL.scala 37:29 CONTROL.scala 43:22]
    node _GEN_149 = mux(_T, UInt<1>("h0"), _GEN_132) @[CONTROL.scala 37:29 CONTROL.scala 44:18]
    node _GEN_150 = mux(_T, UInt<1>("h0"), _GEN_133) @[CONTROL.scala 37:29 CONTROL.scala 45:18]
    node _GEN_151 = mux(_T, UInt<1>("h0"), _GEN_134) @[CONTROL.scala 37:29 CONTROL.scala 46:15]
    node _GEN_152 = mux(_T, UInt<1>("h0"), _GEN_135) @[CONTROL.scala 37:29 CONTROL.scala 47:20]
    node _GEN_153 = mux(_T, UInt<1>("h0"), _GEN_136) @[CONTROL.scala 37:29 CONTROL.scala 48:16]
    node _GEN_154 = mux(_T, UInt<1>("h1"), _GEN_137) @[CONTROL.scala 37:29 CONTROL.scala 49:13]
    node _GEN_155 = mux(_T, UInt<1>("h0"), _GEN_138) @[CONTROL.scala 37:29 CONTROL.scala 50:13]
    node _GEN_156 = mux(_T, UInt<1>("h0"), _GEN_139) @[CONTROL.scala 37:29 CONTROL.scala 51:22]
    node _GEN_157 = mux(_T, UInt<1>("h0"), _GEN_140) @[CONTROL.scala 37:29 CONTROL.scala 52:15]
    node _GEN_158 = mux(_T, UInt<1>("h0"), _GEN_141) @[CONTROL.scala 37:29 CONTROL.scala 53:15]
    node _GEN_159 = mux(_T, UInt<1>("h0"), _GEN_142) @[CONTROL.scala 37:29 CONTROL.scala 54:14]
    node _GEN_160 = mux(_T, UInt<1>("h0"), _GEN_143) @[CONTROL.scala 37:29 CONTROL.scala 55:21]
    io_mem_write <= _GEN_144
    io_branch <= _GEN_145
    io_mem_read <= _GEN_146
    io_reg_write <= _GEN_147
    io_men_to_reg <= _GEN_146
    io_alu_operation <= _GEN_148
    io_operand_A <= _GEN_149
    io_operand_B <= _GEN_150
    io_extend <= _GEN_151
    io_next_pc_sel <= _GEN_152
    io_avl_ope <= _GEN_153
    io_is_I <= _GEN_154
    io_is_V <= _GEN_155
    io_csr_reg_write <= _GEN_156
    io_V_opeA <= _GEN_157
    io_V_opeB <= _GEN_158
    io_V_imm <= _GEN_159
    io_V_men_to_reg <= _GEN_160

  module Immde :
    input clock : Clock
    input reset : UInt<1>
    input io_instr : UInt<32>
    input io_pc : UInt<32>
    input io_I_instruction : UInt<1>
    input io_V_instruction : UInt<1>
    output io_I_type : SInt<32>
    output io_S_type : SInt<32>
    output io_SB_type : SInt<32>
    output io_U_type : SInt<32>
    output io_UJ_type : SInt<32>
    output io_V_I_type : SInt<64>

    node _T = eq(io_I_instruction, UInt<1>("h1")) @[IMMEDIATE.scala 21:24]
    node _io_I_type_T = bits(io_instr, 31, 31) @[IMMEDIATE.scala 22:39]
    node _io_I_type_T_1 = bits(_io_I_type_T, 0, 0) @[Bitwise.scala 72:15]
    node io_I_type_hi = mux(_io_I_type_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node io_I_type_lo = bits(io_instr, 31, 20) @[IMMEDIATE.scala 22:54]
    node _io_I_type_T_2 = cat(io_I_type_hi, io_I_type_lo) @[Cat.scala 30:58]
    node _io_I_type_T_3 = asSInt(_io_I_type_T_2) @[IMMEDIATE.scala 22:63]
    node _io_S_type_T = bits(io_instr, 31, 31) @[IMMEDIATE.scala 24:39]
    node _io_S_type_T_1 = bits(_io_S_type_T, 0, 0) @[Bitwise.scala 72:15]
    node io_S_type_hi_hi = mux(_io_S_type_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node io_S_type_hi_lo = bits(io_instr, 31, 25) @[IMMEDIATE.scala 24:54]
    node io_S_type_lo = bits(io_instr, 11, 7) @[IMMEDIATE.scala 24:71]
    node io_S_type_hi = cat(io_S_type_hi_hi, io_S_type_hi_lo) @[Cat.scala 30:58]
    node _io_S_type_T_2 = cat(io_S_type_hi, io_S_type_lo) @[Cat.scala 30:58]
    node _io_S_type_T_3 = asSInt(_io_S_type_T_2) @[IMMEDIATE.scala 24:79]
    node _a_T = bits(io_instr, 31, 31) @[IMMEDIATE.scala 26:34]
    node _a_T_1 = bits(_a_T, 0, 0) @[Bitwise.scala 72:15]
    node a_hi_hi_hi = mux(_a_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
    node a_hi_hi_lo = bits(io_instr, 31, 31) @[IMMEDIATE.scala 26:49]
    node a_hi_lo = bits(io_instr, 7, 7) @[IMMEDIATE.scala 26:63]
    node a_lo_hi_hi = bits(io_instr, 30, 25) @[IMMEDIATE.scala 26:76]
    node a_lo_hi_lo = bits(io_instr, 11, 8) @[IMMEDIATE.scala 26:93]
    node a_lo_hi = cat(a_lo_hi_hi, a_lo_hi_lo) @[Cat.scala 30:58]
    node a_lo = cat(a_lo_hi, UInt<1>("h0")) @[Cat.scala 30:58]
    node a_hi_hi = cat(a_hi_hi_hi, a_hi_hi_lo) @[Cat.scala 30:58]
    node a_hi = cat(a_hi_hi, a_hi_lo) @[Cat.scala 30:58]
    node _a_T_2 = cat(a_hi, a_lo) @[Cat.scala 30:58]
    node a = asSInt(_a_T_2) @[IMMEDIATE.scala 26:106]
    node _io_SB_type_T = asSInt(io_pc) @[IMMEDIATE.scala 27:29]
    node _io_SB_type_T_1 = add(a, _io_SB_type_T) @[IMMEDIATE.scala 27:21]
    node _io_SB_type_T_2 = tail(_io_SB_type_T_1, 1) @[IMMEDIATE.scala 27:21]
    node _io_SB_type_T_3 = asSInt(_io_SB_type_T_2) @[IMMEDIATE.scala 27:21]
    node io_U_type_hi = bits(io_instr, 31, 12) @[IMMEDIATE.scala 29:30]
    node io_U_type_lo = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
    node _io_U_type_T = cat(io_U_type_hi, io_U_type_lo) @[Cat.scala 30:58]
    node _io_U_type_T_1 = asSInt(_io_U_type_T) @[IMMEDIATE.scala 29:57]
    node _b_T = bits(io_instr, 31, 31) @[IMMEDIATE.scala 31:34]
    node _b_T_1 = bits(_b_T, 0, 0) @[Bitwise.scala 72:15]
    node b_hi_hi_hi = mux(_b_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12]
    node b_hi_hi_lo = bits(io_instr, 31, 31) @[IMMEDIATE.scala 31:49]
    node b_hi_lo = bits(io_instr, 19, 12) @[IMMEDIATE.scala 31:63]
    node b_lo_hi_hi = bits(io_instr, 20, 20) @[IMMEDIATE.scala 31:80]
    node b_lo_hi_lo = bits(io_instr, 30, 21) @[IMMEDIATE.scala 31:94]
    node b_lo_hi = cat(b_lo_hi_hi, b_lo_hi_lo) @[Cat.scala 30:58]
    node b_lo = cat(b_lo_hi, UInt<1>("h0")) @[Cat.scala 30:58]
    node b_hi_hi = cat(b_hi_hi_hi, b_hi_hi_lo) @[Cat.scala 30:58]
    node b_hi = cat(b_hi_hi, b_hi_lo) @[Cat.scala 30:58]
    node _b_T_2 = cat(b_hi, b_lo) @[Cat.scala 30:58]
    node b = asSInt(_b_T_2) @[IMMEDIATE.scala 31:108]
    node _io_UJ_type_T = asSInt(io_pc) @[IMMEDIATE.scala 32:29]
    node _io_UJ_type_T_1 = add(b, _io_UJ_type_T) @[IMMEDIATE.scala 32:21]
    node _io_UJ_type_T_2 = tail(_io_UJ_type_T_1, 1) @[IMMEDIATE.scala 32:21]
    node _io_UJ_type_T_3 = asSInt(_io_UJ_type_T_2) @[IMMEDIATE.scala 32:21]
    node _T_1 = eq(io_V_instruction, UInt<1>("h1")) @[IMMEDIATE.scala 36:30]
    node io_V_I_type_hi = mux(UInt<1>("h0"), UInt<59>("h7ffffffffffffff"), UInt<59>("h0")) @[Bitwise.scala 72:12]
    node io_V_I_type_lo = bits(io_instr, 19, 15) @[IMMEDIATE.scala 42:47]
    node _io_V_I_type_T = cat(io_V_I_type_hi, io_V_I_type_lo) @[Cat.scala 30:58]
    node _io_V_I_type_T_1 = asSInt(_io_V_I_type_T) @[IMMEDIATE.scala 42:57]
    node _GEN_0 = mux(_T_1, asSInt(UInt<1>("h0")), asSInt(UInt<1>("h0"))) @[IMMEDIATE.scala 36:39 IMMEDIATE.scala 37:15 IMMEDIATE.scala 45:15]
    node _GEN_1 = mux(_T_1, _io_V_I_type_T_1, asSInt(UInt<1>("h0"))) @[IMMEDIATE.scala 36:39 IMMEDIATE.scala 42:17 IMMEDIATE.scala 50:17]
    node _GEN_2 = mux(_T, _io_I_type_T_3, _GEN_0) @[IMMEDIATE.scala 21:33 IMMEDIATE.scala 22:15]
    node _GEN_3 = mux(_T, _io_S_type_T_3, _GEN_0) @[IMMEDIATE.scala 21:33 IMMEDIATE.scala 24:15]
    node _GEN_4 = mux(_T, _io_SB_type_T_3, _GEN_0) @[IMMEDIATE.scala 21:33 IMMEDIATE.scala 27:16]
    node _GEN_5 = mux(_T, _io_U_type_T_1, _GEN_0) @[IMMEDIATE.scala 21:33 IMMEDIATE.scala 29:15]
    node _GEN_6 = mux(_T, _io_UJ_type_T_3, _GEN_0) @[IMMEDIATE.scala 21:33 IMMEDIATE.scala 32:16]
    node _GEN_7 = mux(_T, asSInt(UInt<1>("h0")), _GEN_1) @[IMMEDIATE.scala 21:33 IMMEDIATE.scala 34:17]
    io_I_type <= _GEN_2
    io_S_type <= _GEN_3
    io_SB_type <= _GEN_4
    io_U_type <= _GEN_5
    io_UJ_type <= _GEN_6
    io_V_I_type <= _GEN_7

  module RegFile :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1 : UInt<5>
    input io_rs2 : UInt<5>
    input io_reg_write : UInt<1>
    input io_w_reg : UInt<5>
    input io_w_data : SInt<32>
    output io_rdata1 : SInt<32>
    output io_rdata2 : SInt<32>

    reg regs_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[SCALAR_REGISTER.scala 16:19]
    reg regs_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[SCALAR_REGISTER.scala 16:19]
    reg regs_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[SCALAR_REGISTER.scala 16:19]
    reg regs_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[SCALAR_REGISTER.scala 16:19]
    reg regs_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[SCALAR_REGISTER.scala 16:19]
    reg regs_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[SCALAR_REGISTER.scala 16:19]
    reg regs_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[SCALAR_REGISTER.scala 16:19]
    reg regs_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[SCALAR_REGISTER.scala 16:19]
    reg regs_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[SCALAR_REGISTER.scala 16:19]
    reg regs_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[SCALAR_REGISTER.scala 16:19]
    reg regs_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[SCALAR_REGISTER.scala 16:19]
    reg regs_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[SCALAR_REGISTER.scala 16:19]
    reg regs_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[SCALAR_REGISTER.scala 16:19]
    reg regs_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[SCALAR_REGISTER.scala 16:19]
    reg regs_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[SCALAR_REGISTER.scala 16:19]
    reg regs_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[SCALAR_REGISTER.scala 16:19]
    reg regs_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[SCALAR_REGISTER.scala 16:19]
    reg regs_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[SCALAR_REGISTER.scala 16:19]
    reg regs_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[SCALAR_REGISTER.scala 16:19]
    reg regs_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[SCALAR_REGISTER.scala 16:19]
    reg regs_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[SCALAR_REGISTER.scala 16:19]
    reg regs_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[SCALAR_REGISTER.scala 16:19]
    reg regs_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[SCALAR_REGISTER.scala 16:19]
    reg regs_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[SCALAR_REGISTER.scala 16:19]
    reg regs_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[SCALAR_REGISTER.scala 16:19]
    reg regs_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[SCALAR_REGISTER.scala 16:19]
    reg regs_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[SCALAR_REGISTER.scala 16:19]
    reg regs_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[SCALAR_REGISTER.scala 16:19]
    reg regs_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[SCALAR_REGISTER.scala 16:19]
    reg regs_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[SCALAR_REGISTER.scala 16:19]
    reg regs_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[SCALAR_REGISTER.scala 16:19]
    reg regs_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[SCALAR_REGISTER.scala 16:19]
    node _io_rdata1_T = orr(io_rs1) @[SCALAR_REGISTER.scala 18:29]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1), regs_0) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1), regs_1, _GEN_0) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1), regs_2, _GEN_1) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1), regs_3, _GEN_2) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1), regs_4, _GEN_3) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1), regs_5, _GEN_4) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1), regs_6, _GEN_5) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1), regs_7, _GEN_6) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1), regs_8, _GEN_7) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1), regs_9, _GEN_8) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1), regs_10, _GEN_9) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1), regs_11, _GEN_10) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1), regs_12, _GEN_11) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1), regs_13, _GEN_12) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1), regs_14, _GEN_13) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1), regs_15, _GEN_14) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1), regs_16, _GEN_15) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1), regs_17, _GEN_16) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1), regs_18, _GEN_17) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1), regs_19, _GEN_18) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1), regs_20, _GEN_19) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1), regs_21, _GEN_20) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1), regs_22, _GEN_21) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1), regs_23, _GEN_22) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1), regs_24, _GEN_23) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1), regs_25, _GEN_24) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1), regs_26, _GEN_25) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1), regs_27, _GEN_26) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1), regs_28, _GEN_27) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1), regs_29, _GEN_28) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1), regs_30, _GEN_29) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1), regs_31, _GEN_30) @[SCALAR_REGISTER.scala 18:18 SCALAR_REGISTER.scala 18:18]
    node _regs_io_rs1 = _GEN_31 @[SCALAR_REGISTER.scala 18:18]
    node _io_rdata1_T_1 = mux(_io_rdata1_T, _regs_io_rs1, asSInt(UInt<1>("h0"))) @[SCALAR_REGISTER.scala 18:18]
    node _io_rdata2_T = orr(io_rs2) @[SCALAR_REGISTER.scala 19:29]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2), regs_0) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2), regs_1, _GEN_32) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2), regs_2, _GEN_33) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2), regs_3, _GEN_34) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2), regs_4, _GEN_35) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2), regs_5, _GEN_36) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2), regs_6, _GEN_37) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2), regs_7, _GEN_38) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2), regs_8, _GEN_39) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2), regs_9, _GEN_40) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2), regs_10, _GEN_41) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2), regs_11, _GEN_42) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2), regs_12, _GEN_43) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2), regs_13, _GEN_44) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2), regs_14, _GEN_45) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2), regs_15, _GEN_46) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2), regs_16, _GEN_47) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2), regs_17, _GEN_48) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2), regs_18, _GEN_49) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2), regs_19, _GEN_50) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2), regs_20, _GEN_51) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2), regs_21, _GEN_52) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2), regs_22, _GEN_53) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2), regs_23, _GEN_54) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2), regs_24, _GEN_55) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2), regs_25, _GEN_56) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2), regs_26, _GEN_57) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2), regs_27, _GEN_58) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2), regs_28, _GEN_59) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2), regs_29, _GEN_60) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2), regs_30, _GEN_61) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2), regs_31, _GEN_62) @[SCALAR_REGISTER.scala 19:18 SCALAR_REGISTER.scala 19:18]
    node _regs_io_rs2 = _GEN_63 @[SCALAR_REGISTER.scala 19:18]
    node _io_rdata2_T_1 = mux(_io_rdata2_T, _regs_io_rs2, asSInt(UInt<1>("h0"))) @[SCALAR_REGISTER.scala 19:18]
    node _T = orr(io_w_reg) @[SCALAR_REGISTER.scala 21:33]
    node _T_1 = and(io_reg_write, _T) @[SCALAR_REGISTER.scala 21:21]
    node _regs_io_w_reg = io_w_data @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_w_reg), _regs_io_w_reg, regs_0) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_w_reg), _regs_io_w_reg, regs_1) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_w_reg), _regs_io_w_reg, regs_2) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_w_reg), _regs_io_w_reg, regs_3) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_w_reg), _regs_io_w_reg, regs_4) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_w_reg), _regs_io_w_reg, regs_5) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_w_reg), _regs_io_w_reg, regs_6) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_w_reg), _regs_io_w_reg, regs_7) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_w_reg), _regs_io_w_reg, regs_8) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_w_reg), _regs_io_w_reg, regs_9) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_w_reg), _regs_io_w_reg, regs_10) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_w_reg), _regs_io_w_reg, regs_11) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_w_reg), _regs_io_w_reg, regs_12) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_w_reg), _regs_io_w_reg, regs_13) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_w_reg), _regs_io_w_reg, regs_14) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_w_reg), _regs_io_w_reg, regs_15) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_w_reg), _regs_io_w_reg, regs_16) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_w_reg), _regs_io_w_reg, regs_17) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_w_reg), _regs_io_w_reg, regs_18) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_w_reg), _regs_io_w_reg, regs_19) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_w_reg), _regs_io_w_reg, regs_20) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_w_reg), _regs_io_w_reg, regs_21) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_w_reg), _regs_io_w_reg, regs_22) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_w_reg), _regs_io_w_reg, regs_23) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_w_reg), _regs_io_w_reg, regs_24) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_w_reg), _regs_io_w_reg, regs_25) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_w_reg), _regs_io_w_reg, regs_26) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_w_reg), _regs_io_w_reg, regs_27) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_w_reg), _regs_io_w_reg, regs_28) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_w_reg), _regs_io_w_reg, regs_29) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_w_reg), _regs_io_w_reg, regs_30) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_w_reg), _regs_io_w_reg, regs_31) @[SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 22:23 SCALAR_REGISTER.scala 16:19]
    node _GEN_96 = mux(_T_1, _GEN_64, regs_0) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_97 = mux(_T_1, _GEN_65, regs_1) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_98 = mux(_T_1, _GEN_66, regs_2) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_99 = mux(_T_1, _GEN_67, regs_3) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_100 = mux(_T_1, _GEN_68, regs_4) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_101 = mux(_T_1, _GEN_69, regs_5) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_102 = mux(_T_1, _GEN_70, regs_6) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_103 = mux(_T_1, _GEN_71, regs_7) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_104 = mux(_T_1, _GEN_72, regs_8) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_105 = mux(_T_1, _GEN_73, regs_9) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_106 = mux(_T_1, _GEN_74, regs_10) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_107 = mux(_T_1, _GEN_75, regs_11) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_108 = mux(_T_1, _GEN_76, regs_12) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_109 = mux(_T_1, _GEN_77, regs_13) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_110 = mux(_T_1, _GEN_78, regs_14) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_111 = mux(_T_1, _GEN_79, regs_15) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_112 = mux(_T_1, _GEN_80, regs_16) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_113 = mux(_T_1, _GEN_81, regs_17) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_114 = mux(_T_1, _GEN_82, regs_18) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_115 = mux(_T_1, _GEN_83, regs_19) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_116 = mux(_T_1, _GEN_84, regs_20) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_117 = mux(_T_1, _GEN_85, regs_21) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_118 = mux(_T_1, _GEN_86, regs_22) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_119 = mux(_T_1, _GEN_87, regs_23) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_120 = mux(_T_1, _GEN_88, regs_24) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_121 = mux(_T_1, _GEN_89, regs_25) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_122 = mux(_T_1, _GEN_90, regs_26) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_123 = mux(_T_1, _GEN_91, regs_27) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_124 = mux(_T_1, _GEN_92, regs_28) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_125 = mux(_T_1, _GEN_93, regs_29) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_126 = mux(_T_1, _GEN_94, regs_30) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _GEN_127 = mux(_T_1, _GEN_95, regs_31) @[SCALAR_REGISTER.scala 21:39 SCALAR_REGISTER.scala 16:19]
    node _regs_WIRE_0 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_1 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_2 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_3 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_4 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_5 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_6 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_7 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_8 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_9 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_10 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_11 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_12 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_13 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_14 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_15 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_16 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_17 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_18 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_19 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_20 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_21 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_22 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_23 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_24 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_25 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_26 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_27 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_28 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_29 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_30 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    node _regs_WIRE_31 = asSInt(UInt<32>("h0")) @[SCALAR_REGISTER.scala 16:28 SCALAR_REGISTER.scala 16:28]
    io_rdata1 <= _io_rdata1_T_1 @[SCALAR_REGISTER.scala 18:11]
    io_rdata2 <= _io_rdata2_T_1 @[SCALAR_REGISTER.scala 19:11]
    regs_0 <= mux(reset, _regs_WIRE_0, _GEN_96) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_1 <= mux(reset, _regs_WIRE_1, _GEN_97) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_2 <= mux(reset, _regs_WIRE_2, _GEN_98) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_3 <= mux(reset, _regs_WIRE_3, _GEN_99) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_4 <= mux(reset, _regs_WIRE_4, _GEN_100) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_5 <= mux(reset, _regs_WIRE_5, _GEN_101) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_6 <= mux(reset, _regs_WIRE_6, _GEN_102) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_7 <= mux(reset, _regs_WIRE_7, _GEN_103) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_8 <= mux(reset, _regs_WIRE_8, _GEN_104) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_9 <= mux(reset, _regs_WIRE_9, _GEN_105) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_10 <= mux(reset, _regs_WIRE_10, _GEN_106) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_11 <= mux(reset, _regs_WIRE_11, _GEN_107) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_12 <= mux(reset, _regs_WIRE_12, _GEN_108) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_13 <= mux(reset, _regs_WIRE_13, _GEN_109) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_14 <= mux(reset, _regs_WIRE_14, _GEN_110) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_15 <= mux(reset, _regs_WIRE_15, _GEN_111) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_16 <= mux(reset, _regs_WIRE_16, _GEN_112) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_17 <= mux(reset, _regs_WIRE_17, _GEN_113) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_18 <= mux(reset, _regs_WIRE_18, _GEN_114) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_19 <= mux(reset, _regs_WIRE_19, _GEN_115) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_20 <= mux(reset, _regs_WIRE_20, _GEN_116) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_21 <= mux(reset, _regs_WIRE_21, _GEN_117) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_22 <= mux(reset, _regs_WIRE_22, _GEN_118) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_23 <= mux(reset, _regs_WIRE_23, _GEN_119) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_24 <= mux(reset, _regs_WIRE_24, _GEN_120) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_25 <= mux(reset, _regs_WIRE_25, _GEN_121) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_26 <= mux(reset, _regs_WIRE_26, _GEN_122) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_27 <= mux(reset, _regs_WIRE_27, _GEN_123) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_28 <= mux(reset, _regs_WIRE_28, _GEN_124) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_29 <= mux(reset, _regs_WIRE_29, _GEN_125) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_30 <= mux(reset, _regs_WIRE_30, _GEN_126) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]
    regs_31 <= mux(reset, _regs_WIRE_31, _GEN_127) @[SCALAR_REGISTER.scala 16:19 SCALAR_REGISTER.scala 16:19]

  module Alu_Control :
    input clock : Clock
    input reset : UInt<1>
    input io_func3 : UInt<3>
    input io_func7 : UInt<1>
    input io_aluOp : UInt<3>
    input io_I_inst : UInt<1>
    input io_V_inst : UInt<1>
    input io_func6 : UInt<6>
    output io_out : UInt<9>
    output io_out_V : UInt<1>

    node _T = eq(io_I_inst, UInt<1>("h1")) @[ALUCONTROL.scala 18:17]
    node _T_1 = eq(io_aluOp, UInt<1>("h0")) @[ALUCONTROL.scala 20:20]
    node io_out_hi = cat(UInt<1>("h0"), io_func7) @[Cat.scala 30:58]
    node _io_out_T = cat(io_out_hi, io_func3) @[Cat.scala 30:58]
    node _T_2 = eq(io_aluOp, UInt<1>("h1")) @[ALUCONTROL.scala 25:26]
    node _io_out_T_1 = cat(UInt<1>("h0"), io_func3) @[Cat.scala 30:58]
    node _T_3 = eq(io_aluOp, UInt<2>("h2")) @[ALUCONTROL.scala 30:26]
    node io_out_lo = cat(UInt<1>("h0"), io_func3) @[Cat.scala 30:58]
    node io_out_hi_1 = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 30:58]
    node _io_out_T_2 = cat(io_out_hi_1, io_out_lo) @[Cat.scala 30:58]
    node _T_4 = eq(io_aluOp, UInt<2>("h3")) @[ALUCONTROL.scala 35:26]
    node _T_5 = eq(io_aluOp, UInt<3>("h4")) @[ALUCONTROL.scala 40:26]
    node _T_6 = eq(io_aluOp, UInt<3>("h5")) @[ALUCONTROL.scala 45:26]
    node _T_7 = eq(io_aluOp, UInt<3>("h6")) @[ALUCONTROL.scala 50:26]
    node _T_8 = eq(io_aluOp, UInt<3>("h7")) @[ALUCONTROL.scala 55:26]
    node _GEN_0 = mux(_T_8, UInt<1>("h0"), UInt<1>("h0")) @[ALUCONTROL.scala 55:35 ALUCONTROL.scala 56:16 ALUCONTROL.scala 60:16]
    node _GEN_1 = mux(_T_7, UInt<1>("h0"), _GEN_0) @[ALUCONTROL.scala 50:35 ALUCONTROL.scala 51:16]
    node _GEN_2 = mux(_T_6, UInt<1>("h0"), _GEN_1) @[ALUCONTROL.scala 45:35 ALUCONTROL.scala 46:16]
    node _GEN_3 = mux(_T_5, UInt<1>("h0"), _GEN_2) @[ALUCONTROL.scala 40:35 ALUCONTROL.scala 41:16]
    node _GEN_4 = mux(_T_4, UInt<5>("h1f"), _GEN_3) @[ALUCONTROL.scala 35:35 ALUCONTROL.scala 36:16]
    node _GEN_5 = mux(_T_4, UInt<1>("h0"), _GEN_3) @[ALUCONTROL.scala 35:35 ALUCONTROL.scala 37:18]
    node _GEN_6 = mux(_T_3, _io_out_T_2, _GEN_4) @[ALUCONTROL.scala 30:35 ALUCONTROL.scala 31:16]
    node _GEN_7 = mux(_T_3, UInt<1>("h0"), _GEN_5) @[ALUCONTROL.scala 30:35 ALUCONTROL.scala 32:18]
    node _GEN_8 = mux(_T_2, _io_out_T_1, _GEN_6) @[ALUCONTROL.scala 25:35 ALUCONTROL.scala 26:16]
    node _GEN_9 = mux(_T_2, UInt<1>("h0"), _GEN_7) @[ALUCONTROL.scala 25:35 ALUCONTROL.scala 27:18]
    node _GEN_10 = mux(_T_1, _io_out_T, _GEN_8) @[ALUCONTROL.scala 20:29 ALUCONTROL.scala 21:16]
    node _GEN_11 = mux(_T_1, UInt<1>("h0"), _GEN_9) @[ALUCONTROL.scala 20:29 ALUCONTROL.scala 22:18]
    node _T_9 = eq(io_V_inst, UInt<1>("h1")) @[ALUCONTROL.scala 64:23]
    node _T_10 = eq(io_aluOp, UInt<1>("h0")) @[ALUCONTROL.scala 66:20]
    node _io_out_T_3 = cat(UInt<1>("h0"), io_func3) @[Cat.scala 30:58]
    node _T_11 = eq(io_aluOp, UInt<1>("h1")) @[ALUCONTROL.scala 71:26]
    node _io_out_T_4 = cat(io_func6, io_func3) @[Cat.scala 30:58]
    node _T_12 = eq(io_aluOp, UInt<2>("h2")) @[ALUCONTROL.scala 76:26]
    node _io_out_T_5 = cat(io_func6, io_func3) @[Cat.scala 30:58]
    node _T_13 = eq(io_aluOp, UInt<2>("h3")) @[ALUCONTROL.scala 81:26]
    node _io_out_T_6 = cat(io_func6, io_func3) @[Cat.scala 30:58]
    node _GEN_12 = mux(_T_13, _io_out_T_6, UInt<1>("h0")) @[ALUCONTROL.scala 81:35 ALUCONTROL.scala 82:16 ALUCONTROL.scala 86:16]
    node _GEN_13 = mux(_T_13, UInt<1>("h1"), UInt<1>("h0")) @[ALUCONTROL.scala 81:35 ALUCONTROL.scala 83:18 ALUCONTROL.scala 87:18]
    node _GEN_14 = mux(_T_12, _io_out_T_5, _GEN_12) @[ALUCONTROL.scala 76:35 ALUCONTROL.scala 77:16]
    node _GEN_15 = mux(_T_12, UInt<1>("h1"), _GEN_13) @[ALUCONTROL.scala 76:35 ALUCONTROL.scala 78:18]
    node _GEN_16 = mux(_T_11, _io_out_T_4, _GEN_14) @[ALUCONTROL.scala 71:35 ALUCONTROL.scala 72:16]
    node _GEN_17 = mux(_T_11, UInt<1>("h1"), _GEN_15) @[ALUCONTROL.scala 71:35 ALUCONTROL.scala 73:18]
    node _GEN_18 = mux(_T_10, _io_out_T_3, _GEN_16) @[ALUCONTROL.scala 66:29 ALUCONTROL.scala 67:16]
    node _GEN_19 = mux(_T_10, UInt<1>("h1"), _GEN_17) @[ALUCONTROL.scala 66:29 ALUCONTROL.scala 68:18]
    node _GEN_20 = mux(_T_9, _GEN_18, UInt<1>("h0")) @[ALUCONTROL.scala 64:32 ALUCONTROL.scala 91:12]
    node _GEN_21 = mux(_T_9, _GEN_19, UInt<1>("h0")) @[ALUCONTROL.scala 64:32 ALUCONTROL.scala 92:14]
    node _GEN_22 = mux(_T, _GEN_10, _GEN_20) @[ALUCONTROL.scala 18:26]
    node _GEN_23 = mux(_T, _GEN_11, _GEN_21) @[ALUCONTROL.scala 18:26]
    io_out <= _GEN_22
    io_out_V <= _GEN_23

  module ALU_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_A : SInt<32>
    input io_in_B : SInt<32>
    input io_alu_Op : UInt<9>
    input io_in_I : UInt<1>
    input io_in_V : UInt<1>
    input io_V_in_A : SInt<128>
    input io_V_in_B : SInt<128>
    input io_alu_sew : UInt<3>
    input io_alu_lmul : UInt<3>
    input io_alu_imm : SInt<64>
    output io_out : SInt<32>
    output io_V_out : SInt<128>

    node _T = eq(io_in_I, UInt<1>("h1")) @[ALU.scala 74:15]
    node _out_T = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:23]
    node _out_T_1 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:48]
    node _out_T_2 = or(_out_T, _out_T_1) @[ALU.scala 76:35]
    node _out_T_3 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:74]
    node _out_T_4 = or(_out_T_2, _out_T_3) @[ALU.scala 76:61]
    node _out_T_5 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:98]
    node _out_T_6 = or(_out_T_4, _out_T_5) @[ALU.scala 76:85]
    node _out_T_7 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:122]
    node _out_T_8 = or(_out_T_6, _out_T_7) @[ALU.scala 76:109]
    node _out_T_9 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:147]
    node _out_T_10 = or(_out_T_8, _out_T_9) @[ALU.scala 76:134]
    node _out_T_11 = add(io_in_A, io_in_B) @[ALU.scala 76:171]
    node _out_T_12 = tail(_out_T_11, 1) @[ALU.scala 76:171]
    node _out_T_13 = asSInt(_out_T_12) @[ALU.scala 76:171]
    node _out_T_14 = eq(io_alu_Op, UInt<9>("h1")) @[ALU.scala 77:23]
    node _out_T_15 = eq(io_alu_Op, UInt<9>("h1")) @[ALU.scala 77:48]
    node _out_T_16 = or(_out_T_14, _out_T_15) @[ALU.scala 77:35]
    node _out_T_17 = asUInt(io_in_A) @[ALU.scala 77:71]
    node _out_T_18 = bits(io_in_B, 18, 0) @[ALU.scala 77:88]
    node _out_T_19 = dshl(_out_T_17, _out_T_18) @[ALU.scala 77:78]
    node _out_T_20 = asSInt(_out_T_19) @[ALU.scala 77:104]
    node _out_T_21 = eq(io_alu_Op, UInt<9>("h2")) @[ALU.scala 78:23]
    node _out_T_22 = eq(io_alu_Op, UInt<9>("h2")) @[ALU.scala 78:48]
    node _out_T_23 = or(_out_T_21, _out_T_22) @[ALU.scala 78:35]
    node _out_T_24 = lt(io_in_A, io_in_B) @[ALU.scala 78:74]
    node _out_T_25 = mux(_out_T_24, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 78:65]
    node _out_T_26 = eq(io_alu_Op, UInt<9>("h3")) @[ALU.scala 79:23]
    node _out_T_27 = eq(io_alu_Op, UInt<9>("h3")) @[ALU.scala 79:49]
    node _out_T_28 = or(_out_T_26, _out_T_27) @[ALU.scala 79:36]
    node _out_T_29 = lt(io_in_A, io_in_B) @[ALU.scala 79:76]
    node _out_T_30 = mux(_out_T_29, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 79:67]
    node _out_T_31 = eq(io_alu_Op, UInt<9>("h4")) @[ALU.scala 80:23]
    node _out_T_32 = eq(io_alu_Op, UInt<9>("h4")) @[ALU.scala 80:48]
    node _out_T_33 = or(_out_T_31, _out_T_32) @[ALU.scala 80:35]
    node _out_T_34 = xor(io_in_A, io_in_B) @[ALU.scala 80:71]
    node _out_T_35 = asSInt(_out_T_34) @[ALU.scala 80:71]
    node _out_T_36 = eq(io_alu_Op, UInt<9>("h5")) @[ALU.scala 81:23]
    node _out_T_37 = eq(io_alu_Op, UInt<9>("h5")) @[ALU.scala 81:48]
    node _out_T_38 = or(_out_T_36, _out_T_37) @[ALU.scala 81:35]
    node _out_T_39 = asUInt(io_in_A) @[ALU.scala 81:71]
    node _out_T_40 = bits(io_in_B, 18, 0) @[ALU.scala 81:88]
    node _out_T_41 = dshr(_out_T_39, _out_T_40) @[ALU.scala 81:78]
    node _out_T_42 = asSInt(_out_T_41) @[ALU.scala 81:104]
    node _out_T_43 = eq(io_alu_Op, UInt<9>("h6")) @[ALU.scala 82:23]
    node _out_T_44 = eq(io_alu_Op, UInt<9>("h6")) @[ALU.scala 82:47]
    node _out_T_45 = or(_out_T_43, _out_T_44) @[ALU.scala 82:34]
    node _out_T_46 = or(io_in_A, io_in_B) @[ALU.scala 82:69]
    node _out_T_47 = asSInt(_out_T_46) @[ALU.scala 82:69]
    node _out_T_48 = eq(io_alu_Op, UInt<9>("h7")) @[ALU.scala 83:23]
    node _out_T_49 = eq(io_alu_Op, UInt<9>("h7")) @[ALU.scala 83:48]
    node _out_T_50 = or(_out_T_48, _out_T_49) @[ALU.scala 83:35]
    node _out_T_51 = and(io_in_A, io_in_B) @[ALU.scala 83:71]
    node _out_T_52 = asSInt(_out_T_51) @[ALU.scala 83:71]
    node _out_T_53 = eq(io_alu_Op, UInt<9>("h8")) @[ALU.scala 84:23]
    node _out_T_54 = sub(io_in_A, io_in_B) @[ALU.scala 84:45]
    node _out_T_55 = tail(_out_T_54, 1) @[ALU.scala 84:45]
    node _out_T_56 = asSInt(_out_T_55) @[ALU.scala 84:45]
    node _out_T_57 = eq(io_alu_Op, UInt<9>("hd")) @[ALU.scala 85:23]
    node _out_T_58 = eq(io_alu_Op, UInt<9>("hd")) @[ALU.scala 85:48]
    node _out_T_59 = or(_out_T_57, _out_T_58) @[ALU.scala 85:35]
    node _out_T_60 = asUInt(io_in_A) @[ALU.scala 85:71]
    node _out_T_61 = bits(io_in_B, 18, 0) @[ALU.scala 85:88]
    node _out_T_62 = dshr(_out_T_60, _out_T_61) @[ALU.scala 85:78]
    node _out_T_63 = asSInt(_out_T_62) @[ALU.scala 85:104]
    node _out_T_64 = eq(io_alu_Op, UInt<9>("h1f")) @[ALU.scala 86:23]
    node _out_T_65 = eq(io_alu_Op, UInt<9>("h1f")) @[ALU.scala 86:48]
    node _out_T_66 = or(_out_T_64, _out_T_65) @[ALU.scala 86:35]
    node _out_T_67 = mux(_out_T_66, io_in_A, asSInt(UInt<1>("h0"))) @[ALU.scala 86:12]
    node _out_T_68 = mux(_out_T_59, _out_T_63, _out_T_67) @[ALU.scala 85:12]
    node _out_T_69 = mux(_out_T_53, _out_T_56, _out_T_68) @[ALU.scala 84:12]
    node _out_T_70 = mux(_out_T_50, _out_T_52, _out_T_69) @[ALU.scala 83:12]
    node _out_T_71 = mux(_out_T_45, _out_T_47, _out_T_70) @[ALU.scala 82:12]
    node _out_T_72 = mux(_out_T_38, _out_T_42, _out_T_71) @[ALU.scala 81:12]
    node _out_T_73 = mux(_out_T_33, _out_T_35, _out_T_72) @[ALU.scala 80:12]
    node _out_T_74 = mux(_out_T_28, _out_T_30, _out_T_73) @[ALU.scala 79:12]
    node _out_T_75 = mux(_out_T_23, _out_T_25, _out_T_74) @[ALU.scala 78:12]
    node _out_T_76 = mux(_out_T_16, _out_T_20, _out_T_75) @[ALU.scala 77:12]
    node out = mux(_out_T_10, _out_T_13, _out_T_76) @[ALU.scala 76:12]
    node _T_1 = eq(io_in_V, UInt<1>("h1")) @[ALU.scala 91:21]
    node _T_2 = eq(io_alu_Op, UInt<9>("h7")) @[ALU.scala 92:21]
    node _T_3 = leq(io_in_A, io_in_B) @[ALU.scala 93:22]
    node _T_4 = gt(io_in_A, io_in_B) @[ALU.scala 95:28]
    node _GEN_0 = mux(_T_4, io_in_B, asSInt(UInt<1>("h0"))) @[ALU.scala 95:38 ALU.scala 96:20 ALU.scala 98:20]
    node _GEN_1 = mux(_T_3, io_in_A, _GEN_0) @[ALU.scala 93:33 ALU.scala 94:20]
    node _T_5 = eq(io_alu_Op, UInt<9>("h3")) @[ALU.scala 102:27]
    node _T_6 = eq(io_alu_lmul, UInt<1>("h0")) @[ALU.scala 102:56]
    node _T_7 = and(_T_5, _T_6) @[ALU.scala 102:41]
    node _T_8 = eq(io_alu_sew, UInt<2>("h3")) @[ALU.scala 103:26]
    node _h_T = bits(io_alu_imm, 63, 0) @[ALU.scala 104:32]
    node h = asSInt(_h_T) @[ALU.scala 104:39]
    node _out64_0_T = bits(io_V_in_B, 63, 0) @[ALU.scala 105:35]
    node _out64_0_T_1 = asUInt(h) @[ALU.scala 105:46]
    node _out64_0_T_2 = add(_out64_0_T, _out64_0_T_1) @[ALU.scala 105:42]
    node _out64_0_T_3 = tail(_out64_0_T_2, 1) @[ALU.scala 105:42]
    node _out64_0_T_4 = asSInt(_out64_0_T_3) @[ALU.scala 105:54]
    node _out64_1_T = bits(io_V_in_B, 127, 64) @[ALU.scala 106:35]
    node _out64_1_T_1 = asUInt(h) @[ALU.scala 106:48]
    node _out64_1_T_2 = add(_out64_1_T, _out64_1_T_1) @[ALU.scala 106:44]
    node _out64_1_T_3 = tail(_out64_1_T_2, 1) @[ALU.scala 106:44]
    node _out64_1_T_4 = asSInt(_out64_1_T_3) @[ALU.scala 106:56]
    node _GEN_73 = mux(_T_8, _out64_0_T_4, asSInt(UInt<64>("h0"))) @[ALU.scala 103:40 ALU.scala 105:22 ALU.scala 71:20]
    node _T_12 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 150:27]
    node _T_13 = eq(io_alu_lmul, UInt<1>("h0")) @[ALU.scala 150:56]
    node _T_14 = and(_T_12, _T_13) @[ALU.scala 150:41]
    node _T_15 = eq(io_alu_sew, UInt<2>("h3")) @[ALU.scala 151:26]
    node _out64_0_T_5 = bits(io_V_in_A, 63, 0) @[ALU.scala 152:35]
    node _out64_0_T_6 = bits(io_V_in_B, 63, 0) @[ALU.scala 152:53]
    node _out64_0_T_7 = add(_out64_0_T_5, _out64_0_T_6) @[ALU.scala 152:42]
    node _out64_0_T_8 = tail(_out64_0_T_7, 1) @[ALU.scala 152:42]
    node _out64_0_T_9 = asSInt(_out64_0_T_8) @[ALU.scala 152:61]
    node _GEN_175 = mux(_T_15, _out64_0_T_9, asSInt(UInt<64>("h0"))) @[ALU.scala 151:40 ALU.scala 152:22 ALU.scala 71:20]
    node _GEN_208 = mux(_T_14, _GEN_175, asSInt(UInt<64>("h0"))) @[ALU.scala 150:70 ALU.scala 71:20]
    node _GEN_240 = mux(_T_7, _GEN_73, _GEN_208) @[ALU.scala 102:70]
    node _GEN_273 = mux(_T_2, asSInt(UInt<64>("h0")), _GEN_240) @[ALU.scala 92:38 ALU.scala 71:20]
    node _GEN_305 = mux(_T_1, _GEN_273, asSInt(UInt<64>("h0"))) @[ALU.scala 91:31 ALU.scala 71:20]
    node _GEN_337 = mux(_T, asSInt(UInt<64>("h0")), _GEN_305) @[ALU.scala 74:25 ALU.scala 71:20]
    node out64_0 = _GEN_337 @[ALU.scala 71:20]
    node io_V_out_lo = asUInt(out64_0) @[Cat.scala 30:58]
    node _GEN_74 = mux(_T_8, _out64_1_T_4, asSInt(UInt<64>("h0"))) @[ALU.scala 103:40 ALU.scala 106:22 ALU.scala 71:20]
    node _out64_1_T_5 = bits(io_V_in_A, 127, 64) @[ALU.scala 153:35]
    node _out64_1_T_6 = bits(io_V_in_B, 127, 64) @[ALU.scala 153:55]
    node _out64_1_T_7 = add(_out64_1_T_5, _out64_1_T_6) @[ALU.scala 153:44]
    node _out64_1_T_8 = tail(_out64_1_T_7, 1) @[ALU.scala 153:44]
    node _out64_1_T_9 = asSInt(_out64_1_T_8) @[ALU.scala 153:65]
    node _GEN_176 = mux(_T_15, _out64_1_T_9, asSInt(UInt<64>("h0"))) @[ALU.scala 151:40 ALU.scala 153:22 ALU.scala 71:20]
    node _GEN_209 = mux(_T_14, _GEN_176, asSInt(UInt<64>("h0"))) @[ALU.scala 150:70 ALU.scala 71:20]
    node _GEN_241 = mux(_T_7, _GEN_74, _GEN_209) @[ALU.scala 102:70]
    node _GEN_274 = mux(_T_2, asSInt(UInt<64>("h0")), _GEN_241) @[ALU.scala 92:38 ALU.scala 71:20]
    node _GEN_306 = mux(_T_1, _GEN_274, asSInt(UInt<64>("h0"))) @[ALU.scala 91:31 ALU.scala 71:20]
    node _GEN_338 = mux(_T, asSInt(UInt<64>("h0")), _GEN_306) @[ALU.scala 74:25 ALU.scala 71:20]
    node out64_1 = _GEN_338 @[ALU.scala 71:20]
    node io_V_out_hi = asUInt(out64_1) @[Cat.scala 30:58]
    node _io_V_out_T = cat(io_V_out_hi, io_V_out_lo) @[Cat.scala 30:58]
    node _io_V_out_T_1 = asSInt(_io_V_out_T) @[ALU.scala 107:51]
    node _T_9 = eq(io_alu_sew, UInt<2>("h2")) @[ALU.scala 108:32]
    node _h_T_1 = bits(io_alu_imm, 31, 0) @[ALU.scala 109:32]
    node h_1 = asSInt(_h_T_1) @[ALU.scala 109:39]
    node _out32_0_T = bits(io_V_in_B, 31, 0) @[ALU.scala 110:35]
    node _out32_0_T_1 = asUInt(h_1) @[ALU.scala 110:46]
    node _out32_0_T_2 = add(_out32_0_T, _out32_0_T_1) @[ALU.scala 110:42]
    node _out32_0_T_3 = tail(_out32_0_T_2, 1) @[ALU.scala 110:42]
    node _out32_0_T_4 = asSInt(_out32_0_T_3) @[ALU.scala 110:54]
    node _out32_1_T = bits(io_V_in_B, 63, 32) @[ALU.scala 111:35]
    node _out32_1_T_1 = asUInt(h_1) @[ALU.scala 111:47]
    node _out32_1_T_2 = add(_out32_1_T, _out32_1_T_1) @[ALU.scala 111:43]
    node _out32_1_T_3 = tail(_out32_1_T_2, 1) @[ALU.scala 111:43]
    node _out32_1_T_4 = asSInt(_out32_1_T_3) @[ALU.scala 111:55]
    node _out32_2_T = bits(io_V_in_B, 95, 64) @[ALU.scala 112:35]
    node _out32_2_T_1 = asUInt(h_1) @[ALU.scala 112:47]
    node _out32_2_T_2 = add(_out32_2_T, _out32_2_T_1) @[ALU.scala 112:43]
    node _out32_2_T_3 = tail(_out32_2_T_2, 1) @[ALU.scala 112:43]
    node _out32_2_T_4 = asSInt(_out32_2_T_3) @[ALU.scala 112:55]
    node _out32_3_T = bits(io_V_in_B, 127, 96) @[ALU.scala 113:35]
    node _out32_3_T_1 = asUInt(h_1) @[ALU.scala 113:48]
    node _out32_3_T_2 = add(_out32_3_T, _out32_3_T_1) @[ALU.scala 113:44]
    node _out32_3_T_3 = tail(_out32_3_T_2, 1) @[ALU.scala 113:44]
    node _out32_3_T_4 = asSInt(_out32_3_T_3) @[ALU.scala 113:56]
    node _GEN_44 = mux(_T_9, _out32_0_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 110:22 ALU.scala 70:20]
    node _GEN_76 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_44) @[ALU.scala 103:40 ALU.scala 70:20]
    node _T_16 = eq(io_alu_sew, UInt<2>("h2")) @[ALU.scala 155:32]
    node _out32_0_T_5 = bits(io_V_in_A, 31, 0) @[ALU.scala 156:35]
    node _out32_0_T_6 = bits(io_V_in_B, 31, 0) @[ALU.scala 156:53]
    node _out32_0_T_7 = add(_out32_0_T_5, _out32_0_T_6) @[ALU.scala 156:42]
    node _out32_0_T_8 = tail(_out32_0_T_7, 1) @[ALU.scala 156:42]
    node _out32_0_T_9 = asSInt(_out32_0_T_8) @[ALU.scala 156:61]
    node _GEN_146 = mux(_T_16, _out32_0_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 156:22 ALU.scala 70:20]
    node _GEN_178 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_146) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_211 = mux(_T_14, _GEN_178, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_243 = mux(_T_7, _GEN_76, _GEN_211) @[ALU.scala 102:70]
    node _GEN_276 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_243) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_308 = mux(_T_1, _GEN_276, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_340 = mux(_T, asSInt(UInt<32>("h0")), _GEN_308) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_0 = _GEN_340 @[ALU.scala 70:20]
    node io_V_out_lo_lo = asUInt(out32_0) @[Cat.scala 30:58]
    node _GEN_45 = mux(_T_9, _out32_1_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 111:22 ALU.scala 70:20]
    node _GEN_77 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_45) @[ALU.scala 103:40 ALU.scala 70:20]
    node _out32_1_T_5 = bits(io_V_in_A, 63, 32) @[ALU.scala 157:35]
    node _out32_1_T_6 = bits(io_V_in_B, 63, 32) @[ALU.scala 157:54]
    node _out32_1_T_7 = add(_out32_1_T_5, _out32_1_T_6) @[ALU.scala 157:43]
    node _out32_1_T_8 = tail(_out32_1_T_7, 1) @[ALU.scala 157:43]
    node _out32_1_T_9 = asSInt(_out32_1_T_8) @[ALU.scala 157:63]
    node _GEN_147 = mux(_T_16, _out32_1_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 157:22 ALU.scala 70:20]
    node _GEN_179 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_147) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_212 = mux(_T_14, _GEN_179, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_244 = mux(_T_7, _GEN_77, _GEN_212) @[ALU.scala 102:70]
    node _GEN_277 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_244) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_309 = mux(_T_1, _GEN_277, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_341 = mux(_T, asSInt(UInt<32>("h0")), _GEN_309) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_1 = _GEN_341 @[ALU.scala 70:20]
    node io_V_out_lo_hi = asUInt(out32_1) @[Cat.scala 30:58]
    node io_V_out_lo_1 = cat(io_V_out_lo_hi, io_V_out_lo_lo) @[Cat.scala 30:58]
    node _GEN_46 = mux(_T_9, _out32_2_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 112:22 ALU.scala 70:20]
    node _GEN_78 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_46) @[ALU.scala 103:40 ALU.scala 70:20]
    node _out32_2_T_5 = bits(io_V_in_A, 95, 64) @[ALU.scala 158:35]
    node _out32_2_T_6 = bits(io_V_in_B, 95, 64) @[ALU.scala 158:54]
    node _out32_2_T_7 = add(_out32_2_T_5, _out32_2_T_6) @[ALU.scala 158:43]
    node _out32_2_T_8 = tail(_out32_2_T_7, 1) @[ALU.scala 158:43]
    node _out32_2_T_9 = asSInt(_out32_2_T_8) @[ALU.scala 158:63]
    node _GEN_148 = mux(_T_16, _out32_2_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 158:22 ALU.scala 70:20]
    node _GEN_180 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_148) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_213 = mux(_T_14, _GEN_180, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_245 = mux(_T_7, _GEN_78, _GEN_213) @[ALU.scala 102:70]
    node _GEN_278 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_245) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_310 = mux(_T_1, _GEN_278, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_342 = mux(_T, asSInt(UInt<32>("h0")), _GEN_310) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_2 = _GEN_342 @[ALU.scala 70:20]
    node io_V_out_hi_lo = asUInt(out32_2) @[Cat.scala 30:58]
    node _GEN_47 = mux(_T_9, _out32_3_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 113:22 ALU.scala 70:20]
    node _GEN_79 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_47) @[ALU.scala 103:40 ALU.scala 70:20]
    node _out32_3_T_5 = bits(io_V_in_A, 127, 96) @[ALU.scala 159:35]
    node _out32_3_T_6 = bits(io_V_in_B, 127, 96) @[ALU.scala 159:55]
    node _out32_3_T_7 = add(_out32_3_T_5, _out32_3_T_6) @[ALU.scala 159:44]
    node _out32_3_T_8 = tail(_out32_3_T_7, 1) @[ALU.scala 159:44]
    node _out32_3_T_9 = asSInt(_out32_3_T_8) @[ALU.scala 159:65]
    node _GEN_149 = mux(_T_16, _out32_3_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 159:22 ALU.scala 70:20]
    node _GEN_181 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_149) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_214 = mux(_T_14, _GEN_181, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_246 = mux(_T_7, _GEN_79, _GEN_214) @[ALU.scala 102:70]
    node _GEN_279 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_246) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_311 = mux(_T_1, _GEN_279, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_343 = mux(_T, asSInt(UInt<32>("h0")), _GEN_311) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_3 = _GEN_343 @[ALU.scala 70:20]
    node io_V_out_hi_hi = asUInt(out32_3) @[Cat.scala 30:58]
    node io_V_out_hi_1 = cat(io_V_out_hi_hi, io_V_out_hi_lo) @[Cat.scala 30:58]
    node _io_V_out_T_2 = cat(io_V_out_hi_1, io_V_out_lo_1) @[Cat.scala 30:58]
    node _io_V_out_T_3 = asSInt(_io_V_out_T_2) @[ALU.scala 114:71]
    node _T_10 = eq(io_alu_sew, UInt<1>("h1")) @[ALU.scala 115:32]
    node _h_T_2 = bits(io_alu_imm, 15, 0) @[ALU.scala 116:32]
    node h_2 = asSInt(_h_T_2) @[ALU.scala 116:39]
    node _out16_0_T = bits(io_V_in_B, 15, 0) @[ALU.scala 117:35]
    node _out16_0_T_1 = asUInt(h_2) @[ALU.scala 117:46]
    node _out16_0_T_2 = add(_out16_0_T, _out16_0_T_1) @[ALU.scala 117:42]
    node _out16_0_T_3 = tail(_out16_0_T_2, 1) @[ALU.scala 117:42]
    node _out16_0_T_4 = asSInt(_out16_0_T_3) @[ALU.scala 117:54]
    node _out16_1_T = bits(io_V_in_B, 31, 16) @[ALU.scala 118:35]
    node _out16_1_T_1 = asUInt(h_2) @[ALU.scala 118:47]
    node _out16_1_T_2 = add(_out16_1_T, _out16_1_T_1) @[ALU.scala 118:43]
    node _out16_1_T_3 = tail(_out16_1_T_2, 1) @[ALU.scala 118:43]
    node _out16_1_T_4 = asSInt(_out16_1_T_3) @[ALU.scala 118:55]
    node _out16_2_T = bits(io_V_in_B, 47, 32) @[ALU.scala 119:35]
    node _out16_2_T_1 = asUInt(h_2) @[ALU.scala 119:47]
    node _out16_2_T_2 = add(_out16_2_T, _out16_2_T_1) @[ALU.scala 119:43]
    node _out16_2_T_3 = tail(_out16_2_T_2, 1) @[ALU.scala 119:43]
    node _out16_2_T_4 = asSInt(_out16_2_T_3) @[ALU.scala 119:55]
    node _out16_3_T = bits(io_V_in_B, 63, 48) @[ALU.scala 120:35]
    node _out16_3_T_1 = asUInt(h_2) @[ALU.scala 120:47]
    node _out16_3_T_2 = add(_out16_3_T, _out16_3_T_1) @[ALU.scala 120:43]
    node _out16_3_T_3 = tail(_out16_3_T_2, 1) @[ALU.scala 120:43]
    node _out16_3_T_4 = asSInt(_out16_3_T_3) @[ALU.scala 120:55]
    node _out16_4_T = bits(io_V_in_B, 79, 64) @[ALU.scala 121:35]
    node _out16_4_T_1 = asUInt(h_2) @[ALU.scala 121:47]
    node _out16_4_T_2 = add(_out16_4_T, _out16_4_T_1) @[ALU.scala 121:43]
    node _out16_4_T_3 = tail(_out16_4_T_2, 1) @[ALU.scala 121:43]
    node _out16_4_T_4 = asSInt(_out16_4_T_3) @[ALU.scala 121:55]
    node _out16_5_T = bits(io_V_in_B, 95, 80) @[ALU.scala 122:35]
    node _out16_5_T_1 = asUInt(h_2) @[ALU.scala 122:47]
    node _out16_5_T_2 = add(_out16_5_T, _out16_5_T_1) @[ALU.scala 122:43]
    node _out16_5_T_3 = tail(_out16_5_T_2, 1) @[ALU.scala 122:43]
    node _out16_5_T_4 = asSInt(_out16_5_T_3) @[ALU.scala 122:55]
    node _out16_6_T = bits(io_V_in_B, 111, 96) @[ALU.scala 123:35]
    node _out16_6_T_1 = asUInt(h_2) @[ALU.scala 123:48]
    node _out16_6_T_2 = add(_out16_6_T, _out16_6_T_1) @[ALU.scala 123:44]
    node _out16_6_T_3 = tail(_out16_6_T_2, 1) @[ALU.scala 123:44]
    node _out16_6_T_4 = asSInt(_out16_6_T_3) @[ALU.scala 123:56]
    node _out16_7_T = bits(io_V_in_B, 127, 112) @[ALU.scala 124:35]
    node _out16_7_T_1 = asUInt(h_2) @[ALU.scala 124:49]
    node _out16_7_T_2 = add(_out16_7_T, _out16_7_T_1) @[ALU.scala 124:45]
    node _out16_7_T_3 = tail(_out16_7_T_2, 1) @[ALU.scala 124:45]
    node _out16_7_T_4 = asSInt(_out16_7_T_3) @[ALU.scala 124:57]
    node _GEN_19 = mux(_T_10, _out16_0_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 117:22 ALU.scala 69:20]
    node _GEN_49 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_19) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_80 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_49) @[ALU.scala 103:40 ALU.scala 69:20]
    node _T_17 = eq(io_alu_sew, UInt<1>("h1")) @[ALU.scala 161:32]
    node _out16_0_T_5 = bits(io_V_in_A, 15, 0) @[ALU.scala 162:35]
    node _out16_0_T_6 = bits(io_V_in_B, 15, 0) @[ALU.scala 162:53]
    node _out16_0_T_7 = add(_out16_0_T_5, _out16_0_T_6) @[ALU.scala 162:42]
    node _out16_0_T_8 = tail(_out16_0_T_7, 1) @[ALU.scala 162:42]
    node _out16_0_T_9 = asSInt(_out16_0_T_8) @[ALU.scala 162:61]
    node _GEN_121 = mux(_T_17, _out16_0_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 162:22 ALU.scala 69:20]
    node _GEN_151 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_121) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_182 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_151) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_215 = mux(_T_14, _GEN_182, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_247 = mux(_T_7, _GEN_80, _GEN_215) @[ALU.scala 102:70]
    node _GEN_280 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_247) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_312 = mux(_T_1, _GEN_280, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_344 = mux(_T, asSInt(UInt<16>("h0")), _GEN_312) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_0 = _GEN_344 @[ALU.scala 69:20]
    node io_V_out_lo_lo_lo = asUInt(out16_0) @[Cat.scala 30:58]
    node _GEN_20 = mux(_T_10, _out16_1_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 118:22 ALU.scala 69:20]
    node _GEN_50 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_20) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_81 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_50) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_1_T_5 = bits(io_V_in_A, 31, 16) @[ALU.scala 163:35]
    node _out16_1_T_6 = bits(io_V_in_B, 31, 16) @[ALU.scala 163:54]
    node _out16_1_T_7 = add(_out16_1_T_5, _out16_1_T_6) @[ALU.scala 163:43]
    node _out16_1_T_8 = tail(_out16_1_T_7, 1) @[ALU.scala 163:43]
    node _out16_1_T_9 = asSInt(_out16_1_T_8) @[ALU.scala 163:63]
    node _GEN_122 = mux(_T_17, _out16_1_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 163:22 ALU.scala 69:20]
    node _GEN_152 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_122) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_183 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_152) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_216 = mux(_T_14, _GEN_183, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_248 = mux(_T_7, _GEN_81, _GEN_216) @[ALU.scala 102:70]
    node _GEN_281 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_248) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_313 = mux(_T_1, _GEN_281, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_345 = mux(_T, asSInt(UInt<16>("h0")), _GEN_313) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_1 = _GEN_345 @[ALU.scala 69:20]
    node io_V_out_lo_lo_hi = asUInt(out16_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_1 = cat(io_V_out_lo_lo_hi, io_V_out_lo_lo_lo) @[Cat.scala 30:58]
    node _GEN_21 = mux(_T_10, _out16_2_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 119:22 ALU.scala 69:20]
    node _GEN_51 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_21) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_82 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_51) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_2_T_5 = bits(io_V_in_A, 47, 32) @[ALU.scala 164:35]
    node _out16_2_T_6 = bits(io_V_in_B, 47, 32) @[ALU.scala 164:54]
    node _out16_2_T_7 = add(_out16_2_T_5, _out16_2_T_6) @[ALU.scala 164:43]
    node _out16_2_T_8 = tail(_out16_2_T_7, 1) @[ALU.scala 164:43]
    node _out16_2_T_9 = asSInt(_out16_2_T_8) @[ALU.scala 164:63]
    node _GEN_123 = mux(_T_17, _out16_2_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 164:22 ALU.scala 69:20]
    node _GEN_153 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_123) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_184 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_153) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_217 = mux(_T_14, _GEN_184, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_249 = mux(_T_7, _GEN_82, _GEN_217) @[ALU.scala 102:70]
    node _GEN_282 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_249) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_314 = mux(_T_1, _GEN_282, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_346 = mux(_T, asSInt(UInt<16>("h0")), _GEN_314) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_2 = _GEN_346 @[ALU.scala 69:20]
    node io_V_out_lo_hi_lo = asUInt(out16_2) @[Cat.scala 30:58]
    node _GEN_22 = mux(_T_10, _out16_3_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 120:22 ALU.scala 69:20]
    node _GEN_52 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_22) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_83 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_52) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_3_T_5 = bits(io_V_in_A, 63, 48) @[ALU.scala 165:35]
    node _out16_3_T_6 = bits(io_V_in_B, 63, 48) @[ALU.scala 165:54]
    node _out16_3_T_7 = add(_out16_3_T_5, _out16_3_T_6) @[ALU.scala 165:43]
    node _out16_3_T_8 = tail(_out16_3_T_7, 1) @[ALU.scala 165:43]
    node _out16_3_T_9 = asSInt(_out16_3_T_8) @[ALU.scala 165:63]
    node _GEN_124 = mux(_T_17, _out16_3_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 165:22 ALU.scala 69:20]
    node _GEN_154 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_124) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_185 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_154) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_218 = mux(_T_14, _GEN_185, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_250 = mux(_T_7, _GEN_83, _GEN_218) @[ALU.scala 102:70]
    node _GEN_283 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_250) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_315 = mux(_T_1, _GEN_283, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_347 = mux(_T, asSInt(UInt<16>("h0")), _GEN_315) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_3 = _GEN_347 @[ALU.scala 69:20]
    node io_V_out_lo_hi_hi = asUInt(out16_3) @[Cat.scala 30:58]
    node io_V_out_lo_hi_1 = cat(io_V_out_lo_hi_hi, io_V_out_lo_hi_lo) @[Cat.scala 30:58]
    node io_V_out_lo_2 = cat(io_V_out_lo_hi_1, io_V_out_lo_lo_1) @[Cat.scala 30:58]
    node _GEN_23 = mux(_T_10, _out16_4_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 121:22 ALU.scala 69:20]
    node _GEN_53 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_23) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_84 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_53) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_4_T_5 = bits(io_V_in_A, 79, 64) @[ALU.scala 166:35]
    node _out16_4_T_6 = bits(io_V_in_B, 79, 64) @[ALU.scala 166:54]
    node _out16_4_T_7 = add(_out16_4_T_5, _out16_4_T_6) @[ALU.scala 166:43]
    node _out16_4_T_8 = tail(_out16_4_T_7, 1) @[ALU.scala 166:43]
    node _out16_4_T_9 = asSInt(_out16_4_T_8) @[ALU.scala 166:63]
    node _GEN_125 = mux(_T_17, _out16_4_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 166:22 ALU.scala 69:20]
    node _GEN_155 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_125) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_186 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_155) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_219 = mux(_T_14, _GEN_186, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_251 = mux(_T_7, _GEN_84, _GEN_219) @[ALU.scala 102:70]
    node _GEN_284 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_251) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_316 = mux(_T_1, _GEN_284, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_348 = mux(_T, asSInt(UInt<16>("h0")), _GEN_316) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_4 = _GEN_348 @[ALU.scala 69:20]
    node io_V_out_hi_lo_lo = asUInt(out16_4) @[Cat.scala 30:58]
    node _GEN_24 = mux(_T_10, _out16_5_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 122:22 ALU.scala 69:20]
    node _GEN_54 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_24) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_85 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_54) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_5_T_5 = bits(io_V_in_A, 95, 80) @[ALU.scala 167:35]
    node _out16_5_T_6 = bits(io_V_in_B, 95, 80) @[ALU.scala 167:54]
    node _out16_5_T_7 = add(_out16_5_T_5, _out16_5_T_6) @[ALU.scala 167:43]
    node _out16_5_T_8 = tail(_out16_5_T_7, 1) @[ALU.scala 167:43]
    node _out16_5_T_9 = asSInt(_out16_5_T_8) @[ALU.scala 167:63]
    node _GEN_126 = mux(_T_17, _out16_5_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 167:22 ALU.scala 69:20]
    node _GEN_156 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_126) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_187 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_156) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_220 = mux(_T_14, _GEN_187, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_252 = mux(_T_7, _GEN_85, _GEN_220) @[ALU.scala 102:70]
    node _GEN_285 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_252) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_317 = mux(_T_1, _GEN_285, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_349 = mux(_T, asSInt(UInt<16>("h0")), _GEN_317) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_5 = _GEN_349 @[ALU.scala 69:20]
    node io_V_out_hi_lo_hi = asUInt(out16_5) @[Cat.scala 30:58]
    node io_V_out_hi_lo_1 = cat(io_V_out_hi_lo_hi, io_V_out_hi_lo_lo) @[Cat.scala 30:58]
    node _GEN_25 = mux(_T_10, _out16_6_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 123:22 ALU.scala 69:20]
    node _GEN_55 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_25) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_86 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_55) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_6_T_5 = bits(io_V_in_A, 111, 96) @[ALU.scala 168:35]
    node _out16_6_T_6 = bits(io_V_in_B, 111, 96) @[ALU.scala 168:55]
    node _out16_6_T_7 = add(_out16_6_T_5, _out16_6_T_6) @[ALU.scala 168:44]
    node _out16_6_T_8 = tail(_out16_6_T_7, 1) @[ALU.scala 168:44]
    node _out16_6_T_9 = asSInt(_out16_6_T_8) @[ALU.scala 168:65]
    node _GEN_127 = mux(_T_17, _out16_6_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 168:22 ALU.scala 69:20]
    node _GEN_157 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_127) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_188 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_157) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_221 = mux(_T_14, _GEN_188, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_253 = mux(_T_7, _GEN_86, _GEN_221) @[ALU.scala 102:70]
    node _GEN_286 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_253) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_318 = mux(_T_1, _GEN_286, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_350 = mux(_T, asSInt(UInt<16>("h0")), _GEN_318) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_6 = _GEN_350 @[ALU.scala 69:20]
    node io_V_out_hi_hi_lo = asUInt(out16_6) @[Cat.scala 30:58]
    node _GEN_26 = mux(_T_10, _out16_7_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 124:22 ALU.scala 69:20]
    node _GEN_56 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_26) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_87 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_56) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_7_T_5 = bits(io_V_in_A, 127, 112) @[ALU.scala 169:35]
    node _out16_7_T_6 = bits(io_V_in_B, 127, 112) @[ALU.scala 169:56]
    node _out16_7_T_7 = add(_out16_7_T_5, _out16_7_T_6) @[ALU.scala 169:45]
    node _out16_7_T_8 = tail(_out16_7_T_7, 1) @[ALU.scala 169:45]
    node _out16_7_T_9 = asSInt(_out16_7_T_8) @[ALU.scala 169:67]
    node _GEN_128 = mux(_T_17, _out16_7_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 169:22 ALU.scala 69:20]
    node _GEN_158 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_128) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_189 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_158) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_222 = mux(_T_14, _GEN_189, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_254 = mux(_T_7, _GEN_87, _GEN_222) @[ALU.scala 102:70]
    node _GEN_287 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_254) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_319 = mux(_T_1, _GEN_287, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_351 = mux(_T, asSInt(UInt<16>("h0")), _GEN_319) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_7 = _GEN_351 @[ALU.scala 69:20]
    node io_V_out_hi_hi_hi = asUInt(out16_7) @[Cat.scala 30:58]
    node io_V_out_hi_hi_1 = cat(io_V_out_hi_hi_hi, io_V_out_hi_hi_lo) @[Cat.scala 30:58]
    node io_V_out_hi_2 = cat(io_V_out_hi_hi_1, io_V_out_hi_lo_1) @[Cat.scala 30:58]
    node _io_V_out_T_4 = cat(io_V_out_hi_2, io_V_out_lo_2) @[Cat.scala 30:58]
    node _io_V_out_T_5 = asSInt(_io_V_out_T_4) @[ALU.scala 125:111]
    node _T_11 = eq(io_alu_sew, UInt<1>("h0")) @[ALU.scala 126:32]
    node _h_T_3 = bits(io_alu_imm, 7, 0) @[ALU.scala 127:32]
    node h_3 = asSInt(_h_T_3) @[ALU.scala 127:38]
    node _out8_0_T = bits(io_V_in_B, 7, 0) @[ALU.scala 128:34]
    node _out8_0_T_1 = asUInt(h_3) @[ALU.scala 128:44]
    node _out8_0_T_2 = add(_out8_0_T, _out8_0_T_1) @[ALU.scala 128:40]
    node _out8_0_T_3 = tail(_out8_0_T_2, 1) @[ALU.scala 128:40]
    node _out8_0_T_4 = asSInt(_out8_0_T_3) @[ALU.scala 128:52]
    node _out8_1_T = bits(io_V_in_B, 15, 8) @[ALU.scala 129:34]
    node _out8_1_T_1 = asUInt(h_3) @[ALU.scala 129:45]
    node _out8_1_T_2 = add(_out8_1_T, _out8_1_T_1) @[ALU.scala 129:41]
    node _out8_1_T_3 = tail(_out8_1_T_2, 1) @[ALU.scala 129:41]
    node _out8_1_T_4 = asSInt(_out8_1_T_3) @[ALU.scala 129:53]
    node _out8_2_T = bits(io_V_in_B, 23, 16) @[ALU.scala 130:34]
    node _out8_2_T_1 = asUInt(h_3) @[ALU.scala 130:46]
    node _out8_2_T_2 = add(_out8_2_T, _out8_2_T_1) @[ALU.scala 130:42]
    node _out8_2_T_3 = tail(_out8_2_T_2, 1) @[ALU.scala 130:42]
    node _out8_2_T_4 = asSInt(_out8_2_T_3) @[ALU.scala 130:54]
    node _out8_3_T = bits(io_V_in_B, 31, 24) @[ALU.scala 131:34]
    node _out8_3_T_1 = asUInt(h_3) @[ALU.scala 131:46]
    node _out8_3_T_2 = add(_out8_3_T, _out8_3_T_1) @[ALU.scala 131:42]
    node _out8_3_T_3 = tail(_out8_3_T_2, 1) @[ALU.scala 131:42]
    node _out8_3_T_4 = asSInt(_out8_3_T_3) @[ALU.scala 131:54]
    node _out8_4_T = bits(io_V_in_B, 39, 32) @[ALU.scala 132:34]
    node _out8_4_T_1 = asUInt(h_3) @[ALU.scala 132:46]
    node _out8_4_T_2 = add(_out8_4_T, _out8_4_T_1) @[ALU.scala 132:42]
    node _out8_4_T_3 = tail(_out8_4_T_2, 1) @[ALU.scala 132:42]
    node _out8_4_T_4 = asSInt(_out8_4_T_3) @[ALU.scala 132:54]
    node _out8_5_T = bits(io_V_in_B, 47, 40) @[ALU.scala 133:34]
    node _out8_5_T_1 = asUInt(h_3) @[ALU.scala 133:46]
    node _out8_5_T_2 = add(_out8_5_T, _out8_5_T_1) @[ALU.scala 133:42]
    node _out8_5_T_3 = tail(_out8_5_T_2, 1) @[ALU.scala 133:42]
    node _out8_5_T_4 = asSInt(_out8_5_T_3) @[ALU.scala 133:54]
    node _out8_6_T = bits(io_V_in_B, 55, 48) @[ALU.scala 134:34]
    node _out8_6_T_1 = asUInt(h_3) @[ALU.scala 134:46]
    node _out8_6_T_2 = add(_out8_6_T, _out8_6_T_1) @[ALU.scala 134:42]
    node _out8_6_T_3 = tail(_out8_6_T_2, 1) @[ALU.scala 134:42]
    node _out8_6_T_4 = asSInt(_out8_6_T_3) @[ALU.scala 134:54]
    node _out8_7_T = bits(io_V_in_B, 63, 56) @[ALU.scala 135:34]
    node _out8_7_T_1 = asUInt(h_3) @[ALU.scala 135:46]
    node _out8_7_T_2 = add(_out8_7_T, _out8_7_T_1) @[ALU.scala 135:42]
    node _out8_7_T_3 = tail(_out8_7_T_2, 1) @[ALU.scala 135:42]
    node _out8_7_T_4 = asSInt(_out8_7_T_3) @[ALU.scala 135:54]
    node _out8_8_T = bits(io_V_in_B, 71, 64) @[ALU.scala 136:34]
    node _out8_8_T_1 = asUInt(h_3) @[ALU.scala 136:46]
    node _out8_8_T_2 = add(_out8_8_T, _out8_8_T_1) @[ALU.scala 136:42]
    node _out8_8_T_3 = tail(_out8_8_T_2, 1) @[ALU.scala 136:42]
    node _out8_8_T_4 = asSInt(_out8_8_T_3) @[ALU.scala 136:54]
    node _out8_9_T = bits(io_V_in_B, 79, 72) @[ALU.scala 137:34]
    node _out8_9_T_1 = asUInt(h_3) @[ALU.scala 137:46]
    node _out8_9_T_2 = add(_out8_9_T, _out8_9_T_1) @[ALU.scala 137:42]
    node _out8_9_T_3 = tail(_out8_9_T_2, 1) @[ALU.scala 137:42]
    node _out8_9_T_4 = asSInt(_out8_9_T_3) @[ALU.scala 137:54]
    node _out8_10_T = bits(io_V_in_B, 87, 80) @[ALU.scala 138:35]
    node _out8_10_T_1 = asUInt(h_3) @[ALU.scala 138:47]
    node _out8_10_T_2 = add(_out8_10_T, _out8_10_T_1) @[ALU.scala 138:43]
    node _out8_10_T_3 = tail(_out8_10_T_2, 1) @[ALU.scala 138:43]
    node _out8_10_T_4 = asSInt(_out8_10_T_3) @[ALU.scala 138:55]
    node _out8_11_T = bits(io_V_in_B, 95, 88) @[ALU.scala 139:35]
    node _out8_11_T_1 = asUInt(h_3) @[ALU.scala 139:47]
    node _out8_11_T_2 = add(_out8_11_T, _out8_11_T_1) @[ALU.scala 139:43]
    node _out8_11_T_3 = tail(_out8_11_T_2, 1) @[ALU.scala 139:43]
    node _out8_11_T_4 = asSInt(_out8_11_T_3) @[ALU.scala 139:55]
    node _out8_12_T = bits(io_V_in_B, 103, 96) @[ALU.scala 140:35]
    node _out8_12_T_1 = asUInt(h_3) @[ALU.scala 140:48]
    node _out8_12_T_2 = add(_out8_12_T, _out8_12_T_1) @[ALU.scala 140:44]
    node _out8_12_T_3 = tail(_out8_12_T_2, 1) @[ALU.scala 140:44]
    node _out8_12_T_4 = asSInt(_out8_12_T_3) @[ALU.scala 140:56]
    node _out8_13_T = bits(io_V_in_B, 111, 104) @[ALU.scala 141:35]
    node _out8_13_T_1 = asUInt(h_3) @[ALU.scala 141:49]
    node _out8_13_T_2 = add(_out8_13_T, _out8_13_T_1) @[ALU.scala 141:45]
    node _out8_13_T_3 = tail(_out8_13_T_2, 1) @[ALU.scala 141:45]
    node _out8_13_T_4 = asSInt(_out8_13_T_3) @[ALU.scala 141:57]
    node _out8_14_T = bits(io_V_in_B, 119, 112) @[ALU.scala 142:35]
    node _out8_14_T_1 = asUInt(h_3) @[ALU.scala 142:49]
    node _out8_14_T_2 = add(_out8_14_T, _out8_14_T_1) @[ALU.scala 142:45]
    node _out8_14_T_3 = tail(_out8_14_T_2, 1) @[ALU.scala 142:45]
    node _out8_14_T_4 = asSInt(_out8_14_T_3) @[ALU.scala 142:57]
    node _out8_15_T = bits(io_V_in_B, 127, 120) @[ALU.scala 143:35]
    node _out8_15_T_1 = asUInt(h_3) @[ALU.scala 143:49]
    node _out8_15_T_2 = add(_out8_15_T, _out8_15_T_1) @[ALU.scala 143:45]
    node _out8_15_T_3 = tail(_out8_15_T_2, 1) @[ALU.scala 143:45]
    node _out8_15_T_4 = asSInt(_out8_15_T_3) @[ALU.scala 143:57]
    node _GEN_2 = mux(_T_11, _out8_0_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 128:21 ALU.scala 68:19]
    node _GEN_28 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_2) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_57 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_28) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_88 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_57) @[ALU.scala 103:40 ALU.scala 68:19]
    node _T_18 = eq(io_alu_sew, UInt<1>("h0")) @[ALU.scala 171:32]
    node _out8_0_T_5 = bits(io_V_in_A, 7, 0) @[ALU.scala 172:34]
    node _out8_0_T_6 = bits(io_V_in_B, 7, 0) @[ALU.scala 172:51]
    node _out8_0_T_7 = add(_out8_0_T_5, _out8_0_T_6) @[ALU.scala 172:40]
    node _out8_0_T_8 = tail(_out8_0_T_7, 1) @[ALU.scala 172:40]
    node _out8_0_T_9 = asSInt(_out8_0_T_8) @[ALU.scala 172:58]
    node _GEN_104 = mux(_T_18, _out8_0_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 172:21 ALU.scala 68:19]
    node _GEN_130 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_104) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_159 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_130) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_190 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_159) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_223 = mux(_T_14, _GEN_190, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_255 = mux(_T_7, _GEN_88, _GEN_223) @[ALU.scala 102:70]
    node _GEN_288 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_255) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_320 = mux(_T_1, _GEN_288, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_352 = mux(_T, asSInt(UInt<8>("h0")), _GEN_320) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_0 = _GEN_352 @[ALU.scala 68:19]
    node io_V_out_lo_lo_lo_lo = asUInt(out8_0) @[Cat.scala 30:58]
    node _GEN_3 = mux(_T_11, _out8_1_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 129:21 ALU.scala 68:19]
    node _GEN_29 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_3) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_58 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_29) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_89 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_58) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_1_T_5 = bits(io_V_in_A, 15, 8) @[ALU.scala 173:34]
    node _out8_1_T_6 = bits(io_V_in_B, 15, 8) @[ALU.scala 173:52]
    node _out8_1_T_7 = add(_out8_1_T_5, _out8_1_T_6) @[ALU.scala 173:41]
    node _out8_1_T_8 = tail(_out8_1_T_7, 1) @[ALU.scala 173:41]
    node _out8_1_T_9 = asSInt(_out8_1_T_8) @[ALU.scala 173:60]
    node _GEN_105 = mux(_T_18, _out8_1_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 173:21 ALU.scala 68:19]
    node _GEN_131 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_105) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_160 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_131) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_191 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_160) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_224 = mux(_T_14, _GEN_191, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_256 = mux(_T_7, _GEN_89, _GEN_224) @[ALU.scala 102:70]
    node _GEN_289 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_256) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_321 = mux(_T_1, _GEN_289, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_353 = mux(_T, asSInt(UInt<8>("h0")), _GEN_321) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_1 = _GEN_353 @[ALU.scala 68:19]
    node io_V_out_lo_lo_lo_hi = asUInt(out8_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_lo_1 = cat(io_V_out_lo_lo_lo_hi, io_V_out_lo_lo_lo_lo) @[Cat.scala 30:58]
    node _GEN_4 = mux(_T_11, _out8_2_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 130:21 ALU.scala 68:19]
    node _GEN_30 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_4) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_59 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_30) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_90 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_59) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_2_T_5 = bits(io_V_in_A, 23, 16) @[ALU.scala 174:34]
    node _out8_2_T_6 = bits(io_V_in_B, 23, 16) @[ALU.scala 174:53]
    node _out8_2_T_7 = add(_out8_2_T_5, _out8_2_T_6) @[ALU.scala 174:42]
    node _out8_2_T_8 = tail(_out8_2_T_7, 1) @[ALU.scala 174:42]
    node _out8_2_T_9 = asSInt(_out8_2_T_8) @[ALU.scala 174:62]
    node _GEN_106 = mux(_T_18, _out8_2_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 174:21 ALU.scala 68:19]
    node _GEN_132 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_106) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_161 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_132) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_192 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_161) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_225 = mux(_T_14, _GEN_192, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_257 = mux(_T_7, _GEN_90, _GEN_225) @[ALU.scala 102:70]
    node _GEN_290 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_257) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_322 = mux(_T_1, _GEN_290, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_354 = mux(_T, asSInt(UInt<8>("h0")), _GEN_322) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_2 = _GEN_354 @[ALU.scala 68:19]
    node io_V_out_lo_lo_hi_lo = asUInt(out8_2) @[Cat.scala 30:58]
    node _GEN_5 = mux(_T_11, _out8_3_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 131:21 ALU.scala 68:19]
    node _GEN_31 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_5) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_60 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_31) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_91 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_60) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_3_T_5 = bits(io_V_in_A, 31, 24) @[ALU.scala 175:34]
    node _out8_3_T_6 = bits(io_V_in_B, 31, 24) @[ALU.scala 175:53]
    node _out8_3_T_7 = add(_out8_3_T_5, _out8_3_T_6) @[ALU.scala 175:42]
    node _out8_3_T_8 = tail(_out8_3_T_7, 1) @[ALU.scala 175:42]
    node _out8_3_T_9 = asSInt(_out8_3_T_8) @[ALU.scala 175:62]
    node _GEN_107 = mux(_T_18, _out8_3_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 175:21 ALU.scala 68:19]
    node _GEN_133 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_107) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_162 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_133) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_193 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_162) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_226 = mux(_T_14, _GEN_193, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_258 = mux(_T_7, _GEN_91, _GEN_226) @[ALU.scala 102:70]
    node _GEN_291 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_258) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_323 = mux(_T_1, _GEN_291, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_355 = mux(_T, asSInt(UInt<8>("h0")), _GEN_323) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_3 = _GEN_355 @[ALU.scala 68:19]
    node io_V_out_lo_lo_hi_hi = asUInt(out8_3) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_1 = cat(io_V_out_lo_lo_hi_hi, io_V_out_lo_lo_hi_lo) @[Cat.scala 30:58]
    node io_V_out_lo_lo_2 = cat(io_V_out_lo_lo_hi_1, io_V_out_lo_lo_lo_1) @[Cat.scala 30:58]
    node _GEN_6 = mux(_T_11, _out8_4_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 132:21 ALU.scala 68:19]
    node _GEN_32 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_6) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_61 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_32) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_92 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_61) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_4_T_5 = bits(io_V_in_A, 39, 32) @[ALU.scala 176:34]
    node _out8_4_T_6 = bits(io_V_in_B, 39, 32) @[ALU.scala 176:53]
    node _out8_4_T_7 = add(_out8_4_T_5, _out8_4_T_6) @[ALU.scala 176:42]
    node _out8_4_T_8 = tail(_out8_4_T_7, 1) @[ALU.scala 176:42]
    node _out8_4_T_9 = asSInt(_out8_4_T_8) @[ALU.scala 176:62]
    node _GEN_108 = mux(_T_18, _out8_4_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 176:21 ALU.scala 68:19]
    node _GEN_134 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_108) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_163 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_134) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_194 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_163) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_227 = mux(_T_14, _GEN_194, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_259 = mux(_T_7, _GEN_92, _GEN_227) @[ALU.scala 102:70]
    node _GEN_292 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_259) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_324 = mux(_T_1, _GEN_292, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_356 = mux(_T, asSInt(UInt<8>("h0")), _GEN_324) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_4 = _GEN_356 @[ALU.scala 68:19]
    node io_V_out_lo_hi_lo_lo = asUInt(out8_4) @[Cat.scala 30:58]
    node _GEN_7 = mux(_T_11, _out8_5_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 133:21 ALU.scala 68:19]
    node _GEN_33 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_7) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_62 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_33) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_93 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_62) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_5_T_5 = bits(io_V_in_A, 47, 40) @[ALU.scala 177:34]
    node _out8_5_T_6 = bits(io_V_in_B, 47, 40) @[ALU.scala 177:53]
    node _out8_5_T_7 = add(_out8_5_T_5, _out8_5_T_6) @[ALU.scala 177:42]
    node _out8_5_T_8 = tail(_out8_5_T_7, 1) @[ALU.scala 177:42]
    node _out8_5_T_9 = asSInt(_out8_5_T_8) @[ALU.scala 177:62]
    node _GEN_109 = mux(_T_18, _out8_5_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 177:21 ALU.scala 68:19]
    node _GEN_135 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_109) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_164 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_135) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_195 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_164) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_228 = mux(_T_14, _GEN_195, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_260 = mux(_T_7, _GEN_93, _GEN_228) @[ALU.scala 102:70]
    node _GEN_293 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_260) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_325 = mux(_T_1, _GEN_293, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_357 = mux(_T, asSInt(UInt<8>("h0")), _GEN_325) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_5 = _GEN_357 @[ALU.scala 68:19]
    node io_V_out_lo_hi_lo_hi = asUInt(out8_5) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_1 = cat(io_V_out_lo_hi_lo_hi, io_V_out_lo_hi_lo_lo) @[Cat.scala 30:58]
    node _GEN_8 = mux(_T_11, _out8_6_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 134:21 ALU.scala 68:19]
    node _GEN_34 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_8) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_63 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_34) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_94 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_63) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_6_T_5 = bits(io_V_in_A, 55, 48) @[ALU.scala 178:34]
    node _out8_6_T_6 = bits(io_V_in_B, 55, 48) @[ALU.scala 178:53]
    node _out8_6_T_7 = add(_out8_6_T_5, _out8_6_T_6) @[ALU.scala 178:42]
    node _out8_6_T_8 = tail(_out8_6_T_7, 1) @[ALU.scala 178:42]
    node _out8_6_T_9 = asSInt(_out8_6_T_8) @[ALU.scala 178:62]
    node _GEN_110 = mux(_T_18, _out8_6_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 178:21 ALU.scala 68:19]
    node _GEN_136 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_110) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_165 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_136) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_196 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_165) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_229 = mux(_T_14, _GEN_196, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_261 = mux(_T_7, _GEN_94, _GEN_229) @[ALU.scala 102:70]
    node _GEN_294 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_261) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_326 = mux(_T_1, _GEN_294, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_358 = mux(_T, asSInt(UInt<8>("h0")), _GEN_326) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_6 = _GEN_358 @[ALU.scala 68:19]
    node io_V_out_lo_hi_hi_lo = asUInt(out8_6) @[Cat.scala 30:58]
    node _GEN_9 = mux(_T_11, _out8_7_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 135:21 ALU.scala 68:19]
    node _GEN_35 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_9) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_64 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_35) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_95 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_64) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_7_T_5 = bits(io_V_in_A, 63, 56) @[ALU.scala 179:34]
    node _out8_7_T_6 = bits(io_V_in_B, 63, 56) @[ALU.scala 179:53]
    node _out8_7_T_7 = add(_out8_7_T_5, _out8_7_T_6) @[ALU.scala 179:42]
    node _out8_7_T_8 = tail(_out8_7_T_7, 1) @[ALU.scala 179:42]
    node _out8_7_T_9 = asSInt(_out8_7_T_8) @[ALU.scala 179:62]
    node _GEN_111 = mux(_T_18, _out8_7_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 179:21 ALU.scala 68:19]
    node _GEN_137 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_111) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_166 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_137) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_197 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_166) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_230 = mux(_T_14, _GEN_197, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_262 = mux(_T_7, _GEN_95, _GEN_230) @[ALU.scala 102:70]
    node _GEN_295 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_262) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_327 = mux(_T_1, _GEN_295, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_359 = mux(_T, asSInt(UInt<8>("h0")), _GEN_327) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_7 = _GEN_359 @[ALU.scala 68:19]
    node io_V_out_lo_hi_hi_hi = asUInt(out8_7) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_1 = cat(io_V_out_lo_hi_hi_hi, io_V_out_lo_hi_hi_lo) @[Cat.scala 30:58]
    node io_V_out_lo_hi_2 = cat(io_V_out_lo_hi_hi_1, io_V_out_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_3 = cat(io_V_out_lo_hi_2, io_V_out_lo_lo_2) @[Cat.scala 30:58]
    node _GEN_10 = mux(_T_11, _out8_8_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 136:21 ALU.scala 68:19]
    node _GEN_36 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_10) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_65 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_36) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_96 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_65) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_8_T_5 = bits(io_V_in_A, 71, 64) @[ALU.scala 180:34]
    node _out8_8_T_6 = bits(io_V_in_B, 71, 64) @[ALU.scala 180:53]
    node _out8_8_T_7 = add(_out8_8_T_5, _out8_8_T_6) @[ALU.scala 180:42]
    node _out8_8_T_8 = tail(_out8_8_T_7, 1) @[ALU.scala 180:42]
    node _out8_8_T_9 = asSInt(_out8_8_T_8) @[ALU.scala 180:62]
    node _GEN_112 = mux(_T_18, _out8_8_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 180:21 ALU.scala 68:19]
    node _GEN_138 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_112) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_167 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_138) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_198 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_167) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_231 = mux(_T_14, _GEN_198, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_263 = mux(_T_7, _GEN_96, _GEN_231) @[ALU.scala 102:70]
    node _GEN_296 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_263) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_328 = mux(_T_1, _GEN_296, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_360 = mux(_T, asSInt(UInt<8>("h0")), _GEN_328) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_8 = _GEN_360 @[ALU.scala 68:19]
    node io_V_out_hi_lo_lo_lo = asUInt(out8_8) @[Cat.scala 30:58]
    node _GEN_11 = mux(_T_11, _out8_9_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 137:21 ALU.scala 68:19]
    node _GEN_37 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_11) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_66 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_37) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_97 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_66) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_9_T_5 = bits(io_V_in_A, 79, 72) @[ALU.scala 181:34]
    node _out8_9_T_6 = bits(io_V_in_B, 79, 72) @[ALU.scala 181:53]
    node _out8_9_T_7 = add(_out8_9_T_5, _out8_9_T_6) @[ALU.scala 181:42]
    node _out8_9_T_8 = tail(_out8_9_T_7, 1) @[ALU.scala 181:42]
    node _out8_9_T_9 = asSInt(_out8_9_T_8) @[ALU.scala 181:62]
    node _GEN_113 = mux(_T_18, _out8_9_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 181:21 ALU.scala 68:19]
    node _GEN_139 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_113) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_168 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_139) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_199 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_168) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_232 = mux(_T_14, _GEN_199, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_264 = mux(_T_7, _GEN_97, _GEN_232) @[ALU.scala 102:70]
    node _GEN_297 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_264) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_329 = mux(_T_1, _GEN_297, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_361 = mux(_T, asSInt(UInt<8>("h0")), _GEN_329) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_9 = _GEN_361 @[ALU.scala 68:19]
    node io_V_out_hi_lo_lo_hi = asUInt(out8_9) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_1 = cat(io_V_out_hi_lo_lo_hi, io_V_out_hi_lo_lo_lo) @[Cat.scala 30:58]
    node _GEN_12 = mux(_T_11, _out8_10_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 138:22 ALU.scala 68:19]
    node _GEN_38 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_12) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_67 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_38) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_98 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_67) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_10_T_5 = bits(io_V_in_A, 87, 80) @[ALU.scala 182:35]
    node _out8_10_T_6 = bits(io_V_in_B, 87, 80) @[ALU.scala 182:54]
    node _out8_10_T_7 = add(_out8_10_T_5, _out8_10_T_6) @[ALU.scala 182:43]
    node _out8_10_T_8 = tail(_out8_10_T_7, 1) @[ALU.scala 182:43]
    node _out8_10_T_9 = asSInt(_out8_10_T_8) @[ALU.scala 182:63]
    node _GEN_114 = mux(_T_18, _out8_10_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 182:22 ALU.scala 68:19]
    node _GEN_140 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_114) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_169 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_140) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_200 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_169) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_233 = mux(_T_14, _GEN_200, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_265 = mux(_T_7, _GEN_98, _GEN_233) @[ALU.scala 102:70]
    node _GEN_298 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_265) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_330 = mux(_T_1, _GEN_298, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_362 = mux(_T, asSInt(UInt<8>("h0")), _GEN_330) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_10 = _GEN_362 @[ALU.scala 68:19]
    node io_V_out_hi_lo_hi_lo = asUInt(out8_10) @[Cat.scala 30:58]
    node _GEN_13 = mux(_T_11, _out8_11_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 139:22 ALU.scala 68:19]
    node _GEN_39 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_13) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_68 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_39) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_99 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_68) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_11_T_5 = bits(io_V_in_A, 95, 88) @[ALU.scala 183:35]
    node _out8_11_T_6 = bits(io_V_in_B, 95, 88) @[ALU.scala 183:54]
    node _out8_11_T_7 = add(_out8_11_T_5, _out8_11_T_6) @[ALU.scala 183:43]
    node _out8_11_T_8 = tail(_out8_11_T_7, 1) @[ALU.scala 183:43]
    node _out8_11_T_9 = asSInt(_out8_11_T_8) @[ALU.scala 183:63]
    node _GEN_115 = mux(_T_18, _out8_11_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 183:22 ALU.scala 68:19]
    node _GEN_141 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_115) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_170 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_141) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_201 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_170) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_234 = mux(_T_14, _GEN_201, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_266 = mux(_T_7, _GEN_99, _GEN_234) @[ALU.scala 102:70]
    node _GEN_299 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_266) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_331 = mux(_T_1, _GEN_299, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_363 = mux(_T, asSInt(UInt<8>("h0")), _GEN_331) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_11 = _GEN_363 @[ALU.scala 68:19]
    node io_V_out_hi_lo_hi_hi = asUInt(out8_11) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_1 = cat(io_V_out_hi_lo_hi_hi, io_V_out_hi_lo_hi_lo) @[Cat.scala 30:58]
    node io_V_out_hi_lo_2 = cat(io_V_out_hi_lo_hi_1, io_V_out_hi_lo_lo_1) @[Cat.scala 30:58]
    node _GEN_14 = mux(_T_11, _out8_12_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 140:22 ALU.scala 68:19]
    node _GEN_40 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_14) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_69 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_40) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_100 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_69) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_12_T_5 = bits(io_V_in_A, 103, 96) @[ALU.scala 184:35]
    node _out8_12_T_6 = bits(io_V_in_B, 103, 96) @[ALU.scala 184:55]
    node _out8_12_T_7 = add(_out8_12_T_5, _out8_12_T_6) @[ALU.scala 184:44]
    node _out8_12_T_8 = tail(_out8_12_T_7, 1) @[ALU.scala 184:44]
    node _out8_12_T_9 = asSInt(_out8_12_T_8) @[ALU.scala 184:65]
    node _GEN_116 = mux(_T_18, _out8_12_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 184:22 ALU.scala 68:19]
    node _GEN_142 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_116) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_171 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_142) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_202 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_171) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_235 = mux(_T_14, _GEN_202, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_267 = mux(_T_7, _GEN_100, _GEN_235) @[ALU.scala 102:70]
    node _GEN_300 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_267) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_332 = mux(_T_1, _GEN_300, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_364 = mux(_T, asSInt(UInt<8>("h0")), _GEN_332) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_12 = _GEN_364 @[ALU.scala 68:19]
    node io_V_out_hi_hi_lo_lo = asUInt(out8_12) @[Cat.scala 30:58]
    node _GEN_15 = mux(_T_11, _out8_13_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 141:22 ALU.scala 68:19]
    node _GEN_41 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_15) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_70 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_41) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_101 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_70) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_13_T_5 = bits(io_V_in_A, 111, 104) @[ALU.scala 185:35]
    node _out8_13_T_6 = bits(io_V_in_B, 111, 104) @[ALU.scala 185:56]
    node _out8_13_T_7 = add(_out8_13_T_5, _out8_13_T_6) @[ALU.scala 185:45]
    node _out8_13_T_8 = tail(_out8_13_T_7, 1) @[ALU.scala 185:45]
    node _out8_13_T_9 = asSInt(_out8_13_T_8) @[ALU.scala 185:67]
    node _GEN_117 = mux(_T_18, _out8_13_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 185:22 ALU.scala 68:19]
    node _GEN_143 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_117) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_172 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_143) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_203 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_172) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_236 = mux(_T_14, _GEN_203, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_268 = mux(_T_7, _GEN_101, _GEN_236) @[ALU.scala 102:70]
    node _GEN_301 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_268) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_333 = mux(_T_1, _GEN_301, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_365 = mux(_T, asSInt(UInt<8>("h0")), _GEN_333) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_13 = _GEN_365 @[ALU.scala 68:19]
    node io_V_out_hi_hi_lo_hi = asUInt(out8_13) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_1 = cat(io_V_out_hi_hi_lo_hi, io_V_out_hi_hi_lo_lo) @[Cat.scala 30:58]
    node _GEN_16 = mux(_T_11, _out8_14_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 142:22 ALU.scala 68:19]
    node _GEN_42 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_16) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_71 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_42) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_102 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_71) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_14_T_5 = bits(io_V_in_A, 119, 112) @[ALU.scala 186:35]
    node _out8_14_T_6 = bits(io_V_in_B, 119, 112) @[ALU.scala 186:56]
    node _out8_14_T_7 = add(_out8_14_T_5, _out8_14_T_6) @[ALU.scala 186:45]
    node _out8_14_T_8 = tail(_out8_14_T_7, 1) @[ALU.scala 186:45]
    node _out8_14_T_9 = asSInt(_out8_14_T_8) @[ALU.scala 186:67]
    node _GEN_118 = mux(_T_18, _out8_14_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 186:22 ALU.scala 68:19]
    node _GEN_144 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_118) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_173 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_144) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_204 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_173) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_237 = mux(_T_14, _GEN_204, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_269 = mux(_T_7, _GEN_102, _GEN_237) @[ALU.scala 102:70]
    node _GEN_302 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_269) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_334 = mux(_T_1, _GEN_302, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_366 = mux(_T, asSInt(UInt<8>("h0")), _GEN_334) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_14 = _GEN_366 @[ALU.scala 68:19]
    node io_V_out_hi_hi_hi_lo = asUInt(out8_14) @[Cat.scala 30:58]
    node _GEN_17 = mux(_T_11, _out8_15_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 143:22 ALU.scala 68:19]
    node _GEN_43 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_17) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_72 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_43) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_103 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_72) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_15_T_5 = bits(io_V_in_A, 127, 120) @[ALU.scala 187:35]
    node _out8_15_T_6 = bits(io_V_in_B, 127, 120) @[ALU.scala 187:56]
    node _out8_15_T_7 = add(_out8_15_T_5, _out8_15_T_6) @[ALU.scala 187:45]
    node _out8_15_T_8 = tail(_out8_15_T_7, 1) @[ALU.scala 187:45]
    node _out8_15_T_9 = asSInt(_out8_15_T_8) @[ALU.scala 187:67]
    node _GEN_119 = mux(_T_18, _out8_15_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 187:22 ALU.scala 68:19]
    node _GEN_145 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_119) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_174 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_145) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_205 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_174) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_238 = mux(_T_14, _GEN_205, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_270 = mux(_T_7, _GEN_103, _GEN_238) @[ALU.scala 102:70]
    node _GEN_303 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_270) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_335 = mux(_T_1, _GEN_303, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_367 = mux(_T, asSInt(UInt<8>("h0")), _GEN_335) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_15 = _GEN_367 @[ALU.scala 68:19]
    node io_V_out_hi_hi_hi_hi = asUInt(out8_15) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_1 = cat(io_V_out_hi_hi_hi_hi, io_V_out_hi_hi_hi_lo) @[Cat.scala 30:58]
    node io_V_out_hi_hi_2 = cat(io_V_out_hi_hi_hi_1, io_V_out_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_3 = cat(io_V_out_hi_hi_2, io_V_out_hi_lo_2) @[Cat.scala 30:58]
    node _io_V_out_T_6 = cat(io_V_out_hi_3, io_V_out_lo_3) @[Cat.scala 30:58]
    node _io_V_out_T_7 = asSInt(_io_V_out_T_6) @[ALU.scala 144:181]
    node _GEN_18 = mux(_T_11, _io_V_out_T_7, asSInt(UInt<1>("h0"))) @[ALU.scala 126:46 ALU.scala 144:22 ALU.scala 146:22]
    node _GEN_27 = mux(_T_10, _io_V_out_T_5, _GEN_18) @[ALU.scala 115:46 ALU.scala 125:22]
    node _GEN_48 = mux(_T_9, _io_V_out_T_3, _GEN_27) @[ALU.scala 108:46 ALU.scala 114:22]
    node _GEN_75 = mux(_T_8, _io_V_out_T_1, _GEN_48) @[ALU.scala 103:40 ALU.scala 107:22]
    node io_V_out_lo_4 = asUInt(out64_0) @[Cat.scala 30:58]
    node io_V_out_hi_4 = asUInt(out64_1) @[Cat.scala 30:58]
    node _io_V_out_T_8 = cat(io_V_out_hi_4, io_V_out_lo_4) @[Cat.scala 30:58]
    node _io_V_out_T_9 = asSInt(_io_V_out_T_8) @[ALU.scala 154:51]
    node io_V_out_lo_lo_3 = asUInt(out32_0) @[Cat.scala 30:58]
    node io_V_out_lo_hi_3 = asUInt(out32_1) @[Cat.scala 30:58]
    node io_V_out_lo_5 = cat(io_V_out_lo_hi_3, io_V_out_lo_lo_3) @[Cat.scala 30:58]
    node io_V_out_hi_lo_3 = asUInt(out32_2) @[Cat.scala 30:58]
    node io_V_out_hi_hi_3 = asUInt(out32_3) @[Cat.scala 30:58]
    node io_V_out_hi_5 = cat(io_V_out_hi_hi_3, io_V_out_hi_lo_3) @[Cat.scala 30:58]
    node _io_V_out_T_10 = cat(io_V_out_hi_5, io_V_out_lo_5) @[Cat.scala 30:58]
    node _io_V_out_T_11 = asSInt(_io_V_out_T_10) @[ALU.scala 160:71]
    node io_V_out_lo_lo_lo_2 = asUInt(out16_0) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_2 = asUInt(out16_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_4 = cat(io_V_out_lo_lo_hi_2, io_V_out_lo_lo_lo_2) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_2 = asUInt(out16_2) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_2 = asUInt(out16_3) @[Cat.scala 30:58]
    node io_V_out_lo_hi_4 = cat(io_V_out_lo_hi_hi_2, io_V_out_lo_hi_lo_2) @[Cat.scala 30:58]
    node io_V_out_lo_6 = cat(io_V_out_lo_hi_4, io_V_out_lo_lo_4) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_2 = asUInt(out16_4) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_2 = asUInt(out16_5) @[Cat.scala 30:58]
    node io_V_out_hi_lo_4 = cat(io_V_out_hi_lo_hi_2, io_V_out_hi_lo_lo_2) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_2 = asUInt(out16_6) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_2 = asUInt(out16_7) @[Cat.scala 30:58]
    node io_V_out_hi_hi_4 = cat(io_V_out_hi_hi_hi_2, io_V_out_hi_hi_lo_2) @[Cat.scala 30:58]
    node io_V_out_hi_6 = cat(io_V_out_hi_hi_4, io_V_out_hi_lo_4) @[Cat.scala 30:58]
    node _io_V_out_T_12 = cat(io_V_out_hi_6, io_V_out_lo_6) @[Cat.scala 30:58]
    node _io_V_out_T_13 = asSInt(_io_V_out_T_12) @[ALU.scala 170:111]
    node io_V_out_lo_lo_lo_lo_1 = asUInt(out8_0) @[Cat.scala 30:58]
    node io_V_out_lo_lo_lo_hi_1 = asUInt(out8_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_lo_3 = cat(io_V_out_lo_lo_lo_hi_1, io_V_out_lo_lo_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_lo_1 = asUInt(out8_2) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_hi_1 = asUInt(out8_3) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_3 = cat(io_V_out_lo_lo_hi_hi_1, io_V_out_lo_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_5 = cat(io_V_out_lo_lo_hi_3, io_V_out_lo_lo_lo_3) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_lo_1 = asUInt(out8_4) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_hi_1 = asUInt(out8_5) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_3 = cat(io_V_out_lo_hi_lo_hi_1, io_V_out_lo_hi_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_lo_1 = asUInt(out8_6) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_hi_1 = asUInt(out8_7) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_3 = cat(io_V_out_lo_hi_hi_hi_1, io_V_out_lo_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_hi_5 = cat(io_V_out_lo_hi_hi_3, io_V_out_lo_hi_lo_3) @[Cat.scala 30:58]
    node io_V_out_lo_7 = cat(io_V_out_lo_hi_5, io_V_out_lo_lo_5) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_lo_1 = asUInt(out8_8) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_hi_1 = asUInt(out8_9) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_3 = cat(io_V_out_hi_lo_lo_hi_1, io_V_out_hi_lo_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_lo_1 = asUInt(out8_10) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_hi_1 = asUInt(out8_11) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_3 = cat(io_V_out_hi_lo_hi_hi_1, io_V_out_hi_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_lo_5 = cat(io_V_out_hi_lo_hi_3, io_V_out_hi_lo_lo_3) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_lo_1 = asUInt(out8_12) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_hi_1 = asUInt(out8_13) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_3 = cat(io_V_out_hi_hi_lo_hi_1, io_V_out_hi_hi_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_lo_1 = asUInt(out8_14) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_hi_1 = asUInt(out8_15) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_3 = cat(io_V_out_hi_hi_hi_hi_1, io_V_out_hi_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_hi_5 = cat(io_V_out_hi_hi_hi_3, io_V_out_hi_hi_lo_3) @[Cat.scala 30:58]
    node io_V_out_hi_7 = cat(io_V_out_hi_hi_5, io_V_out_hi_lo_5) @[Cat.scala 30:58]
    node _io_V_out_T_14 = cat(io_V_out_hi_7, io_V_out_lo_7) @[Cat.scala 30:58]
    node _io_V_out_T_15 = asSInt(_io_V_out_T_14) @[ALU.scala 188:181]
    node _GEN_120 = mux(_T_18, _io_V_out_T_15, asSInt(UInt<1>("h0"))) @[ALU.scala 171:46 ALU.scala 188:22 ALU.scala 190:22]
    node _GEN_129 = mux(_T_17, _io_V_out_T_13, _GEN_120) @[ALU.scala 161:46 ALU.scala 170:22]
    node _GEN_150 = mux(_T_16, _io_V_out_T_11, _GEN_129) @[ALU.scala 155:46 ALU.scala 160:22]
    node _GEN_177 = mux(_T_15, _io_V_out_T_9, _GEN_150) @[ALU.scala 151:40 ALU.scala 154:22]
    node _T_19 = eq(io_alu_Op, UInt<9>("hbc")) @[ALU.scala 193:27]
    node m_hi = mux(UInt<1>("h0"), UInt<96>("hffffffffffffffffffffffff"), UInt<96>("h0")) @[Bitwise.scala 72:12]
    node m_lo = asUInt(io_in_A) @[Cat.scala 30:58]
    node _m_T = cat(m_hi, m_lo) @[Cat.scala 30:58]
    node m = asSInt(_m_T) @[ALU.scala 194:45]
    node _GEN_206 = mux(_T_19, m, asSInt(UInt<1>("h0"))) @[ALU.scala 193:42 ALU.scala 195:18 ALU.scala 199:18]
    node _GEN_207 = mux(_T_19, asSInt(UInt<1>("h0")), asSInt(UInt<1>("h0"))) @[ALU.scala 193:42 ALU.scala 63:8 ALU.scala 198:16]
    node _GEN_210 = mux(_T_14, _GEN_177, _GEN_206) @[ALU.scala 150:70]
    node _GEN_239 = mux(_T_14, asSInt(UInt<1>("h0")), _GEN_207) @[ALU.scala 150:70 ALU.scala 63:8]
    node _GEN_242 = mux(_T_7, _GEN_75, _GEN_210) @[ALU.scala 102:70]
    node _GEN_271 = mux(_T_7, asSInt(UInt<1>("h0")), _GEN_239) @[ALU.scala 102:70 ALU.scala 63:8]
    node _GEN_272 = mux(_T_2, _GEN_1, _GEN_271) @[ALU.scala 92:38]
    node _GEN_275 = mux(_T_2, asSInt(UInt<1>("h0")), _GEN_242) @[ALU.scala 92:38 ALU.scala 64:10]
    node _GEN_304 = mux(_T_1, _GEN_272, asSInt(UInt<1>("h0"))) @[ALU.scala 91:31 ALU.scala 204:12]
    node _GEN_307 = mux(_T_1, _GEN_275, asSInt(UInt<1>("h0"))) @[ALU.scala 91:31 ALU.scala 205:14]
    node _GEN_336 = mux(_T, out, _GEN_304) @[ALU.scala 74:25 ALU.scala 88:12]
    node _GEN_339 = mux(_T, asSInt(UInt<1>("h0")), _GEN_307) @[ALU.scala 74:25 ALU.scala 64:10]
    io_out <= asSInt(bits(_GEN_336, 31, 0))
    io_V_out <= _GEN_339

  module BranchControl :
    input clock : Clock
    input reset : UInt<1>
    input io_fnct3 : UInt<3>
    input io_branch : UInt<1>
    input io_arg_x : SInt<32>
    input io_arg_y : SInt<32>
    output io_br_taken : UInt<1>

    node _T = eq(io_branch, UInt<1>("h1")) @[BRANCH.scala 15:16]
    node _T_1 = eq(io_fnct3, UInt<1>("h0")) @[BRANCH.scala 17:21]
    node _io_br_taken_T = eq(io_arg_x, io_arg_y) @[BRANCH.scala 18:33]
    node _T_2 = eq(io_fnct3, UInt<1>("h1")) @[BRANCH.scala 20:27]
    node _io_br_taken_T_1 = neq(io_arg_x, io_arg_y) @[BRANCH.scala 21:33]
    node _T_3 = eq(io_fnct3, UInt<3>("h4")) @[BRANCH.scala 23:27]
    node _io_br_taken_T_2 = lt(io_arg_x, io_arg_y) @[BRANCH.scala 24:33]
    node _T_4 = eq(io_fnct3, UInt<3>("h5")) @[BRANCH.scala 26:27]
    node _io_br_taken_T_3 = geq(io_arg_x, io_arg_y) @[BRANCH.scala 27:33]
    node _T_5 = eq(io_fnct3, UInt<3>("h7")) @[BRANCH.scala 29:27]
    node _io_br_taken_T_4 = geq(io_arg_x, io_arg_y) @[BRANCH.scala 30:34]
    node _T_6 = eq(io_fnct3, UInt<3>("h6")) @[BRANCH.scala 32:27]
    node _io_br_taken_T_5 = leq(io_arg_x, io_arg_y) @[BRANCH.scala 33:34]
    node _GEN_0 = mux(_T_6, _io_br_taken_T_5, UInt<1>("h0")) @[BRANCH.scala 32:37 BRANCH.scala 33:21 BRANCH.scala 35:21]
    node _GEN_1 = mux(_T_5, _io_br_taken_T_4, _GEN_0) @[BRANCH.scala 29:37 BRANCH.scala 30:21]
    node _GEN_2 = mux(_T_4, _io_br_taken_T_3, _GEN_1) @[BRANCH.scala 26:37 BRANCH.scala 27:21]
    node _GEN_3 = mux(_T_3, _io_br_taken_T_2, _GEN_2) @[BRANCH.scala 23:37 BRANCH.scala 24:21]
    node _GEN_4 = mux(_T_2, _io_br_taken_T_1, _GEN_3) @[BRANCH.scala 20:37 BRANCH.scala 21:21]
    node _GEN_5 = mux(_T_1, _io_br_taken_T, _GEN_4) @[BRANCH.scala 17:31 BRANCH.scala 18:21]
    node _GEN_6 = mux(_T, _GEN_5, UInt<1>("h0")) @[BRANCH.scala 15:24 BRANCH.scala 39:17]
    io_br_taken <= _GEN_6

  module DataMem :
    input clock : Clock
    input reset : UInt<1>
    input io_addr : UInt<32>
    input io_dataIn : SInt<32>
    input io_mem_read : UInt<1>
    input io_mem_write : UInt<1>
    output io_dataOut : SInt<32>

    mem imem1 : @[DATA_MEM.scala 14:17]
      data-type => SInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => io_dataOut_MPORT
      writer => MPORT
      read-under-write => undefined
    node _T = eq(io_mem_write, UInt<1>("h1")) @[DATA_MEM.scala 18:21]
    node _T_1 = bits(io_addr, 9, 0)
    node _GEN_0 = validif(_T, _T_1) @[DATA_MEM.scala 18:30]
    node _GEN_1 = validif(_T, clock) @[DATA_MEM.scala 18:30]
    node _GEN_2 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[DATA_MEM.scala 18:30 DATA_MEM.scala 14:17]
    node _GEN_3 = validif(_T, UInt<1>("h1")) @[DATA_MEM.scala 18:30]
    node _GEN_4 = validif(_T, io_dataIn) @[DATA_MEM.scala 18:30]
    node _T_2 = eq(io_mem_read, UInt<1>("h1")) @[DATA_MEM.scala 22:20]
    node _io_dataOut_T = bits(io_addr, 9, 0) @[DATA_MEM.scala 23:30]
    node _GEN_5 = validif(_T_2, _io_dataOut_T) @[DATA_MEM.scala 22:30 DATA_MEM.scala 23:30]
    node _GEN_6 = validif(_T_2, clock) @[DATA_MEM.scala 22:30 DATA_MEM.scala 23:30]
    node _GEN_7 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[DATA_MEM.scala 22:30 DATA_MEM.scala 23:30 DATA_MEM.scala 14:17]
    node _GEN_8 = mux(_T_2, imem1.io_dataOut_MPORT.data, asSInt(UInt<1>("h0"))) @[DATA_MEM.scala 22:30 DATA_MEM.scala 23:16 DATA_MEM.scala 16:12]
    io_dataOut <= _GEN_8
    imem1.io_dataOut_MPORT.addr <= _GEN_5
    imem1.io_dataOut_MPORT.en <= _GEN_7
    imem1.io_dataOut_MPORT.clk <= _GEN_6
    imem1.MPORT.addr <= _GEN_0
    imem1.MPORT.en <= _GEN_2
    imem1.MPORT.clk <= _GEN_1
    imem1.MPORT.data <= _GEN_4
    imem1.MPORT.mask <= _GEN_3

  module Jalr :
    input clock : Clock
    input reset : UInt<1>
    input io_imme : UInt<32>
    input io_rdata1 : UInt<32>
    output io_out : UInt<32>

    node _a_T = add(io_imme, io_rdata1) @[JALR.scala 12:17]
    node a = tail(_a_T, 1) @[JALR.scala 12:17]
    node b = and(UInt<32>("hfffffffe"), a) @[JALR.scala 13:23]
    io_out <= b @[JALR.scala 14:8]

  module V_Csr :
    input clock : Clock
    input reset : UInt<1>
    input io_Vtype_inst : UInt<11>
    input io_vl_writeback : UInt<32>
    input io_csr_regWrite : UInt<1>
    output io_vl_out : UInt<32>
    output io_vtype_out : UInt<32>

    node vtype_encod_hi = mux(UInt<1>("h0"), UInt<21>("h1fffff"), UInt<21>("h0")) @[Bitwise.scala 72:12]
    node vtype_encod = cat(vtype_encod_hi, io_Vtype_inst) @[Cat.scala 30:58]
    reg vtypeReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), vtypeReg) @[V_CSR.scala 18:23]
    node _T = eq(io_csr_regWrite, UInt<1>("h1")) @[V_CSR.scala 20:23]
    node _GEN_0 = mux(_T, vtype_encod, vtypeReg) @[V_CSR.scala 20:32 V_CSR.scala 21:14 V_CSR.scala 18:23]
    reg vlReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), vlReg) @[V_CSR.scala 24:20]
    io_vl_out <= vlReg @[V_CSR.scala 27:11]
    io_vtype_out <= vtypeReg @[V_CSR.scala 28:14]
    vtypeReg <= mux(reset, UInt<32>("h0"), _GEN_0) @[V_CSR.scala 18:23 V_CSR.scala 18:23]
    vlReg <= mux(reset, UInt<32>("h0"), io_vl_writeback) @[V_CSR.scala 24:20 V_CSR.scala 24:20 V_CSR.scala 25:7]

  module Vlmax :
    input clock : Clock
    input reset : UInt<1>
    input io_v_lmul : UInt<3>
    input io_v_sew : UInt<3>
    output io_vlmax : UInt<32>

    node _T = eq(io_v_lmul, UInt<1>("h0")) @[VLMAX.scala 18:17]
    node _T_1 = eq(io_v_lmul, UInt<1>("h1")) @[VLMAX.scala 20:23]
    node _T_2 = eq(io_v_lmul, UInt<2>("h2")) @[VLMAX.scala 22:23]
    node _T_3 = eq(io_v_lmul, UInt<2>("h3")) @[VLMAX.scala 24:23]
    node _GEN_0 = mux(_T_3, UInt<4>("h8"), UInt<1>("h0")) @[VLMAX.scala 24:37 VLMAX.scala 25:10 VLMAX.scala 27:10]
    node _GEN_1 = mux(_T_2, UInt<3>("h4"), _GEN_0) @[VLMAX.scala 22:37 VLMAX.scala 23:10]
    node _GEN_2 = mux(_T_1, UInt<2>("h2"), _GEN_1) @[VLMAX.scala 20:37 VLMAX.scala 21:10]
    node _GEN_3 = mux(_T, UInt<1>("h1"), _GEN_2) @[VLMAX.scala 18:31 VLMAX.scala 19:10]
    node _T_4 = eq(io_v_sew, UInt<1>("h0")) @[VLMAX.scala 31:16]
    node _T_5 = eq(io_v_sew, UInt<1>("h1")) @[VLMAX.scala 33:22]
    node _T_6 = eq(io_v_sew, UInt<2>("h2")) @[VLMAX.scala 35:22]
    node _T_7 = eq(io_v_sew, UInt<2>("h3")) @[VLMAX.scala 37:22]
    node _GEN_4 = mux(_T_7, UInt<7>("h40"), UInt<1>("h0")) @[VLMAX.scala 37:36 VLMAX.scala 38:9 VLMAX.scala 40:9]
    node _GEN_5 = mux(_T_6, UInt<6>("h20"), _GEN_4) @[VLMAX.scala 35:36 VLMAX.scala 36:9]
    node _GEN_6 = mux(_T_5, UInt<5>("h10"), _GEN_5) @[VLMAX.scala 33:36 VLMAX.scala 34:9]
    node _GEN_7 = mux(_T_4, UInt<4>("h8"), _GEN_6) @[VLMAX.scala 31:30 VLMAX.scala 32:9]
    node lmul = _GEN_3 @[VLMAX.scala 14:16]
    node _T_8 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 45:12]
    node sew = _GEN_7 @[VLMAX.scala 15:15]
    node _T_9 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 45:27]
    node _T_10 = and(_T_8, _T_9) @[VLMAX.scala 45:20]
    node _T_11 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 47:18]
    node _T_12 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 47:33]
    node _T_13 = and(_T_11, _T_12) @[VLMAX.scala 47:26]
    node _T_14 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 49:18]
    node _T_15 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 49:33]
    node _T_16 = and(_T_14, _T_15) @[VLMAX.scala 49:26]
    node _T_17 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 51:18]
    node _T_18 = eq(sew, UInt<4>("h8")) @[VLMAX.scala 51:33]
    node _T_19 = and(_T_17, _T_18) @[VLMAX.scala 51:26]
    node _T_20 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 53:18]
    node _T_21 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 53:33]
    node _T_22 = and(_T_20, _T_21) @[VLMAX.scala 53:26]
    node _T_23 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 55:18]
    node _T_24 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 55:33]
    node _T_25 = and(_T_23, _T_24) @[VLMAX.scala 55:26]
    node _T_26 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 57:18]
    node _T_27 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 57:33]
    node _T_28 = and(_T_26, _T_27) @[VLMAX.scala 57:26]
    node _T_29 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 59:18]
    node _T_30 = eq(sew, UInt<5>("h10")) @[VLMAX.scala 59:33]
    node _T_31 = and(_T_29, _T_30) @[VLMAX.scala 59:26]
    node _T_32 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 61:18]
    node _T_33 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 61:33]
    node _T_34 = and(_T_32, _T_33) @[VLMAX.scala 61:26]
    node _T_35 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 63:18]
    node _T_36 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 63:33]
    node _T_37 = and(_T_35, _T_36) @[VLMAX.scala 63:26]
    node _T_38 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 65:18]
    node _T_39 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 65:33]
    node _T_40 = and(_T_38, _T_39) @[VLMAX.scala 65:26]
    node _T_41 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 67:18]
    node _T_42 = eq(sew, UInt<6>("h20")) @[VLMAX.scala 67:33]
    node _T_43 = and(_T_41, _T_42) @[VLMAX.scala 67:26]
    node _T_44 = eq(lmul, UInt<1>("h1")) @[VLMAX.scala 69:18]
    node _T_45 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 69:33]
    node _T_46 = and(_T_44, _T_45) @[VLMAX.scala 69:26]
    node _T_47 = eq(lmul, UInt<2>("h2")) @[VLMAX.scala 71:18]
    node _T_48 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 71:33]
    node _T_49 = and(_T_47, _T_48) @[VLMAX.scala 71:26]
    node _T_50 = eq(lmul, UInt<3>("h4")) @[VLMAX.scala 73:18]
    node _T_51 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 73:33]
    node _T_52 = and(_T_50, _T_51) @[VLMAX.scala 73:26]
    node _T_53 = eq(lmul, UInt<4>("h8")) @[VLMAX.scala 75:18]
    node _T_54 = eq(sew, UInt<7>("h40")) @[VLMAX.scala 75:33]
    node _T_55 = and(_T_53, _T_54) @[VLMAX.scala 75:26]
    node _GEN_8 = mux(_T_55, UInt<5>("h10"), UInt<1>("h0")) @[VLMAX.scala 75:43 VLMAX.scala 76:14 VLMAX.scala 78:14]
    node _GEN_9 = mux(_T_52, UInt<4>("h8"), _GEN_8) @[VLMAX.scala 73:43 VLMAX.scala 74:14]
    node _GEN_10 = mux(_T_49, UInt<3>("h4"), _GEN_9) @[VLMAX.scala 71:43 VLMAX.scala 72:14]
    node _GEN_11 = mux(_T_46, UInt<2>("h2"), _GEN_10) @[VLMAX.scala 69:43 VLMAX.scala 70:14]
    node _GEN_12 = mux(_T_43, UInt<6>("h20"), _GEN_11) @[VLMAX.scala 67:43 VLMAX.scala 68:14]
    node _GEN_13 = mux(_T_40, UInt<5>("h10"), _GEN_12) @[VLMAX.scala 65:43 VLMAX.scala 66:14]
    node _GEN_14 = mux(_T_37, UInt<4>("h8"), _GEN_13) @[VLMAX.scala 63:43 VLMAX.scala 64:14]
    node _GEN_15 = mux(_T_34, UInt<3>("h4"), _GEN_14) @[VLMAX.scala 61:43 VLMAX.scala 62:14]
    node _GEN_16 = mux(_T_31, UInt<7>("h40"), _GEN_15) @[VLMAX.scala 59:43 VLMAX.scala 60:14]
    node _GEN_17 = mux(_T_28, UInt<6>("h20"), _GEN_16) @[VLMAX.scala 57:43 VLMAX.scala 58:14]
    node _GEN_18 = mux(_T_25, UInt<5>("h10"), _GEN_17) @[VLMAX.scala 55:43 VLMAX.scala 56:14]
    node _GEN_19 = mux(_T_22, UInt<4>("h8"), _GEN_18) @[VLMAX.scala 53:43 VLMAX.scala 54:14]
    node _GEN_20 = mux(_T_19, UInt<8>("h80"), _GEN_19) @[VLMAX.scala 51:42 VLMAX.scala 52:14]
    node _GEN_21 = mux(_T_16, UInt<7>("h40"), _GEN_20) @[VLMAX.scala 49:42 VLMAX.scala 50:14]
    node _GEN_22 = mux(_T_13, UInt<6>("h20"), _GEN_21) @[VLMAX.scala 47:42 VLMAX.scala 48:14]
    node _GEN_23 = mux(_T_10, UInt<5>("h10"), _GEN_22) @[VLMAX.scala 45:36 VLMAX.scala 46:14]
    io_vlmax <= _GEN_23

  module V_RegFile :
    input clock : Clock
    input reset : UInt<1>
    input io_vs1 : UInt<5>
    input io_vs2 : UInt<5>
    input io_V_reg_write : UInt<1>
    input io_vd : UInt<5>
    input io_V_w_data : SInt<128>
    output io_vdata1 : SInt<128>
    output io_vdata2 : SInt<128>

    reg register_0 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_0) @[VECTOR_REGISTER.scala 20:23]
    reg register_1 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_1) @[VECTOR_REGISTER.scala 20:23]
    reg register_2 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_2) @[VECTOR_REGISTER.scala 20:23]
    reg register_3 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_3) @[VECTOR_REGISTER.scala 20:23]
    reg register_4 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_4) @[VECTOR_REGISTER.scala 20:23]
    reg register_5 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_5) @[VECTOR_REGISTER.scala 20:23]
    reg register_6 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_6) @[VECTOR_REGISTER.scala 20:23]
    reg register_7 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_7) @[VECTOR_REGISTER.scala 20:23]
    reg register_8 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_8) @[VECTOR_REGISTER.scala 20:23]
    reg register_9 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_9) @[VECTOR_REGISTER.scala 20:23]
    reg register_10 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_10) @[VECTOR_REGISTER.scala 20:23]
    reg register_11 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_11) @[VECTOR_REGISTER.scala 20:23]
    reg register_12 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_12) @[VECTOR_REGISTER.scala 20:23]
    reg register_13 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_13) @[VECTOR_REGISTER.scala 20:23]
    reg register_14 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_14) @[VECTOR_REGISTER.scala 20:23]
    reg register_15 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_15) @[VECTOR_REGISTER.scala 20:23]
    reg register_16 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_16) @[VECTOR_REGISTER.scala 20:23]
    reg register_17 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_17) @[VECTOR_REGISTER.scala 20:23]
    reg register_18 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_18) @[VECTOR_REGISTER.scala 20:23]
    reg register_19 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_19) @[VECTOR_REGISTER.scala 20:23]
    reg register_20 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_20) @[VECTOR_REGISTER.scala 20:23]
    reg register_21 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_21) @[VECTOR_REGISTER.scala 20:23]
    reg register_22 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_22) @[VECTOR_REGISTER.scala 20:23]
    reg register_23 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_23) @[VECTOR_REGISTER.scala 20:23]
    reg register_24 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_24) @[VECTOR_REGISTER.scala 20:23]
    reg register_25 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_25) @[VECTOR_REGISTER.scala 20:23]
    reg register_26 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_26) @[VECTOR_REGISTER.scala 20:23]
    reg register_27 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_27) @[VECTOR_REGISTER.scala 20:23]
    reg register_28 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_28) @[VECTOR_REGISTER.scala 20:23]
    reg register_29 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_29) @[VECTOR_REGISTER.scala 20:23]
    reg register_30 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_30) @[VECTOR_REGISTER.scala 20:23]
    reg register_31 : SInt<128>, clock with :
      reset => (UInt<1>("h0"), register_31) @[VECTOR_REGISTER.scala 20:23]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_vs1), register_0) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_vs1), register_1, _GEN_0) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_vs1), register_2, _GEN_1) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_vs1), register_3, _GEN_2) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_vs1), register_4, _GEN_3) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_vs1), register_5, _GEN_4) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_vs1), register_6, _GEN_5) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_vs1), register_7, _GEN_6) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_vs1), register_8, _GEN_7) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_vs1), register_9, _GEN_8) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_vs1), register_10, _GEN_9) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_vs1), register_11, _GEN_10) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_vs1), register_12, _GEN_11) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_vs1), register_13, _GEN_12) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_vs1), register_14, _GEN_13) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_vs1), register_15, _GEN_14) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_vs1), register_16, _GEN_15) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_vs1), register_17, _GEN_16) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_vs1), register_18, _GEN_17) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_vs1), register_19, _GEN_18) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_vs1), register_20, _GEN_19) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_vs1), register_21, _GEN_20) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_vs1), register_22, _GEN_21) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_vs1), register_23, _GEN_22) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_vs1), register_24, _GEN_23) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_vs1), register_25, _GEN_24) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_vs1), register_26, _GEN_25) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_vs1), register_27, _GEN_26) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_vs1), register_28, _GEN_27) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_vs1), register_29, _GEN_28) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_vs1), register_30, _GEN_29) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_vs1), register_31, _GEN_30) @[VECTOR_REGISTER.scala 22:11 VECTOR_REGISTER.scala 22:11]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_vs2), register_0) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_vs2), register_1, _GEN_32) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_vs2), register_2, _GEN_33) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_vs2), register_3, _GEN_34) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_vs2), register_4, _GEN_35) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_vs2), register_5, _GEN_36) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_vs2), register_6, _GEN_37) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_vs2), register_7, _GEN_38) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_vs2), register_8, _GEN_39) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_vs2), register_9, _GEN_40) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_vs2), register_10, _GEN_41) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_vs2), register_11, _GEN_42) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_vs2), register_12, _GEN_43) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_vs2), register_13, _GEN_44) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_vs2), register_14, _GEN_45) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_vs2), register_15, _GEN_46) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_vs2), register_16, _GEN_47) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_vs2), register_17, _GEN_48) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_vs2), register_18, _GEN_49) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_vs2), register_19, _GEN_50) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_vs2), register_20, _GEN_51) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_vs2), register_21, _GEN_52) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_vs2), register_22, _GEN_53) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_vs2), register_23, _GEN_54) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_vs2), register_24, _GEN_55) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_vs2), register_25, _GEN_56) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_vs2), register_26, _GEN_57) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_vs2), register_27, _GEN_58) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_vs2), register_28, _GEN_59) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_vs2), register_29, _GEN_60) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_vs2), register_30, _GEN_61) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_vs2), register_31, _GEN_62) @[VECTOR_REGISTER.scala 23:11 VECTOR_REGISTER.scala 23:11]
    node _register_io_vd = io_V_w_data @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_vd), _register_io_vd, register_0) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_vd), _register_io_vd, register_1) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_vd), _register_io_vd, register_2) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_vd), _register_io_vd, register_3) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_vd), _register_io_vd, register_4) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_vd), _register_io_vd, register_5) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_vd), _register_io_vd, register_6) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_vd), _register_io_vd, register_7) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_vd), _register_io_vd, register_8) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_vd), _register_io_vd, register_9) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_vd), _register_io_vd, register_10) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_vd), _register_io_vd, register_11) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_vd), _register_io_vd, register_12) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_vd), _register_io_vd, register_13) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_vd), _register_io_vd, register_14) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_vd), _register_io_vd, register_15) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_vd), _register_io_vd, register_16) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_vd), _register_io_vd, register_17) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_vd), _register_io_vd, register_18) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_vd), _register_io_vd, register_19) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_vd), _register_io_vd, register_20) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_vd), _register_io_vd, register_21) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_vd), _register_io_vd, register_22) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_vd), _register_io_vd, register_23) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_vd), _register_io_vd, register_24) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_vd), _register_io_vd, register_25) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_vd), _register_io_vd, register_26) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_vd), _register_io_vd, register_27) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_vd), _register_io_vd, register_28) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_vd), _register_io_vd, register_29) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_vd), _register_io_vd, register_30) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_vd), _register_io_vd, register_31) @[VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 26:24 VECTOR_REGISTER.scala 20:23]
    node _GEN_96 = mux(io_V_reg_write, _GEN_64, register_0) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_97 = mux(io_V_reg_write, _GEN_65, register_1) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_98 = mux(io_V_reg_write, _GEN_66, register_2) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_99 = mux(io_V_reg_write, _GEN_67, register_3) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_100 = mux(io_V_reg_write, _GEN_68, register_4) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_101 = mux(io_V_reg_write, _GEN_69, register_5) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_102 = mux(io_V_reg_write, _GEN_70, register_6) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_103 = mux(io_V_reg_write, _GEN_71, register_7) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_104 = mux(io_V_reg_write, _GEN_72, register_8) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_105 = mux(io_V_reg_write, _GEN_73, register_9) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_106 = mux(io_V_reg_write, _GEN_74, register_10) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_107 = mux(io_V_reg_write, _GEN_75, register_11) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_108 = mux(io_V_reg_write, _GEN_76, register_12) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_109 = mux(io_V_reg_write, _GEN_77, register_13) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_110 = mux(io_V_reg_write, _GEN_78, register_14) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_111 = mux(io_V_reg_write, _GEN_79, register_15) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_112 = mux(io_V_reg_write, _GEN_80, register_16) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_113 = mux(io_V_reg_write, _GEN_81, register_17) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_114 = mux(io_V_reg_write, _GEN_82, register_18) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_115 = mux(io_V_reg_write, _GEN_83, register_19) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_116 = mux(io_V_reg_write, _GEN_84, register_20) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_117 = mux(io_V_reg_write, _GEN_85, register_21) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_118 = mux(io_V_reg_write, _GEN_86, register_22) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_119 = mux(io_V_reg_write, _GEN_87, register_23) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_120 = mux(io_V_reg_write, _GEN_88, register_24) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_121 = mux(io_V_reg_write, _GEN_89, register_25) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_122 = mux(io_V_reg_write, _GEN_90, register_26) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_123 = mux(io_V_reg_write, _GEN_91, register_27) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_124 = mux(io_V_reg_write, _GEN_92, register_28) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_125 = mux(io_V_reg_write, _GEN_93, register_29) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_126 = mux(io_V_reg_write, _GEN_94, register_30) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _GEN_127 = mux(io_V_reg_write, _GEN_95, register_31) @[VECTOR_REGISTER.scala 25:25 VECTOR_REGISTER.scala 20:23]
    node _register_WIRE_0 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_1 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_2 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_3 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_4 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_5 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_6 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_7 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_8 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_9 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_10 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_11 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_12 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_13 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_14 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_15 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_16 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_17 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_18 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_19 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_20 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_21 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_22 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_23 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_24 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_25 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_26 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_27 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_28 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_29 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_30 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_WIRE_31 = asSInt(UInt<128>("h0")) @[VECTOR_REGISTER.scala 20:31 VECTOR_REGISTER.scala 20:31]
    node _register_io_vs1 = _GEN_31 @[VECTOR_REGISTER.scala 22:11]
    node _register_io_vs2 = _GEN_63 @[VECTOR_REGISTER.scala 23:11]
    io_vdata1 <= _register_io_vs1 @[VECTOR_REGISTER.scala 22:11]
    io_vdata2 <= _register_io_vs2 @[VECTOR_REGISTER.scala 23:11]
    register_0 <= mux(reset, _register_WIRE_0, _GEN_96) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_1 <= mux(reset, _register_WIRE_1, _GEN_97) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_2 <= mux(reset, _register_WIRE_2, _GEN_98) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_3 <= mux(reset, _register_WIRE_3, _GEN_99) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_4 <= mux(reset, _register_WIRE_4, _GEN_100) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_5 <= mux(reset, _register_WIRE_5, _GEN_101) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_6 <= mux(reset, _register_WIRE_6, _GEN_102) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_7 <= mux(reset, _register_WIRE_7, _GEN_103) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_8 <= mux(reset, _register_WIRE_8, _GEN_104) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_9 <= mux(reset, _register_WIRE_9, _GEN_105) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_10 <= mux(reset, _register_WIRE_10, _GEN_106) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_11 <= mux(reset, _register_WIRE_11, _GEN_107) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_12 <= mux(reset, _register_WIRE_12, _GEN_108) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_13 <= mux(reset, _register_WIRE_13, _GEN_109) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_14 <= mux(reset, _register_WIRE_14, _GEN_110) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_15 <= mux(reset, _register_WIRE_15, _GEN_111) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_16 <= mux(reset, _register_WIRE_16, _GEN_112) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_17 <= mux(reset, _register_WIRE_17, _GEN_113) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_18 <= mux(reset, _register_WIRE_18, _GEN_114) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_19 <= mux(reset, _register_WIRE_19, _GEN_115) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_20 <= mux(reset, _register_WIRE_20, _GEN_116) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_21 <= mux(reset, _register_WIRE_21, _GEN_117) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_22 <= mux(reset, _register_WIRE_22, _GEN_118) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_23 <= mux(reset, _register_WIRE_23, _GEN_119) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_24 <= mux(reset, _register_WIRE_24, _GEN_120) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_25 <= mux(reset, _register_WIRE_25, _GEN_121) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_26 <= mux(reset, _register_WIRE_26, _GEN_122) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_27 <= mux(reset, _register_WIRE_27, _GEN_123) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_28 <= mux(reset, _register_WIRE_28, _GEN_124) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_29 <= mux(reset, _register_WIRE_29, _GEN_125) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_30 <= mux(reset, _register_WIRE_30, _GEN_126) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]
    register_31 <= mux(reset, _register_WIRE_31, _GEN_127) @[VECTOR_REGISTER.scala 20:23 VECTOR_REGISTER.scala 20:23]

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io_out : SInt<4>

    inst PC_module of PC @[RISC5.scala 11:23]
    inst Program_Counter_module of Program_Counter @[RISC5.scala 12:36]
    inst InstMem1_module of InstMem1 @[RISC5.scala 13:30]
    inst Control_module of Control @[RISC5.scala 14:28]
    inst Immde_module of Immde @[RISC5.scala 15:27]
    inst RegFile_module of RegFile @[RISC5.scala 16:28]
    inst Alu_Control_module of Alu_Control @[RISC5.scala 17:32]
    inst ALU_1_module of ALU_1 @[RISC5.scala 18:26]
    inst Branch_module of BranchControl @[RISC5.scala 19:27]
    inst DataMem_module of DataMem @[RISC5.scala 20:28]
    inst Jalr_module of Jalr @[RISC5.scala 21:25]
    inst V_Csr_module of V_Csr @[RISC5.scala 22:26]
    inst Vlmax_module of Vlmax @[RISC5.scala 23:26]
    inst V_RegFile_module of V_RegFile @[RISC5.scala 24:30]
    node _Program_Counter_module_io_pc_T = asUInt(PC_module.io_out) @[RISC5.scala 29:50]
    node _InstMem1_module_io_addr_T = bits(PC_module.io_out, 21, 2) @[RISC5.scala 30:44]
    node _Immde_module_io_pc_T = asUInt(PC_module.io_out) @[RISC5.scala 31:40]
    node _Control_module_io_opcode_T = bits(InstMem1_module.io_data, 6, 0) @[RISC5.scala 34:52]
    node _Control_module_io_rs1_no_T = bits(InstMem1_module.io_data, 19, 15) @[RISC5.scala 35:52]
    node _Control_module_io_rd_no_T = bits(InstMem1_module.io_data, 11, 7) @[RISC5.scala 36:51]
    node _Control_module_io_fun3_T = bits(InstMem1_module.io_data, 14, 12) @[RISC5.scala 37:50]
    node _Control_module_io_fun6_T = bits(InstMem1_module.io_data, 31, 26) @[RISC5.scala 38:50]
    node _RegFile_module_io_rs1_T = eq(Control_module.io_opcode, UInt<6>("h33")) @[RISC5.scala 40:55]
    node _RegFile_module_io_rs1_T_1 = eq(Control_module.io_opcode, UInt<5>("h13")) @[RISC5.scala 40:92]
    node _RegFile_module_io_rs1_T_2 = or(_RegFile_module_io_rs1_T, _RegFile_module_io_rs1_T_1) @[RISC5.scala 40:64]
    node _RegFile_module_io_rs1_T_3 = eq(Control_module.io_opcode, UInt<6>("h23")) @[RISC5.scala 40:129]
    node _RegFile_module_io_rs1_T_4 = or(_RegFile_module_io_rs1_T_2, _RegFile_module_io_rs1_T_3) @[RISC5.scala 40:101]
    node _RegFile_module_io_rs1_T_5 = eq(Control_module.io_opcode, UInt<2>("h3")) @[RISC5.scala 40:166]
    node _RegFile_module_io_rs1_T_6 = or(_RegFile_module_io_rs1_T_4, _RegFile_module_io_rs1_T_5) @[RISC5.scala 40:138]
    node _RegFile_module_io_rs1_T_7 = eq(Control_module.io_opcode, UInt<7>("h63")) @[RISC5.scala 40:202]
    node _RegFile_module_io_rs1_T_8 = or(_RegFile_module_io_rs1_T_6, _RegFile_module_io_rs1_T_7) @[RISC5.scala 40:174]
    node _RegFile_module_io_rs1_T_9 = eq(Control_module.io_opcode, UInt<7>("h67")) @[RISC5.scala 40:239]
    node _RegFile_module_io_rs1_T_10 = or(_RegFile_module_io_rs1_T_8, _RegFile_module_io_rs1_T_9) @[RISC5.scala 40:211]
    node _RegFile_module_io_rs1_T_11 = eq(Control_module.io_opcode, UInt<7>("h57")) @[RISC5.scala 40:277]
    node _RegFile_module_io_rs1_T_12 = eq(Control_module.io_fun3, UInt<3>("h7")) @[RISC5.scala 40:312]
    node _RegFile_module_io_rs1_T_13 = and(_RegFile_module_io_rs1_T_11, _RegFile_module_io_rs1_T_12) @[RISC5.scala 40:286]
    node _RegFile_module_io_rs1_T_14 = or(_RegFile_module_io_rs1_T_10, _RegFile_module_io_rs1_T_13) @[RISC5.scala 40:249]
    node _RegFile_module_io_rs1_T_15 = eq(Control_module.io_opcode, UInt<7>("h57")) @[RISC5.scala 40:348]
    node _RegFile_module_io_rs1_T_16 = eq(Control_module.io_fun3, UInt<3>("h4")) @[RISC5.scala 40:383]
    node _RegFile_module_io_rs1_T_17 = and(_RegFile_module_io_rs1_T_15, _RegFile_module_io_rs1_T_16) @[RISC5.scala 40:357]
    node _RegFile_module_io_rs1_T_18 = or(_RegFile_module_io_rs1_T_14, _RegFile_module_io_rs1_T_17) @[RISC5.scala 40:320]
    node _RegFile_module_io_rs1_T_19 = bits(InstMem1_module.io_data, 19, 15) @[RISC5.scala 40:415]
    node _RegFile_module_io_rs1_T_20 = mux(_RegFile_module_io_rs1_T_18, _RegFile_module_io_rs1_T_19, UInt<1>("h0")) @[RISC5.scala 40:29]
    node _RegFile_module_io_rs2_T = eq(Control_module.io_opcode, UInt<6>("h33")) @[RISC5.scala 41:55]
    node _RegFile_module_io_rs2_T_1 = eq(Control_module.io_opcode, UInt<6>("h23")) @[RISC5.scala 41:92]
    node _RegFile_module_io_rs2_T_2 = or(_RegFile_module_io_rs2_T, _RegFile_module_io_rs2_T_1) @[RISC5.scala 41:64]
    node _RegFile_module_io_rs2_T_3 = eq(Control_module.io_opcode, UInt<7>("h63")) @[RISC5.scala 41:129]
    node _RegFile_module_io_rs2_T_4 = or(_RegFile_module_io_rs2_T_2, _RegFile_module_io_rs2_T_3) @[RISC5.scala 41:101]
    node _RegFile_module_io_rs2_T_5 = bits(InstMem1_module.io_data, 24, 20) @[RISC5.scala 41:162]
    node _RegFile_module_io_rs2_T_6 = mux(_RegFile_module_io_rs2_T_4, _RegFile_module_io_rs2_T_5, UInt<1>("h0")) @[RISC5.scala 41:29]
    node _RegFile_module_io_w_reg_T = bits(InstMem1_module.io_data, 11, 7) @[RISC5.scala 42:51]
    node _Alu_Control_module_io_func3_T = bits(InstMem1_module.io_data, 14, 12) @[RISC5.scala 49:55]
    node _Alu_Control_module_io_func7_T = bits(InstMem1_module.io_data, 30, 30) @[RISC5.scala 50:55]
    node _Alu_Control_module_io_func6_T = bits(InstMem1_module.io_data, 31, 26) @[RISC5.scala 51:55]
    node _V_Csr_module_io_Vtype_inst_T = eq(Control_module.io_opcode, UInt<7>("h57")) @[RISC5.scala 56:60]
    node _V_Csr_module_io_Vtype_inst_T_1 = eq(Control_module.io_fun3, UInt<3>("h7")) @[RISC5.scala 56:95]
    node _V_Csr_module_io_Vtype_inst_T_2 = and(_V_Csr_module_io_Vtype_inst_T, _V_Csr_module_io_Vtype_inst_T_1) @[RISC5.scala 56:69]
    node _V_Csr_module_io_Vtype_inst_T_3 = bits(InstMem1_module.io_data, 30, 20) @[RISC5.scala 56:127]
    node _V_Csr_module_io_Vtype_inst_T_4 = mux(_V_Csr_module_io_Vtype_inst_T_2, _V_Csr_module_io_Vtype_inst_T_3, UInt<1>("h0")) @[RISC5.scala 56:34]
    node _a_T = eq(UInt<1>("h0"), Control_module.io_extend) @[Mux.scala 80:60]
    node _a_T_1 = mux(_a_T, Immde_module.io_I_type, asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _a_T_2 = eq(UInt<1>("h1"), Control_module.io_extend) @[Mux.scala 80:60]
    node _a_T_3 = mux(_a_T_2, Immde_module.io_S_type, _a_T_1) @[Mux.scala 80:57]
    node _a_T_4 = eq(UInt<2>("h2"), Control_module.io_extend) @[Mux.scala 80:60]
    node a = mux(_a_T_4, Immde_module.io_U_type, _a_T_3) @[Mux.scala 80:57]
    node _Vlmax_module_io_v_lmul_T = bits(V_Csr_module.io_Vtype_inst, 2, 0) @[RISC5.scala 64:53]
    node _Vlmax_module_io_v_sew_T = bits(V_Csr_module.io_Vtype_inst, 5, 3) @[RISC5.scala 65:52]
    node _V_RegFile_module_io_vs1_T = eq(Control_module.io_opcode, UInt<7>("h57")) @[RISC5.scala 68:57]
    node _V_RegFile_module_io_vs1_T_1 = eq(Control_module.io_fun3, UInt<1>("h0")) @[RISC5.scala 68:92]
    node _V_RegFile_module_io_vs1_T_2 = and(_V_RegFile_module_io_vs1_T, _V_RegFile_module_io_vs1_T_1) @[RISC5.scala 68:66]
    node _V_RegFile_module_io_vs1_T_3 = bits(InstMem1_module.io_data, 19, 15) @[RISC5.scala 68:124]
    node _V_RegFile_module_io_vs1_T_4 = mux(_V_RegFile_module_io_vs1_T_2, _V_RegFile_module_io_vs1_T_3, UInt<1>("h0")) @[RISC5.scala 68:31]
    node _V_RegFile_module_io_vs2_T = eq(Control_module.io_opcode, UInt<7>("h57")) @[RISC5.scala 69:57]
    node _V_RegFile_module_io_vs2_T_1 = eq(Control_module.io_fun3, UInt<2>("h3")) @[RISC5.scala 69:92]
    node _V_RegFile_module_io_vs2_T_2 = and(_V_RegFile_module_io_vs2_T, _V_RegFile_module_io_vs2_T_1) @[RISC5.scala 69:66]
    node _V_RegFile_module_io_vs2_T_3 = eq(Control_module.io_opcode, UInt<7>("h57")) @[RISC5.scala 69:128]
    node _V_RegFile_module_io_vs2_T_4 = eq(Control_module.io_fun3, UInt<1>("h0")) @[RISC5.scala 69:163]
    node _V_RegFile_module_io_vs2_T_5 = and(_V_RegFile_module_io_vs2_T_3, _V_RegFile_module_io_vs2_T_4) @[RISC5.scala 69:137]
    node _V_RegFile_module_io_vs2_T_6 = or(_V_RegFile_module_io_vs2_T_2, _V_RegFile_module_io_vs2_T_5) @[RISC5.scala 69:100]
    node _V_RegFile_module_io_vs2_T_7 = eq(Control_module.io_opcode, UInt<7>("h57")) @[RISC5.scala 69:199]
    node _V_RegFile_module_io_vs2_T_8 = eq(Control_module.io_fun3, UInt<3>("h4")) @[RISC5.scala 69:234]
    node _V_RegFile_module_io_vs2_T_9 = and(_V_RegFile_module_io_vs2_T_7, _V_RegFile_module_io_vs2_T_8) @[RISC5.scala 69:208]
    node _V_RegFile_module_io_vs2_T_10 = or(_V_RegFile_module_io_vs2_T_6, _V_RegFile_module_io_vs2_T_9) @[RISC5.scala 69:171]
    node _V_RegFile_module_io_vs2_T_11 = bits(InstMem1_module.io_data, 24, 20) @[RISC5.scala 69:266]
    node _V_RegFile_module_io_vs2_T_12 = mux(_V_RegFile_module_io_vs2_T_10, _V_RegFile_module_io_vs2_T_11, UInt<1>("h0")) @[RISC5.scala 69:31]
    node _V_RegFile_module_io_vd_T = bits(InstMem1_module.io_data, 11, 7) @[RISC5.scala 70:50]
    node _d_T = asSInt(UInt<32>("hffffffff")) @[RISC5.scala 82:52]
    node _d_T_1 = asSInt(V_Csr_module.io_vl_out) @[RISC5.scala 83:37]
    node _d_T_2 = eq(UInt<1>("h0"), Control_module.io_avl_ope) @[Mux.scala 80:60]
    node _d_T_3 = mux(_d_T_2, RegFile_module.io_rdata1, asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _d_T_4 = eq(UInt<1>("h1"), Control_module.io_avl_ope) @[Mux.scala 80:60]
    node _d_T_5 = mux(_d_T_4, _d_T, _d_T_3) @[Mux.scala 80:57]
    node _d_T_6 = eq(UInt<2>("h2"), Control_module.io_avl_ope) @[Mux.scala 80:60]
    node d = mux(_d_T_6, _d_T_1, _d_T_5) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T = asSInt(Program_Counter_module.io_out) @[RISC5.scala 88:44]
    node _ALU_1_module_io_in_A_T_1 = eq(UInt<1>("h0"), Control_module.io_operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_2 = mux(_ALU_1_module_io_in_A_T_1, RegFile_module.io_rdata1, asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_3 = eq(UInt<1>("h1"), Control_module.io_operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_4 = mux(_ALU_1_module_io_in_A_T_3, _ALU_1_module_io_in_A_T, _ALU_1_module_io_in_A_T_2) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_5 = eq(UInt<2>("h2"), Control_module.io_operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_6 = mux(_ALU_1_module_io_in_A_T_5, PC_module.io_out, _ALU_1_module_io_in_A_T_4) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_7 = eq(UInt<2>("h3"), Control_module.io_operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_8 = mux(_ALU_1_module_io_in_A_T_7, RegFile_module.io_rdata1, _ALU_1_module_io_in_A_T_6) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_A_T_9 = eq(UInt<3>("h4"), Control_module.io_operand_A) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_A_T_10 = mux(_ALU_1_module_io_in_A_T_9, d, _ALU_1_module_io_in_A_T_8) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_B_T = asSInt(Vlmax_module.io_vlmax) @[RISC5.scala 97:36]
    node _ALU_1_module_io_in_B_T_1 = eq(UInt<1>("h0"), Control_module.io_operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_2 = mux(_ALU_1_module_io_in_B_T_1, RegFile_module.io_rdata2, asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_B_T_3 = eq(UInt<1>("h1"), Control_module.io_operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_4 = mux(_ALU_1_module_io_in_B_T_3, a, _ALU_1_module_io_in_B_T_2) @[Mux.scala 80:57]
    node _ALU_1_module_io_in_B_T_5 = eq(UInt<2>("h2"), Control_module.io_operand_B) @[Mux.scala 80:60]
    node _ALU_1_module_io_in_B_T_6 = mux(_ALU_1_module_io_in_B_T_5, _ALU_1_module_io_in_B_T, _ALU_1_module_io_in_B_T_4) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_A_T = eq(UInt<1>("h0"), Control_module.io_V_opeA) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_A_T_1 = mux(_ALU_1_module_io_V_in_A_T, asSInt(UInt<1>("h0")), asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_A_T_2 = eq(UInt<1>("h1"), Control_module.io_V_opeA) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_A_T_3 = mux(_ALU_1_module_io_V_in_A_T_2, V_RegFile_module.io_vdata1, _ALU_1_module_io_V_in_A_T_1) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_B_T = eq(UInt<1>("h0"), Control_module.io_V_opeB) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_B_T_1 = mux(_ALU_1_module_io_V_in_B_T, asSInt(UInt<1>("h0")), asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_V_in_B_T_2 = eq(UInt<1>("h1"), Control_module.io_V_opeB) @[Mux.scala 80:60]
    node _ALU_1_module_io_V_in_B_T_3 = mux(_ALU_1_module_io_V_in_B_T_2, V_RegFile_module.io_vdata2, _ALU_1_module_io_V_in_B_T_1) @[Mux.scala 80:57]
    node _ALU_1_module_io_alu_imm_T = eq(UInt<1>("h0"), Control_module.io_V_imm) @[Mux.scala 80:60]
    node _ALU_1_module_io_alu_imm_T_1 = mux(_ALU_1_module_io_alu_imm_T, asSInt(UInt<1>("h0")), asSInt(UInt<1>("h0"))) @[Mux.scala 80:57]
    node _ALU_1_module_io_alu_imm_T_2 = eq(UInt<1>("h1"), Control_module.io_V_imm) @[Mux.scala 80:60]
    node _ALU_1_module_io_alu_imm_T_3 = mux(_ALU_1_module_io_alu_imm_T_2, Immde_module.io_V_I_type, _ALU_1_module_io_alu_imm_T_1) @[Mux.scala 80:57]
    node _ALU_1_module_io_alu_sew_T = bits(V_Csr_module.io_vtype_out, 5, 3) @[RISC5.scala 118:53]
    node _ALU_1_module_io_alu_lmul_T = bits(V_Csr_module.io_vtype_out, 2, 0) @[RISC5.scala 119:54]
    node _DataMem_module_io_addr_T = asUInt(ALU_1_module.io_out) @[RISC5.scala 123:47]
    node c = and(Branch_module.io_br_taken, Control_module.io_branch) @[RISC5.scala 129:35]
    node _b_T = asUInt(Immde_module.io_SB_type) @[RISC5.scala 134:38]
    node _b_T_1 = eq(UInt<1>("h1"), c) @[Mux.scala 80:60]
    node b = mux(_b_T_1, _b_T, Program_Counter_module.io_out) @[Mux.scala 80:57]
    node _PC_module_io_in_T = asSInt(Program_Counter_module.io_out) @[RISC5.scala 138:44]
    node _PC_module_io_in_T_1 = asSInt(b) @[RISC5.scala 139:16]
    node _PC_module_io_in_T_2 = asSInt(Jalr_module.io_out) @[RISC5.scala 141:33]
    node _PC_module_io_in_T_3 = eq(UInt<1>("h1"), Control_module.io_next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_4 = mux(_PC_module_io_in_T_3, _PC_module_io_in_T_1, _PC_module_io_in_T) @[Mux.scala 80:57]
    node _PC_module_io_in_T_5 = eq(UInt<2>("h2"), Control_module.io_next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_6 = mux(_PC_module_io_in_T_5, Immde_module.io_UJ_type, _PC_module_io_in_T_4) @[Mux.scala 80:57]
    node _PC_module_io_in_T_7 = eq(UInt<2>("h3"), Control_module.io_next_pc_sel) @[Mux.scala 80:60]
    node _PC_module_io_in_T_8 = mux(_PC_module_io_in_T_7, _PC_module_io_in_T_2, _PC_module_io_in_T_6) @[Mux.scala 80:57]
    node _Jalr_module_io_imme_T = asUInt(a) @[RISC5.scala 144:26]
    node _Jalr_module_io_rdata1_T = asUInt(RegFile_module.io_rdata1) @[RISC5.scala 145:51]
    node _RegFile_module_io_w_data_T = eq(UInt<1>("h1"), Control_module.io_men_to_reg) @[Mux.scala 80:60]
    node _RegFile_module_io_w_data_T_1 = mux(_RegFile_module_io_w_data_T, DataMem_module.io_dataOut, ALU_1_module.io_out) @[Mux.scala 80:57]
    node _V_RegFile_module_io_V_w_data_T = eq(UInt<1>("h1"), Control_module.io_V_men_to_reg) @[Mux.scala 80:60]
    node _V_RegFile_module_io_V_w_data_T_1 = mux(_V_RegFile_module_io_V_w_data_T, asSInt(UInt<1>("h0")), ALU_1_module.io_V_out) @[Mux.scala 80:57]
    node _V_Csr_module_io_vl_writeback_T = asUInt(ALU_1_module.io_out) @[RISC5.scala 164:53]
    io_out <= asSInt(UInt<1>("h0")) @[RISC5.scala 168:8]
    PC_module.clock <= clock
    PC_module.reset <= reset
    PC_module.io_in <= _PC_module_io_in_T_8 @[RISC5.scala 137:17]
    Program_Counter_module.clock <= clock
    Program_Counter_module.reset <= reset
    Program_Counter_module.io_pc <= _Program_Counter_module_io_pc_T @[RISC5.scala 29:30]
    InstMem1_module.clock <= clock
    InstMem1_module.reset <= reset
    InstMem1_module.io_addr <= _InstMem1_module_io_addr_T @[RISC5.scala 30:25]
    Control_module.clock <= clock
    Control_module.reset <= reset
    Control_module.io_opcode <= _Control_module_io_opcode_T @[RISC5.scala 34:26]
    Control_module.io_rs1_no <= _Control_module_io_rs1_no_T @[RISC5.scala 35:26]
    Control_module.io_rd_no <= _Control_module_io_rd_no_T @[RISC5.scala 36:25]
    Control_module.io_fun3 <= _Control_module_io_fun3_T @[RISC5.scala 37:24]
    Control_module.io_fun6 <= _Control_module_io_fun6_T @[RISC5.scala 38:24]
    Immde_module.clock <= clock
    Immde_module.reset <= reset
    Immde_module.io_instr <= InstMem1_module.io_data @[RISC5.scala 45:23]
    Immde_module.io_pc <= _Immde_module_io_pc_T @[RISC5.scala 31:20]
    Immde_module.io_I_instruction <= Control_module.io_is_I @[RISC5.scala 46:31]
    Immde_module.io_V_instruction <= Control_module.io_is_V @[RISC5.scala 47:31]
    RegFile_module.clock <= clock
    RegFile_module.reset <= reset
    RegFile_module.io_rs1 <= _RegFile_module_io_rs1_T_20 @[RISC5.scala 40:23]
    RegFile_module.io_rs2 <= _RegFile_module_io_rs2_T_6 @[RISC5.scala 41:23]
    RegFile_module.io_reg_write <= Control_module.io_reg_write @[RISC5.scala 43:29]
    RegFile_module.io_w_reg <= _RegFile_module_io_w_reg_T @[RISC5.scala 42:25]
    RegFile_module.io_w_data <= _RegFile_module_io_w_data_T_1 @[RISC5.scala 154:26]
    Alu_Control_module.clock <= clock
    Alu_Control_module.reset <= reset
    Alu_Control_module.io_func3 <= _Alu_Control_module_io_func3_T @[RISC5.scala 49:29]
    Alu_Control_module.io_func7 <= _Alu_Control_module_io_func7_T @[RISC5.scala 50:29]
    Alu_Control_module.io_aluOp <= bits(Control_module.io_alu_operation, 2, 0) @[RISC5.scala 54:29]
    Alu_Control_module.io_I_inst <= Control_module.io_is_I @[RISC5.scala 52:30]
    Alu_Control_module.io_V_inst <= Control_module.io_is_V @[RISC5.scala 53:30]
    Alu_Control_module.io_func6 <= _Alu_Control_module_io_func6_T @[RISC5.scala 51:29]
    ALU_1_module.clock <= clock
    ALU_1_module.reset <= reset
    ALU_1_module.io_in_A <= _ALU_1_module_io_in_A_T_10 @[RISC5.scala 86:22]
    ALU_1_module.io_in_B <= _ALU_1_module_io_in_B_T_6 @[RISC5.scala 94:22]
    ALU_1_module.io_alu_Op <= Alu_Control_module.io_out @[RISC5.scala 117:24]
    ALU_1_module.io_in_I <= Control_module.io_is_I @[RISC5.scala 115:22]
    ALU_1_module.io_in_V <= Control_module.io_is_V @[RISC5.scala 116:22]
    ALU_1_module.io_V_in_A <= _ALU_1_module_io_V_in_A_T_3 @[RISC5.scala 100:24]
    ALU_1_module.io_V_in_B <= _ALU_1_module_io_V_in_B_T_3 @[RISC5.scala 105:24]
    ALU_1_module.io_alu_sew <= _ALU_1_module_io_alu_sew_T @[RISC5.scala 118:25]
    ALU_1_module.io_alu_lmul <= _ALU_1_module_io_alu_lmul_T @[RISC5.scala 119:26]
    ALU_1_module.io_alu_imm <= _ALU_1_module_io_alu_imm_T_3 @[RISC5.scala 110:25]
    Branch_module.clock <= clock
    Branch_module.reset <= reset
    Branch_module.io_fnct3 <= Alu_Control_module.io_func3 @[RISC5.scala 148:24]
    Branch_module.io_branch <= Control_module.io_branch @[RISC5.scala 149:25]
    Branch_module.io_arg_x <= RegFile_module.io_rdata1 @[RISC5.scala 150:24]
    Branch_module.io_arg_y <= RegFile_module.io_rdata2 @[RISC5.scala 151:24]
    DataMem_module.clock <= clock
    DataMem_module.reset <= reset
    DataMem_module.io_addr <= _DataMem_module_io_addr_T @[RISC5.scala 123:24]
    DataMem_module.io_dataIn <= RegFile_module.io_rdata2 @[RISC5.scala 124:26]
    DataMem_module.io_mem_read <= Control_module.io_mem_read @[RISC5.scala 125:28]
    DataMem_module.io_mem_write <= Control_module.io_mem_write @[RISC5.scala 126:29]
    Jalr_module.clock <= clock
    Jalr_module.reset <= reset
    Jalr_module.io_imme <= _Jalr_module_io_imme_T @[RISC5.scala 144:21]
    Jalr_module.io_rdata1 <= _Jalr_module_io_rdata1_T @[RISC5.scala 145:23]
    V_Csr_module.clock <= clock
    V_Csr_module.reset <= reset
    V_Csr_module.io_Vtype_inst <= _V_Csr_module_io_Vtype_inst_T_4 @[RISC5.scala 56:28]
    V_Csr_module.io_vl_writeback <= _V_Csr_module_io_vl_writeback_T @[RISC5.scala 164:30]
    V_Csr_module.io_csr_regWrite <= Control_module.io_csr_reg_write @[RISC5.scala 57:30]
    Vlmax_module.clock <= clock
    Vlmax_module.reset <= reset
    Vlmax_module.io_v_lmul <= _Vlmax_module_io_v_lmul_T @[RISC5.scala 64:24]
    Vlmax_module.io_v_sew <= _Vlmax_module_io_v_sew_T @[RISC5.scala 65:23]
    V_RegFile_module.clock <= clock
    V_RegFile_module.reset <= reset
    V_RegFile_module.io_vs1 <= _V_RegFile_module_io_vs1_T_4 @[RISC5.scala 68:25]
    V_RegFile_module.io_vs2 <= _V_RegFile_module_io_vs2_T_12 @[RISC5.scala 69:25]
    V_RegFile_module.io_V_reg_write <= Control_module.io_reg_write @[RISC5.scala 71:33]
    V_RegFile_module.io_vd <= _V_RegFile_module_io_vd_T @[RISC5.scala 70:24]
    V_RegFile_module.io_V_w_data <= _V_RegFile_module_io_V_w_data_T_1 @[RISC5.scala 159:30]
