<html>
<head>
  <title>Evernote Export</title>
  <basefont face="微软雅黑" size="2" />
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
  <meta name="exporter-version" content="YXBJ Windows/602628 (zh-CN, DDL); Windows/10.0.0 (Win64); EDAMVersion=V2;"/>
  <style>
    body, td {
      font-family: 微软雅黑;
      font-size: 10pt;
    }
  </style>
</head>
<body>
<a name="719"/>

<div>
<span><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;;">1. How many address and data lines will be there for a 16M x 32 memory system?</font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;;"> a. 24 and 5 b. 20 and 32 <font style="color: rgb(255, 0, 0);">c. 24 and 32</font> d. None of the above</font></div><div style="margin-bottom: 4px; color: rgb(147, 149, 152); font-size: 13px; font-family: -apple-system, system-ui, BlinkMacSystemFont, &quot;Segoe UI&quot;, Roboto, Oxygen-Sans, Ubuntu, Cantarell, &quot;Helvetica Neue&quot;, sans-serif; font-variant-ligatures: normal; font-variant-caps: normal; letter-spacing: normal; orphans: 2; text-align: left; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: rgb(255, 255, 255); box-sizing: border-box;"><span style="color: rgb(147, 149, 152); font-size: 13px; font-family: -apple-system, system-ui, BlinkMacSystemFont, &quot;Segoe UI&quot;, Roboto, Oxygen-Sans, Ubuntu, Cantarell, &quot;Helvetica Neue&quot;, sans-serif; font-variant-ligatures: normal; font-variant-caps: normal; letter-spacing: normal; orphans: 2; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: rgb(255, 255, 255); box-sizing: border-box;"> </span><span style="color: rgb(147, 149, 152); font-size: 13px; font-family: -apple-system, system-ui, BlinkMacSystemFont, &quot;Segoe UI&quot;, Roboto, Oxygen-Sans, Ubuntu, Cantarell, &quot;Helvetica Neue&quot;, sans-serif; font-variant-ligatures: normal; font-variant-caps: normal; letter-spacing: normal; orphans: 2; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: rgb(255, 255, 255); box-sizing: border-box;">How can I determine how many address and data lines memory has? And memory size? With given memory organization 1024*8</span></div><div style="color: rgb(40, 40, 41); font-family: -apple-system, system-ui, BlinkMacSystemFont, &quot;Segoe UI&quot;, Roboto, Oxygen-Sans, Ubuntu, Cantarell, &quot;Helvetica Neue&quot;, sans-serif; font-size: 15px; font-variant-ligatures: normal; font-variant-caps: normal; letter-spacing: normal; orphans: 2; text-align: left; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: rgb(255, 255, 255); box-sizing: border-box; position: relative;"><div style="box-sizing: border-box; max-width: 100%;"><div style="margin: 0px 0px 1em; padding: 0px; box-sizing: border-box; word-break: break-word; direction: ltr; text-align: start;"><span style="box-sizing: border-box; word-break: break-word; direction: ltr; user-select: text; background: none;">1024*8 means that you have:</span></div><ul style="margin: 0px 2em 1em 0px; padding: 0px; list-style: disc; box-sizing: border-box; direction: ltr; overflow-wrap: break-word;"><li style="margin: 0px 0px 0px 2em; padding: 0px 0px 0.7em; box-sizing: border-box; position: relative;"><div><span style="background: none;">1024 locations</span></div></li><li style="margin: 0px 0px 0px 2em; padding: 0px; box-sizing: border-box; position: relative;"><div><span style="background: none;">8 bits per location</span></div></li></ul><div style="margin: 0px 0px 1em; padding: 0px; box-sizing: border-box; word-break: break-word; direction: ltr; text-align: start;"><span style="box-sizing: border-box; word-break: break-word; direction: ltr; font-style: italic; background: none;">Address Lines:</span></div><p style="margin: 0px 0px 1em; padding: 0px; box-sizing: border-box; word-break: break-word; direction: ltr; text-align: start;"></p><div><span style="background: none;">Assuming that number of address lines (address bits) is n, how can we find n? If n=1, you can only address 2 locations (0 and 1). If n=2, you can address 4 locations (0, 1, 2, and 3). As you can see, number of addressable locations = 2^n.</span></div><div><span style="background: none;">Given that number of addressable locations = 1024, then 1024=2^n</span></div><div><span style="background: none;">This means that n=log(1024) to the base 2.</span></div><div><span style="background: none;">Thus, n=10.</span></div><div><br/></div><div style="margin-top: 1em; margin-bottom: 1em;"><span style="font-style: italic; background: none;-en-paragraph:true;">Data Lines:</span></div><div style="margin: 0px 0px 1em; padding: 0px; box-sizing: border-box; word-break: break-word; direction: ltr; text-align: start;"><span style="box-sizing: border-box; word-break: break-word; direction: ltr; background: none;">You have 8 bits for every location, therefore your memory needs a data bus with 8 lines. Every time you read a location (by loading its address on the address bus), the 8 bits that are stored at that location are loaded (by the memory chip) on the 8-line data bus.</span></div><div style="margin: 0px 0px 1em; padding: 0px; box-sizing: border-box; word-break: break-word; direction: ltr; text-align: start;"><span style="box-sizing: border-box; word-break: break-word; direction: ltr; font-style: italic; background: none;">Memory size:</span></div><div style="margin: 0px; padding: 0px; box-sizing: border-box; word-break: break-word; direction: ltr; text-align: start;"><span style="box-sizing: border-box; word-break: break-word; direction: ltr; background: none;">As obvious, your memory has 1024*8 bits (8192 bits). Or simply, 1024 bytes :)</span></div></div></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;;">2. What is the function of the chip select line (CS’) in a memory chip?</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"> a. Power supply is applied to the chip when CS’ is activated. </font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;; color: rgb(255, 70, 53);">b. The data bus is put in the high impedance state when CS’ is deactivated. </font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;;">c. It prevents two or more subsystems from using the memory simultaneously. </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">d. None of the above.</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">b</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">3. Which of the following statements are false? </font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;;"><font style="color: rgb(235, 0, 115);">a. The main memory of a computer system must be non-volatile. </font> main memory volatile</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">b. The main memory of a computer system provides random access. </font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;; color: rgb(255, 70, 53);">c. The data memory can be built using either ROM or RAM.</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"> d. None of the above.</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">4. Which of the following statements are true? </font></div><div><font color="#FF0000" style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;;">a. The main objective for using cache memory is to increase the effective speed of the memory system. </font></div><div><font color="#FF0000" face="Segoe UI Black" style="font-size: 14pt;">b. The main objective for using virtual memory is to increase the effective capacity of the memory system. </font></div><div><font color="#FF0000" style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;;">c. The size of main memory is larger as compared to cache memory. </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">d. Main memory is faster as compared to cache memory.</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">5. For a 2K x 16 memory system that uses a decoder to select a word, the total number of external connections to the memory system (including address, data, control, and power signals) will be at least ………………….</font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;; color: rgb(255, 0, 0);">信号线是 Read and Write control signal, 电源线进出各一条。11+16+2+2=31</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">6. Which of the following are true for Static RAM (SRAM)? </font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;; color: rgb(255, 0, 0);">a. Power consumption is higher than Dynamic RAM (DRAM).</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"> b. Packing density is higher than Dynamic RAM (DRAM). </font></div><div><font style="font-size: 14pt; font-family: &quot;Segoe UI Black&quot;; color: rgb(255, 0, 0);">c. It is faster than Dynamic RAM (DRAM). </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">d. It is non-volatile. </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">7. Assume that a 1G x 1 DRAM memory cell array is organized as 1M rows and 1K columns. </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">The number of address bits required to select a row and a column will be: </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">a. 20 and 10 </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">b. 30 and 1 </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">c. 220 and 210 </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">d. None of the above</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">8. Which of the following statements are true? a. SDR RAM can transfer one word of data in a single clock cycle. b. DDR RAM can transfer two words of data in a single clock cycle. c. For DDR2 RAM, the internal clock is 133 MHz and bus clock is 266 MHz. d. None of the above.</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">9. To build a 1G x 16 memory system, the number of 256M x 8 memory modules required will be ………………</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">10. Which of the following are true for memory interleaving? a. The lower order address lines are connected to the address lines of the memory chips. b. Consecutive memory addresses are mapped to consecutive memory modules. c. Permits faster data transfer for word-aligned data. d. None of the above. </font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">11. Consider a memory system that takes 25 nsec to service the access of a single 64-bit word. The bandwidth of the processor-memory interface will be ……………….. Mbytes per second.</font></div><div><font face="Segoe UI Black" style="font-size: 14pt;"><br/></font></div><div><font face="Segoe UI Black" style="font-size: 14pt;">12. A RAM chip has a capacity of 1024 words of 8 bits each. The number of 2- to-4 decoders with enable lines needed to construct a 16K x 16 RAM system will be …………………..</font></div></span>
</div></body></html> 