
---------- Begin Simulation Statistics ----------
final_tick                               160973856000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162276                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749960                       # Number of bytes of host memory used
host_op_rate                                   162739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   616.23                       # Real time elapsed on the host
host_tick_rate                              261221684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160974                       # Number of seconds simulated
sim_ticks                                160973856000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595130                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673698                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684567                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209811                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233576                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.609739                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44934039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44934039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36811.258342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36811.258342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34781.124402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34781.124402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44621151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44621151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11517801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11517801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       312888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        312888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10860580000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10860580000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       312255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       312255                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98629.727894                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98629.727894                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    779667999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    779667999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62251.184044                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62251.184044                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66532.459757                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66532.459757                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12042801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12042801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18821769998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18821769998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       302352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       302352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16669109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16669109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       250541                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       250541                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.613117                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2409                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        90610                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57279192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57279192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49313.391519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49313.391519                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48915.928685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48915.928685                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56663952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56663952                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  30339570998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30339570998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010741                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       615240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         615240                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        52444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27529689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27529689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       562796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       562796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287611                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287611                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48687.584648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48687.584648                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49604.533721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49604.533721                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56664463                       # number of overall hits
system.cpu.dcache.overall_hits::total        56664463                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  30339570998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30339570998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010878                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       623148                       # number of overall misses
system.cpu.dcache.overall_misses::total        623148                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        52444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28309356999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28309356999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       570701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       570701                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 568656                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            100.288836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        229721452                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.469109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            570704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         229721452                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          2023.469109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57235240                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       513841                       # number of writebacks
system.cpu.dcache.writebacks::total            513841                       # number of writebacks
system.cpu.discardedOps                        418403                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935327                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48106767                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501192                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11931266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11931266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100818.885449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100818.885449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98818.885449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98818.885449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11930620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11930620                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          646                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63837000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11931266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11931266                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100818.885449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100818.885449                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98818.885449                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98818.885449                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11930620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11930620                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     65129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          646                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            646                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63837000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11931266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11931266                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100818.885449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100818.885449                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98818.885449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98818.885449                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11930620                       # number of overall hits
system.cpu.icache.overall_hits::total        11930620                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     65129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          646                       # number of overall misses
system.cpu.icache.overall_misses::total           646                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63837000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63837000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          646                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          18469.452012                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         47725710                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   543.638204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.265448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.265448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.315430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          47725710                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           543.638204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11931266                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.idleCycles                        26352178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621219                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160973856                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    160973856000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134621678                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98151.757188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98151.757188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78151.757188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78151.757188                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61443000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61443000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48923000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48923000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          626                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        250541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            250541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104461.513150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104461.513150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84461.513150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84461.513150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            122900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                122900                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  13333572000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13333572000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.509462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          127641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127641                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10780752000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10780752000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.509462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.509462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       127641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127641                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       320163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        320163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98582.648599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98582.648599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78583.596462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78583.596462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        269170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            269170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   5027025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5027025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.159272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.159272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        50993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4006899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4006899000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.159260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.159260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50989                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks       513841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513841                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       513841                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513841                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           570704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               571350                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98151.757188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102783.327922                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102767.153855                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78151.757188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82783.692549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82767.516847                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               392070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   392090                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     61443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18360597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18422040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.969040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.313006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.313748                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178634                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179260                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     48923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14787651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14836574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.312999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.313741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179256                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          570704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              571350                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 98151.757188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102783.327922                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102767.153855                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78151.757188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82783.692549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82767.516847                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              392070                       # number of overall hits
system.l2.overall_hits::total                  392090                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     61443000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18360597000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18422040000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.969040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.313006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.313748                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               626                       # number of overall misses
system.l2.overall_misses::.cpu.data            178634                       # number of overall misses
system.l2.overall_misses::total                179260                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     48923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14787651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14836574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.312999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.313741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179256                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         113720                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65535                       # Occupied blocks per task id
system.l2.tags.avg_refs                      6.359291                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  9298816                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst       111.655126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63791.403272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975083                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    179256                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   9298816                       # Number of tag accesses
system.l2.tags.tagsinuse                 63903.058398                       # Cycle average of tags in use
system.l2.tags.total_refs                     1139941                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               68474                       # number of writebacks
system.l2.writebacks::total                     68474                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     629269.12                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                31348.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     68474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     12598.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        71.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        27.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       248885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           248885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            248885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          71019731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71268616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27223899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           248885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71019731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             98492515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27223899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27223899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        71329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.260679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.219925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.701759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46101     64.63%     64.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5675      7.96%     72.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2078      2.91%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3075      4.31%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8034     11.26%     91.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          815      1.14%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          434      0.61%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      0.53%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4737      6.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71329                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               11472256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11472384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4381376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              4382336                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11432320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11472384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4382336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4382336                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26837.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31363.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11432192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 248885.135732848459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71018936.143270373344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16800500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5602529500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        68474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  50348475.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      4381376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 27217935.314912255853                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3447561514750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              461557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64461                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68474                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             11420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4351                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.031301556500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.635102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.837857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.903945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3848     93.67%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          259      6.30%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  132031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    179256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179256                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      179256                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 70.12                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   125684                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  896270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  155888838000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              5619330000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2258317500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.664800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.637350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2752     66.99%     66.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      1.51%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1240     30.19%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.75%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.46%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    68474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68474                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      68474                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.04                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   50700                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          26984541000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                257318460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            496.955379                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 101337153750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5375240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   54261462250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          39090136800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                136768005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               641022060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12707067360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            79996823625                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              179969940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          26639075970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                251970600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            496.536107                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 102097781000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5375240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   53500835000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          39381054720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                133925550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               638851500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12707067360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            79929331740                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              177386040                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       471734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15854720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15854720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           566374000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          967678750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179256                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        292478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              51615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68474                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44748                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127641                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51615                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1710064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1711356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     69410880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               69452224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160973856000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2167688000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1938000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1712115996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   4382336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           685070                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 684510     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    560      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             685070                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       568657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1140006                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            498                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          113720                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            320809                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           250541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          250541                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           646                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       320163                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
