// Seed: 3758755728
module module_0 ();
  wire id_1;
endmodule
module module_1;
  logic [7:0] id_1, id_2, id_3;
  module_0 modCall_1 ();
  assign id_2 = id_3;
  logic [7:0] id_4;
  id_5(
      1, 1, 1 ? id_3[1 : 1] : id_1[1'b0]
  );
  logic [7:0] id_6 = id_3, id_7;
  assign id_3 = id_4;
  assign id_4 = id_4;
endmodule
module module_2 (
    output wire id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 id_5
);
  id_7(
      id_0, id_1
  );
  module_0 modCall_1 ();
endmodule
