#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014e82dd8a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014e82dd8e00 .scope module, "find_keypts_tb" "find_keypts_tb" 3 10;
 .timescale -9 -12;
P_0000014e82d6e2e0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0000014e82d6e318 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_0000014e82d6e350 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_0000014e82d6e388 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v0000014e82e3fa20_0 .net "O1_keypoint_out", 12 0, v0000014e82e3bad0_0;  1 drivers
v0000014e82e40880_0 .net "O1key_wea", 0 0, v0000014e82e3b7b0_0;  1 drivers
v0000014e82e40c40_0 .net "O1key_write_addr", 11 0, v0000014e82e3c500_0;  1 drivers
v0000014e82e40240_0 .var "clk_in", 0 0;
v0000014e82e407e0_0 .net "dog_one_done", 0 0, v0000014e82e33380_0;  1 drivers
v0000014e82e3f660_0 .net "first_address", 11 0, v0000014e82e3d220_0;  1 drivers
v0000014e82e3f200_0 .net/s "first_data", 7 0, L_0000014e82dbcdb0;  1 drivers
v0000014e82e3fc00_0 .net "keypoints_done", 0 0, L_0000014e82dbccd0;  1 drivers
v0000014e82e40420_0 .var "number_keypt", 10 0;
v0000014e82e3fd40_0 .var "rst_in", 0 0;
v0000014e82e40740_0 .net "second_address", 11 0, v0000014e82e3cbe0_0;  1 drivers
v0000014e82e3f700_0 .net/s "second_data", 7 0, L_0000014e82dbce20;  1 drivers
v0000014e82e3ffc0_0 .var "start_keypt", 0 0;
v0000014e82e3fe80_0 .net "third_address", 11 0, v0000014e82e3de00_0;  1 drivers
v0000014e82e3fde0_0 .net/s "third_data", 7 0, L_0000014e82dbce90;  1 drivers
S_0000014e82d42760 .scope module, "finder" "find_keypoints" 3 31, 4 10 0, S_0000014e82dd8e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "O1key_write_addr";
    .port_info 3 /OUTPUT 1 "O1key_wea";
    .port_info 4 /OUTPUT 13 "O1_keypoint_out";
    .port_info 5 /OUTPUT 12 "O1L1_read_addr";
    .port_info 6 /INPUT 8 "O1L1_data";
    .port_info 7 /OUTPUT 12 "O1L2_read_addr";
    .port_info 8 /INPUT 8 "O1L2_data";
    .port_info 9 /OUTPUT 12 "O1L3_read_addr";
    .port_info 10 /INPUT 8 "O1L3_data";
    .port_info 11 /OUTPUT 1 "O1_DOG_L2L3_done";
    .port_info 12 /INPUT 1 "start";
    .port_info 13 /OUTPUT 1 "keypoints_done";
P_0000014e82d45bc0 .param/l "DIMENSION" 0 4 11, +C4<00000000000000000000000001000000>;
P_0000014e82d45bf8 .param/l "DOG_IMAGES_PER_OCTAVE" 0 4 14, +C4<00000000000000000000000000000010>;
P_0000014e82d45c30 .param/l "IMG_BIT_DEPTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0000014e82d45c68 .param/l "NUMBER_KEYPOINTS" 0 4 12, +C4<00000000000000000000001111101000>;
P_0000014e82d45ca0 .param/l "NUMBER_OCTAVES" 0 4 13, +C4<00000000000000000000000000000011>;
P_0000014e82d45cd8 .param/l "TOP_HEIGHT" 0 4 75, +C4<00000000000000000000000001000000>;
P_0000014e82d45d10 .param/l "TOP_WIDTH" 0 4 76, +C4<00000000000000000000000001000000>;
L_0000014e82dbccd0 .functor BUFZ 1, v0000014e82e3aef0_0, C4<0>, C4<0>, C4<0>;
v0000014e82e3caa0_0 .net "O1L1L2_address", 11 0, v0000014e82e33240_0;  1 drivers
v0000014e82e3c320_0 .net/s "O1L1L2_data_write", 8 0, v0000014e82e34a00_0;  1 drivers
v0000014e82e3d040_0 .net "O1L1L2_read_address", 11 0, v0000014e82e34140_0;  1 drivers
v0000014e82e3c1e0_0 .net/s "O1L1L2_read_data", 8 0, L_0000014e82dbcc60;  1 drivers
v0000014e82e3d900_0 .net "O1L1L2_state", 1 0, v0000014e82e348c0_0;  1 drivers
v0000014e82e3da40_0 .net "O1L1L2_wea", 0 0, v0000014e82e33100_0;  1 drivers
v0000014e82e3c280_0 .net "O1L1_data", 7 0, L_0000014e82dbcdb0;  alias, 1 drivers
v0000014e82e3d220_0 .var "O1L1_read_addr", 11 0;
v0000014e82e3c8c0_0 .net "O1L2L3_address", 11 0, v0000014e82e34c80_0;  1 drivers
v0000014e82e3cdc0_0 .net "O1L2L3_busy", 0 0, v0000014e82e34d20_0;  1 drivers
v0000014e82e3cb40_0 .net/s "O1L2L3_data_write", 8 0, v0000014e82e331a0_0;  1 drivers
v0000014e82e3dd60_0 .net "O1L2L3_read_address", 11 0, v0000014e82e3b0d0_0;  1 drivers
v0000014e82e3d4a0_0 .net/s "O1L2L3_read_data", 8 0, L_0000014e82dbd050;  1 drivers
v0000014e82e3d5e0_0 .net "O1L2L3_state", 1 0, v0000014e82e34280_0;  1 drivers
v0000014e82e3cf00_0 .net "O1L2L3_wea", 0 0, v0000014e82e33b00_0;  1 drivers
v0000014e82e3dae0_0 .net "O1L2_data", 7 0, L_0000014e82dbce20;  alias, 1 drivers
v0000014e82e3cbe0_0 .var "O1L2_read_addr", 11 0;
v0000014e82e3c780_0 .net "O1L3_data", 7 0, L_0000014e82dbce90;  alias, 1 drivers
v0000014e82e3de00_0 .var "O1L3_read_addr", 11 0;
v0000014e82e3cc80_0 .net "O1_DOG_L1L2_done", 0 0, v0000014e82e337e0_0;  1 drivers
v0000014e82e3d7c0_0 .net "O1_DOG_L2L3_done", 0 0, v0000014e82e33380_0;  alias, 1 drivers
v0000014e82e3d180_0 .net "O1_key_done", 0 0, v0000014e82e3aef0_0;  1 drivers
v0000014e82e3d540_0 .net "O1_keypoint_out", 12 0, v0000014e82e3bad0_0;  alias, 1 drivers
v0000014e82e3c3c0_0 .net "O1key_wea", 0 0, v0000014e82e3b7b0_0;  alias, 1 drivers
v0000014e82e3c500_0 .var "O1key_write_addr", 11 0;
v0000014e82e3dea0_0 .net "clk", 0 0, v0000014e82e40240_0;  1 drivers
v0000014e82e3c640_0 .net "keypoints_done", 0 0, L_0000014e82dbccd0;  alias, 1 drivers
v0000014e82e3d2c0_0 .var "old_O1key_wea", 0 0;
v0000014e82e3c460_0 .net "rst_in", 0 0, v0000014e82e3fd40_0;  1 drivers
v0000014e82e3df40_0 .net "start", 0 0, v0000014e82e3ffc0_0;  1 drivers
E_0000014e82da5190 .event anyedge, v0000014e82e34d20_0, v0000014e82dd7280_0, v0000014e82dd6600_0;
S_0000014e82d171c0 .scope module, "O1L1L2" "xilinx_true_dual_port_read_first_2_clock_ram" 4 84, 5 10 0, S_0000014e82d42760;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_0000014e82d17350 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000014e82d17388 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000014e82d173c0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000014e82d173f8 .param/l "RAM_WIDTH" 0 5 11, +C4<000000000000000000000000000001001>;
v0000014e82dd6a60 .array "BRAM", 0 4095, 8 0;
v0000014e82dd6600_0 .net "addra", 11 0, v0000014e82e33240_0;  alias, 1 drivers
v0000014e82dd6ec0_0 .net "addrb", 11 0, v0000014e82e34140_0;  alias, 1 drivers
v0000014e82dd7640_0 .net "clka", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82dd6740_0 .net "clkb", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82dd6560_0 .net "dina", 8 0, v0000014e82e34a00_0;  alias, 1 drivers
o0000014e82dd9148 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000014e82dd7140_0 .net "dinb", 8 0, o0000014e82dd9148;  0 drivers
v0000014e82dd5d40_0 .net "douta", 8 0, L_0000014e82dbcfe0;  1 drivers
v0000014e82dd5ac0_0 .net "doutb", 8 0, L_0000014e82dbcc60;  alias, 1 drivers
L_0000014e82e430e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82dd6b00_0 .net "ena", 0 0, L_0000014e82e430e0;  1 drivers
L_0000014e82e43128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82dd58e0_0 .net "enb", 0 0, L_0000014e82e43128;  1 drivers
v0000014e82dd6ba0_0 .var/i "idx", 31 0;
v0000014e82dd6ce0_0 .var "ram_data_a", 8 0;
v0000014e82dd6d80_0 .var "ram_data_b", 8 0;
L_0000014e82e43170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82dd6e20_0 .net "regcea", 0 0, L_0000014e82e43170;  1 drivers
L_0000014e82e431b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82dd5980_0 .net "regceb", 0 0, L_0000014e82e431b8;  1 drivers
v0000014e82dd6060_0 .net "rsta", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82dd6f60_0 .net "rstb", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82dd76e0_0 .net "wea", 0 0, v0000014e82e33100_0;  alias, 1 drivers
L_0000014e82e43098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014e82dd6100_0 .net "web", 0 0, L_0000014e82e43098;  1 drivers
S_0000014e82d22050 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0000014e82d171c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000014e82d22050
v0000014e82dd75a0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O1L1L2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000014e82dd75a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000014e82dd75a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000014e82dd75a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000014e82d221e0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_0000014e82d171c0;
 .timescale -9 -12;
v0000014e82dd6920_0 .var/i "ram_index", 31 0;
S_0000014e82d0b6d0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0000014e82d171c0;
 .timescale -9 -12;
L_0000014e82dbcfe0 .functor BUFZ 9, v0000014e82dd69c0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000014e82dbcc60 .functor BUFZ 9, v0000014e82dd5ca0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0000014e82dd69c0_0 .var "douta_reg", 8 0;
v0000014e82dd5ca0_0 .var "doutb_reg", 8 0;
E_0000014e82da51d0 .event posedge, v0000014e82dd7640_0;
S_0000014e82d0b860 .scope module, "O1L2L3" "xilinx_true_dual_port_read_first_2_clock_ram" 4 107, 5 10 0, S_0000014e82d42760;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_0000014e82d17440 .param/str "INIT_FILE" 0 5 14, "\000";
P_0000014e82d17478 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000014e82d174b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000014e82d174e8 .param/l "RAM_WIDTH" 0 5 11, +C4<000000000000000000000000000001001>;
v0000014e82dd7000 .array "BRAM", 0 4095, 8 0;
v0000014e82dd7280_0 .net "addra", 11 0, v0000014e82e34c80_0;  alias, 1 drivers
v0000014e82dd6380_0 .net "addrb", 11 0, v0000014e82e3b0d0_0;  alias, 1 drivers
v0000014e82dd5b60_0 .net "clka", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82dd73c0_0 .net "clkb", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82dd70a0_0 .net "dina", 8 0, v0000014e82e331a0_0;  alias, 1 drivers
o0000014e82dd9838 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000014e82dd6420_0 .net "dinb", 8 0, o0000014e82dd9838;  0 drivers
v0000014e82dd64c0_0 .net "douta", 8 0, L_0000014e82dbcd40;  1 drivers
v0000014e82dd71e0_0 .net "doutb", 8 0, L_0000014e82dbd050;  alias, 1 drivers
L_0000014e82e43248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82dd7320_0 .net "ena", 0 0, L_0000014e82e43248;  1 drivers
L_0000014e82e43290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82daa410_0 .net "enb", 0 0, L_0000014e82e43290;  1 drivers
v0000014e82daaf50_0 .var/i "idx", 31 0;
v0000014e82daaa50_0 .var "ram_data_a", 8 0;
v0000014e82daa0f0_0 .var "ram_data_b", 8 0;
L_0000014e82e432d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82daa190_0 .net "regcea", 0 0, L_0000014e82e432d8;  1 drivers
L_0000014e82e43320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82daa370_0 .net "regceb", 0 0, L_0000014e82e43320;  1 drivers
v0000014e82daa690_0 .net "rsta", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82daa4b0_0 .net "rstb", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82daa5f0_0 .net "wea", 0 0, v0000014e82e33b00_0;  alias, 1 drivers
L_0000014e82e43200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014e82e33ba0_0 .net "web", 0 0, L_0000014e82e43200;  1 drivers
S_0000014e82cbfcc0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0000014e82d0b860;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000014e82cbfcc0
v0000014e82dd6240_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O1L2L3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000014e82dd6240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000014e82dd6240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000014e82dd6240_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000014e82cbfe50 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_0000014e82d0b860;
 .timescale -9 -12;
v0000014e82dd5840_0 .var/i "ram_index", 31 0;
S_0000014e82d2fff0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0000014e82d0b860;
 .timescale -9 -12;
L_0000014e82dbcd40 .functor BUFZ 9, v0000014e82dd62e0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000014e82dbd050 .functor BUFZ 9, v0000014e82dd5a20_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0000014e82dd62e0_0 .var "douta_reg", 8 0;
v0000014e82dd5a20_0 .var "doutb_reg", 8 0;
S_0000014e82d30180 .scope module, "O1_DOG_L1L2" "dog" 4 144, 6 15 0, S_0000014e82d42760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_0000014e82d40130 .param/l "BRAM_LENGTH" 0 6 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_0000014e82d40168 .param/l "DIMENSION" 0 6 15, +C4<00000000000000000000000001000000>;
enum0000014e82d3c770 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v0000014e82e33240_0 .var "address", 11 0;
v0000014e82e34320_0 .net "bram_ready", 0 0, v0000014e82e3ffc0_0;  alias, 1 drivers
v0000014e82e33740_0 .var "busy", 0 0;
v0000014e82e34be0_0 .net "clk", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82e33060_0 .var "counter", 1 0;
v0000014e82e34a00_0 .var/s "data_out", 8 0;
v0000014e82e337e0_0 .var "done", 0 0;
v0000014e82e33c40_0 .var/s "fuzz_sign", 8 0;
v0000014e82e34dc0_0 .net "fuzzier_pix", 7 0, L_0000014e82dbce20;  alias, 1 drivers
v0000014e82e34640_0 .var "old_bram", 0 0;
v0000014e82e34e60_0 .net "rst_in", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82e33880_0 .var/s "sharp_sign", 8 0;
v0000014e82e33ce0_0 .net "sharper_pix", 7 0, L_0000014e82dbcdb0;  alias, 1 drivers
v0000014e82e34500_0 .var/2s "state", 31 0;
v0000014e82e348c0_0 .var "state_num", 1 0;
v0000014e82e33100_0 .var "wea", 0 0;
v0000014e82e33d80_0 .var "write", 0 0;
S_0000014e82ccfa80 .scope module, "O1_DOG_L2L3" "dog" 4 158, 6 15 0, S_0000014e82d42760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_0000014e82d3fdb0 .param/l "BRAM_LENGTH" 0 6 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_0000014e82d3fde8 .param/l "DIMENSION" 0 6 15, +C4<00000000000000000000000001000000>;
enum0000014e82d3cb40 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v0000014e82e34c80_0 .var "address", 11 0;
v0000014e82e34780_0 .net "bram_ready", 0 0, v0000014e82e337e0_0;  alias, 1 drivers
v0000014e82e34d20_0 .var "busy", 0 0;
v0000014e82e34f00_0 .net "clk", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82e33e20_0 .var "counter", 1 0;
v0000014e82e331a0_0 .var/s "data_out", 8 0;
v0000014e82e33380_0 .var "done", 0 0;
v0000014e82e33920_0 .var/s "fuzz_sign", 8 0;
v0000014e82e343c0_0 .net "fuzzier_pix", 7 0, L_0000014e82dbce90;  alias, 1 drivers
v0000014e82e34960_0 .var "old_bram", 0 0;
v0000014e82e345a0_0 .net "rst_in", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82e34820_0 .var/s "sharp_sign", 8 0;
v0000014e82e346e0_0 .net "sharper_pix", 7 0, L_0000014e82dbce20;  alias, 1 drivers
v0000014e82e332e0_0 .var/2s "state", 31 0;
v0000014e82e34280_0 .var "state_num", 1 0;
v0000014e82e33b00_0 .var "wea", 0 0;
v0000014e82e34aa0_0 .var "write", 0 0;
S_0000014e82ccfc10 .scope module, "finder" "check_extrema" 4 180, 7 20 0, S_0000014e82d42760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 1 "key_wea";
    .port_info 3 /OUTPUT 13 "key_out";
    .port_info 4 /INPUT 9 "first_data";
    .port_info 5 /OUTPUT 12 "first_address";
    .port_info 6 /INPUT 9 "second_data";
    .port_info 7 /OUTPUT 12 "second_address";
    .port_info 8 /INPUT 1 "enable";
    .port_info 9 /OUTPUT 6 "x";
    .port_info 10 /OUTPUT 6 "y";
    .port_info 11 /OUTPUT 1 "first_is_extremum";
    .port_info 12 /OUTPUT 1 "second_is_extremum";
    .port_info 13 /OUTPUT 1 "done_checking";
    .port_info 14 /OUTPUT 3 "state_number";
    .port_info 15 /OUTPUT 1 "first_is_min";
    .port_info 16 /OUTPUT 1 "first_is_max";
    .port_info 17 /OUTPUT 1 "second_is_min";
    .port_info 18 /OUTPUT 1 "second_is_max";
    .port_info 19 /OUTPUT 6 "read_x";
    .port_info 20 /OUTPUT 6 "read_y";
    .port_info 21 /OUTPUT 1 "read";
P_0000014e82d6e9a0 .param/l "ABS_CONTRAST_THRESHOLD" 0 7 22, +C4<00000000000000000000000000000100>;
P_0000014e82d6e9d8 .param/l "BIT_DEPTH" 0 7 21, +C4<00000000000000000000000000001001>;
P_0000014e82d6ea10 .param/l "DIMENSION" 0 7 23, +C4<00000000000000000000000001000000>;
enum0000014e82d3cf10 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
enum0000014e82d3cfb0 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4,
   "WRITE_ANOTHER" 5,
   "FINISH_WRITE" 6,
   "WRAP_UP" 7
 ;
v0000014e82e3be90_0 .net "clk", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82e3aef0_0 .var "done_checking", 0 0;
v0000014e82e3adb0_0 .net "enable", 0 0, v0000014e82e33380_0;  alias, 1 drivers
v0000014e82e3b990_0 .net "first_address", 11 0, v0000014e82e34140_0;  alias, 1 drivers
v0000014e82e3a450_0 .var/s "first_bottom", 8 0;
v0000014e82e3a590_0 .var/s "first_bottom_left", 8 0;
v0000014e82e3b030_0 .var/s "first_bottom_right", 8 0;
v0000014e82e3a1d0_0 .net/s "first_data", 8 0, L_0000014e82dbcc60;  alias, 1 drivers
v0000014e82e3bf30_0 .var "first_is_extremum", 0 0;
v0000014e82e3ba30_0 .var "first_is_max", 0 0;
v0000014e82e3a270_0 .var "first_is_min", 0 0;
v0000014e82e3b170_0 .var/s "first_left", 8 0;
v0000014e82e3b210_0 .var/s "first_middle", 8 0;
v0000014e82e3ab30_0 .var/s "first_right", 8 0;
v0000014e82e3bd50_0 .var/s "first_top", 8 0;
v0000014e82e3a950_0 .var/s "first_top_left", 8 0;
v0000014e82e3a8b0_0 .var/s "first_top_right", 8 0;
v0000014e82e3bad0_0 .var "key_out", 12 0;
v0000014e82e3b7b0_0 .var "key_wea", 0 0;
v0000014e82e3a9f0_0 .var/2s "pixel_pos", 31 0;
v0000014e82e3b2b0_0 .var "read", 0 0;
v0000014e82e3abd0_0 .var "read_x", 5 0;
v0000014e82e3bc10_0 .var "read_y", 5 0;
v0000014e82e3bb70_0 .net "reader_busy", 0 0, v0000014e82e340a0_0;  1 drivers
v0000014e82e3b350_0 .net "reader_done", 0 0, v0000014e82e33a60_0;  1 drivers
v0000014e82e3ac70_0 .net "rst_in", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82e3a630_0 .net "second_address", 11 0, v0000014e82e3b0d0_0;  alias, 1 drivers
v0000014e82e3ad10_0 .var/s "second_bottom", 8 0;
v0000014e82e3a090_0 .var/s "second_bottom_left", 8 0;
v0000014e82e3a310_0 .var/s "second_bottom_right", 8 0;
v0000014e82e3ae50_0 .net/s "second_data", 8 0, L_0000014e82dbd050;  alias, 1 drivers
v0000014e82e3b3f0_0 .var "second_is_extremum", 0 0;
v0000014e82e3b490_0 .var "second_is_max", 0 0;
v0000014e82e3a6d0_0 .var "second_is_min", 0 0;
v0000014e82e3bcb0_0 .var/s "second_left", 8 0;
v0000014e82e3b5d0_0 .var/s "second_middle", 8 0;
v0000014e82e3b670_0 .var/s "second_right", 8 0;
v0000014e82e3a810_0 .var/s "second_top", 8 0;
v0000014e82e3a770_0 .var/s "second_top_left", 8 0;
v0000014e82e3b710_0 .var/s "second_top_right", 8 0;
v0000014e82e3b850_0 .var/2s "state", 31 0;
v0000014e82e3a130_0 .var "state_number", 2 0;
v0000014e82e3b8f0_0 .var "x", 5 0;
v0000014e82e3bdf0_0 .var "y", 5 0;
E_0000014e82da5a90/0 .event anyedge, v0000014e82e3a9f0_0, v0000014e82e3b8f0_0, v0000014e82e3bdf0_0, v0000014e82e3b210_0;
E_0000014e82da5a90/1 .event anyedge, v0000014e82e3b170_0, v0000014e82e3ab30_0, v0000014e82e3bd50_0, v0000014e82e3a8b0_0;
E_0000014e82da5a90/2 .event anyedge, v0000014e82e3a950_0, v0000014e82e3a450_0, v0000014e82e3b030_0, v0000014e82e3a590_0;
E_0000014e82da5a90/3 .event anyedge, v0000014e82e3b5d0_0, v0000014e82e3bcb0_0, v0000014e82e3b670_0, v0000014e82e3a810_0;
E_0000014e82da5a90/4 .event anyedge, v0000014e82e3b710_0, v0000014e82e3a770_0, v0000014e82e3ad10_0, v0000014e82e3a310_0;
E_0000014e82da5a90/5 .event anyedge, v0000014e82e3a090_0;
E_0000014e82da5a90 .event/or E_0000014e82da5a90/0, E_0000014e82da5a90/1, E_0000014e82da5a90/2, E_0000014e82da5a90/3, E_0000014e82da5a90/4, E_0000014e82da5a90/5;
E_0000014e82da5690 .event anyedge, v0000014e82e3b850_0;
S_0000014e82e396c0 .scope module, "reader" "read_pixel" 7 186, 7 417 0, S_0000014e82ccfc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 12 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 12 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 6 "x";
    .port_info 8 /INPUT 6 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_0000014e82d411b0 .param/l "BIT_DEPTH" 0 7 418, +C4<00000000000000000000000000001001>;
P_0000014e82d411e8 .param/l "DIMENSION" 0 7 419, +C4<00000000000000000000000001000000>;
enum0000014e82d3f390 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v0000014e82e33ec0_0 .net *"_ivl_0", 31 0, L_0000014e82e409c0;  1 drivers
L_0000014e82e433f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014e82e33600_0 .net *"_ivl_11", 25 0, L_0000014e82e433f8;  1 drivers
v0000014e82e34b40_0 .net *"_ivl_12", 31 0, L_0000014e82e40a60;  1 drivers
L_0000014e82e43368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014e82e33420_0 .net *"_ivl_3", 25 0, L_0000014e82e43368;  1 drivers
L_0000014e82e433b0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000014e82e334c0_0 .net/2u *"_ivl_4", 31 0, L_0000014e82e433b0;  1 drivers
v0000014e82e336a0_0 .net *"_ivl_7", 31 0, L_0000014e82e40ba0;  1 drivers
v0000014e82e33f60_0 .net *"_ivl_8", 31 0, L_0000014e82e3f2a0;  1 drivers
v0000014e82e34000_0 .net "address", 11 0, L_0000014e82e3f480;  1 drivers
v0000014e82e340a0_0 .var "busy", 0 0;
v0000014e82e33560_0 .net "clk", 0 0, v0000014e82e40240_0;  alias, 1 drivers
v0000014e82e339c0_0 .var "counter", 1 0;
v0000014e82e33a60_0 .var "done", 0 0;
v0000014e82e34140_0 .var "first_address", 11 0;
v0000014e82e341e0_0 .net/s "first_data", 8 0, L_0000014e82dbcc60;  alias, 1 drivers
v0000014e82e34460_0 .net "input_ready", 0 0, v0000014e82e3b2b0_0;  1 drivers
v0000014e82e3a3b0_0 .net "rst_in", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
v0000014e82e3b0d0_0 .var "second_address", 11 0;
v0000014e82e3b530_0 .net/s "second_data", 8 0, L_0000014e82dbd050;  alias, 1 drivers
v0000014e82e3aa90_0 .var/2s "state", 31 0;
v0000014e82e3af90_0 .net "x", 5 0, v0000014e82e3abd0_0;  1 drivers
v0000014e82e3a4f0_0 .net "y", 5 0, v0000014e82e3bc10_0;  1 drivers
L_0000014e82e409c0 .concat [ 6 26 0 0], v0000014e82e3bc10_0, L_0000014e82e43368;
L_0000014e82e40ba0 .arith/mult 32, L_0000014e82e409c0, L_0000014e82e433b0;
L_0000014e82e3f2a0 .concat [ 6 26 0 0], v0000014e82e3abd0_0, L_0000014e82e433f8;
L_0000014e82e40a60 .arith/sum 32, L_0000014e82e40ba0, L_0000014e82e3f2a0;
L_0000014e82e3f480 .part L_0000014e82e40a60, 0, 12;
S_0000014e82e39b70 .scope module, "first_bram" "xilinx_single_port_ram_read_first" 3 60, 8 12 0, S_0000014e82dd8e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000014e82d30310 .param/str "INIT_FILE" 0 8 16, "first_test_bram.mem";
P_0000014e82d30348 .param/l "RAM_DEPTH" 0 8 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000014e82d30380 .param/str "RAM_PERFORMANCE" 0 8 15, "HIGH_PERFORMANCE";
P_0000014e82d303b8 .param/l "RAM_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v0000014e82e3c140 .array "BRAM", 0 4095, 7 0;
v0000014e82e3ce60_0 .net "addra", 11 0, v0000014e82e3d220_0;  alias, 1 drivers
v0000014e82e3c960_0 .net "clka", 0 0, v0000014e82e40240_0;  alias, 1 drivers
L_0000014e82e43440 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000014e82e3d680_0 .net "dina", 7 0, L_0000014e82e43440;  1 drivers
v0000014e82e3d360_0 .net "douta", 7 0, L_0000014e82dbcdb0;  alias, 1 drivers
L_0000014e82e434d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82e3ca00_0 .net "ena", 0 0, L_0000014e82e434d0;  1 drivers
v0000014e82e3d400_0 .var "ram_data", 7 0;
L_0000014e82e43518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82e3c0a0_0 .net "regcea", 0 0, L_0000014e82e43518;  1 drivers
v0000014e82e3d720_0 .net "rsta", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
L_0000014e82e43488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014e82e3c5a0_0 .net "wea", 0 0, L_0000014e82e43488;  1 drivers
S_0000014e82e39080 .scope function.vec4.u32, "clogb2" "clogb2" 8 76, 8 76 0, S_0000014e82e39b70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000014e82e39080
v0000014e82e3d0e0_0 .var/i "depth", 31 0;
TD_find_keypts_tb.first_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000014e82e3d0e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000014e82e3d0e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000014e82e3d0e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000014e82e39210 .scope generate, "output_register" "output_register" 8 53, 8 53 0, S_0000014e82e39b70;
 .timescale -9 -12;
L_0000014e82dbcdb0 .functor BUFZ 8, v0000014e82e3cd20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000014e82e3cd20_0 .var "douta_reg", 7 0;
S_0000014e82e39530 .scope generate, "use_init_file" "use_init_file" 8 33, 8 33 0, S_0000014e82e39b70;
 .timescale -9 -12;
S_0000014e82e39850 .scope module, "second_bram" "xilinx_single_port_ram_read_first" 3 76, 8 12 0, S_0000014e82dd8e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000014e82cbffe0 .param/str "INIT_FILE" 0 8 16, "second_test_bram.mem";
P_0000014e82cc0018 .param/l "RAM_DEPTH" 0 8 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000014e82cc0050 .param/str "RAM_PERFORMANCE" 0 8 15, "HIGH_PERFORMANCE";
P_0000014e82cc0088 .param/l "RAM_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v0000014e82e3c820 .array "BRAM", 0 4095, 7 0;
v0000014e82e3db80_0 .net "addra", 11 0, v0000014e82e3cbe0_0;  alias, 1 drivers
v0000014e82e3dc20_0 .net "clka", 0 0, v0000014e82e40240_0;  alias, 1 drivers
L_0000014e82e43560 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000014e82e3dcc0_0 .net "dina", 7 0, L_0000014e82e43560;  1 drivers
v0000014e82e40560_0 .net "douta", 7 0, L_0000014e82dbce20;  alias, 1 drivers
L_0000014e82e435f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82e3fac0_0 .net "ena", 0 0, L_0000014e82e435f0;  1 drivers
v0000014e82e40ec0_0 .var "ram_data", 7 0;
L_0000014e82e43638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82e402e0_0 .net "regcea", 0 0, L_0000014e82e43638;  1 drivers
v0000014e82e404c0_0 .net "rsta", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
L_0000014e82e435a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014e82e40920_0 .net "wea", 0 0, L_0000014e82e435a8;  1 drivers
S_0000014e82e393a0 .scope function.vec4.u32, "clogb2" "clogb2" 8 76, 8 76 0, S_0000014e82e39850;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000014e82e393a0
v0000014e82e3d860_0 .var/i "depth", 31 0;
TD_find_keypts_tb.second_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000014e82e3d860_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000014e82e3d860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000014e82e3d860_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000014e82e399e0 .scope generate, "output_register" "output_register" 8 53, 8 53 0, S_0000014e82e39850;
 .timescale -9 -12;
L_0000014e82dbce20 .functor BUFZ 8, v0000014e82e3d9a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000014e82e3d9a0_0 .var "douta_reg", 7 0;
S_0000014e82e39d00 .scope generate, "use_init_file" "use_init_file" 8 33, 8 33 0, S_0000014e82e39850;
 .timescale -9 -12;
S_0000014e82e39e90 .scope module, "third_bram" "xilinx_single_port_ram_read_first" 3 92, 8 12 0, S_0000014e82dd8e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000014e82d0b9f0 .param/str "INIT_FILE" 0 8 16, "third_test_bram.mem";
P_0000014e82d0ba28 .param/l "RAM_DEPTH" 0 8 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000014e82d0ba60 .param/str "RAM_PERFORMANCE" 0 8 15, "HIGH_PERFORMANCE";
P_0000014e82d0ba98 .param/l "RAM_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v0000014e82e3f8e0 .array "BRAM", 0 4095, 7 0;
v0000014e82e3f3e0_0 .net "addra", 11 0, v0000014e82e3de00_0;  alias, 1 drivers
v0000014e82e401a0_0 .net "clka", 0 0, v0000014e82e40240_0;  alias, 1 drivers
L_0000014e82e43680 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000014e82e3fca0_0 .net "dina", 7 0, L_0000014e82e43680;  1 drivers
v0000014e82e40f60_0 .net "douta", 7 0, L_0000014e82dbce90;  alias, 1 drivers
L_0000014e82e43710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82e3f0c0_0 .net "ena", 0 0, L_0000014e82e43710;  1 drivers
v0000014e82e3f160_0 .var "ram_data", 7 0;
L_0000014e82e43758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014e82e3f840_0 .net "regcea", 0 0, L_0000014e82e43758;  1 drivers
v0000014e82e3f980_0 .net "rsta", 0 0, v0000014e82e3fd40_0;  alias, 1 drivers
L_0000014e82e436c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014e82e3fb60_0 .net "wea", 0 0, L_0000014e82e436c8;  1 drivers
S_0000014e82e418a0 .scope function.vec4.u32, "clogb2" "clogb2" 8 76, 8 76 0, S_0000014e82e39e90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000014e82e418a0
v0000014e82e3f340_0 .var/i "depth", 31 0;
TD_find_keypts_tb.third_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000014e82e3f340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000014e82e3f340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000014e82e3f340_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000014e82e410d0 .scope generate, "output_register" "output_register" 8 53, 8 53 0, S_0000014e82e39e90;
 .timescale -9 -12;
L_0000014e82dbce90 .functor BUFZ 8, v0000014e82e40380_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000014e82e40380_0 .var "douta_reg", 7 0;
S_0000014e82e42200 .scope generate, "use_init_file" "use_init_file" 8 33, 8 33 0, S_0000014e82e39e90;
 .timescale -9 -12;
    .scope S_0000014e82d221e0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e82dd6920_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014e82dd6920_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0000014e82dd6920_0;
    %store/vec4a v0000014e82dd6a60, 4, 0;
    %load/vec4 v0000014e82dd6920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e82dd6920_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000014e82d0b6d0;
T_6 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82dd69c0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82dd5ca0_0, 0, 9;
    %end;
    .thread T_6, $init;
    .scope S_0000014e82d0b6d0;
T_7 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82dd6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000014e82dd69c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000014e82dd6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000014e82dd6ce0_0;
    %assign/vec4 v0000014e82dd69c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014e82d0b6d0;
T_8 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82dd6f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000014e82dd5ca0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000014e82dd5980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000014e82dd6d80_0;
    %assign/vec4 v0000014e82dd5ca0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000014e82d171c0;
T_9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82dd6ce0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82dd6d80_0, 0, 9;
    %end;
    .thread T_9, $init;
    .scope S_0000014e82d171c0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e82dd6ba0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000014e82dd6ba0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_10.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000014e82dd6a60, v0000014e82dd6ba0_0 > {0 0 0};
    %load/vec4 v0000014e82dd6ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e82dd6ba0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0000014e82d171c0;
T_11 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82dd6b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000014e82dd76e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000014e82dd6560_0;
    %load/vec4 v0000014e82dd6600_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e82dd6a60, 0, 4;
T_11.2 ;
    %load/vec4 v0000014e82dd6600_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000014e82dd6a60, 4;
    %assign/vec4 v0000014e82dd6ce0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000014e82d171c0;
T_12 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82dd58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000014e82dd6100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000014e82dd7140_0;
    %load/vec4 v0000014e82dd6ec0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e82dd6a60, 0, 4;
T_12.2 ;
    %load/vec4 v0000014e82dd6ec0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000014e82dd6a60, 4;
    %assign/vec4 v0000014e82dd6d80_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014e82cbfe50;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e82dd5840_0, 0, 32;
T_13.0 ;
    %load/vec4 v0000014e82dd5840_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0000014e82dd5840_0;
    %store/vec4a v0000014e82dd7000, 4, 0;
    %load/vec4 v0000014e82dd5840_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e82dd5840_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0000014e82d2fff0;
T_14 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82dd62e0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82dd5a20_0, 0, 9;
    %end;
    .thread T_14, $init;
    .scope S_0000014e82d2fff0;
T_15 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82daa690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000014e82dd62e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000014e82daa190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000014e82daaa50_0;
    %assign/vec4 v0000014e82dd62e0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000014e82d2fff0;
T_16 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82daa4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000014e82dd5a20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000014e82daa370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000014e82daa0f0_0;
    %assign/vec4 v0000014e82dd5a20_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000014e82d0b860;
T_17 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82daaa50_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000014e82daa0f0_0, 0, 9;
    %end;
    .thread T_17, $init;
    .scope S_0000014e82d0b860;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e82daaf50_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000014e82daaf50_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_18.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000014e82dd7000, v0000014e82daaf50_0 > {0 0 0};
    %load/vec4 v0000014e82daaf50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e82daaf50_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000014e82d0b860;
T_19 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82dd7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000014e82daa5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000014e82dd70a0_0;
    %load/vec4 v0000014e82dd7280_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e82dd7000, 0, 4;
T_19.2 ;
    %load/vec4 v0000014e82dd7280_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000014e82dd7000, 4;
    %assign/vec4 v0000014e82daaa50_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000014e82d0b860;
T_20 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82daa410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000014e82e33ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000014e82dd6420_0;
    %load/vec4 v0000014e82dd6380_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e82dd7000, 0, 4;
T_20.2 ;
    %load/vec4 v0000014e82dd6380_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000014e82dd7000, 4;
    %assign/vec4 v0000014e82daa0f0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000014e82d30180;
T_21 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e34320_0;
    %assign/vec4 v0000014e82e34640_0, 0;
    %load/vec4 v0000014e82e34e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e34500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e348c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e33060_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014e82e33240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e337e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33100_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000014e82e34500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0000014e82e34320_0;
    %load/vec4 v0000014e82e34640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e33740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e337e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e34500_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014e82e348c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014e82e33240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e33060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33100_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e337e0_0, 0;
T_21.7 ;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0000014e82e33060_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000014e82e34500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e33060_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014e82e348c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000014e82e33ce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014e82e33880_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000014e82e34dc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014e82e33c40_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0000014e82e33060_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000014e82e33060_0, 0;
T_21.9 ;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0000014e82e33d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e33d80_0, 0;
    %load/vec4 v0000014e82e33880_0;
    %load/vec4 v0000014e82e33c40_0;
    %sub;
    %assign/vec4 v0000014e82e34a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e33100_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33100_0, 0;
    %load/vec4 v0000014e82e33240_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_21.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014e82e33240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e34500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e348c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e337e0_0, 0;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0000014e82e33240_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000014e82e33240_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e34500_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014e82e348c0_0, 0;
T_21.13 ;
T_21.11 ;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000014e82ccfa80;
T_22 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e34780_0;
    %assign/vec4 v0000014e82e34960_0, 0;
    %load/vec4 v0000014e82e345a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e332e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e34280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e33e20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014e82e34c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e34d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e34aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33b00_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000014e82e332e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.5;
T_22.2 ;
    %load/vec4 v0000014e82e34780_0;
    %load/vec4 v0000014e82e34960_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e34d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33380_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e332e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014e82e34280_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014e82e34c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e33e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33b00_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33380_0, 0;
T_22.7 ;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v0000014e82e33e20_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000014e82e332e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e33e20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014e82e34280_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000014e82e346e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014e82e34820_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000014e82e343c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000014e82e33920_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0000014e82e33e20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000014e82e33e20_0, 0;
T_22.9 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0000014e82e34aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e34aa0_0, 0;
    %load/vec4 v0000014e82e34820_0;
    %load/vec4 v0000014e82e33920_0;
    %sub;
    %assign/vec4 v0000014e82e331a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e33b00_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e34aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33b00_0, 0;
    %load/vec4 v0000014e82e34c80_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_22.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014e82e34c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e332e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e34280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e34d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e33380_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0000014e82e34c80_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000014e82e34c80_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e332e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014e82e34280_0, 0;
T_22.13 ;
T_22.11 ;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000014e82e396c0;
T_23 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3a3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e339c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000014e82e3aa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0000014e82e34460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e3aa90_0, 0;
    %load/vec4 v0000014e82e34000_0;
    %assign/vec4 v0000014e82e34140_0, 0;
    %load/vec4 v0000014e82e34000_0;
    %assign/vec4 v0000014e82e3b0d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e82e339c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e340a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33a60_0, 0;
    %jmp T_23.6;
T_23.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e3aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e33a60_0, 0;
T_23.6 ;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0000014e82e339c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e3aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e33a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e340a0_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0000014e82e339c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000014e82e339c0_0, 0;
T_23.8 ;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000014e82ccfc10;
T_24 ;
Ewait_0 .event/or E_0000014e82da5690, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000014e82e3b850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %jmp T_24.5;
T_24.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014e82e3a130_0, 0, 3;
    %jmp T_24.5;
T_24.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014e82e3a130_0, 0, 3;
    %jmp T_24.5;
T_24.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000014e82e3a130_0, 0, 3;
    %jmp T_24.5;
T_24.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000014e82e3a130_0, 0, 3;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000014e82e3a130_0, 0, 3;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000014e82ccfc10;
T_25 ;
Ewait_1 .event/or E_0000014e82da5a90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000014e82e3a9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %subi 1, 0, 6;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %subi 1, 0, 6;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %subi 1, 0, 6;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %subi 1, 0, 6;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %addi 1, 0, 6;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %addi 1, 0, 6;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %subi 1, 0, 6;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %addi 1, 0, 6;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %subi 1, 0, 6;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %store/vec4 v0000014e82e3abd0_0, 0, 6;
    %load/vec4 v0000014e82e3bdf0_0;
    %store/vec4 v0000014e82e3bc10_0, 0, 6;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3b170_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.25, 5;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3ab30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.24, 22;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3bd50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.23, 21;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a8b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.22, 20;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.21, 19;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a450_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.20, 18;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3b030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.19, 17;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a590_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.18, 16;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.17, 15;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3bcb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.16, 14;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3b670_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.15, 13;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a810_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.14, 12;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3b710_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.13, 11;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.12, 10;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3ad10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.11, 9;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a310_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.10, 8;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3a090_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.10;
    %store/vec4 v0000014e82e3a270_0, 0, 1;
    %load/vec4 v0000014e82e3b170_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.41, 5;
    %load/vec4 v0000014e82e3ab30_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.40, 22;
    %load/vec4 v0000014e82e3bd50_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.39, 21;
    %load/vec4 v0000014e82e3a8b0_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.38, 20;
    %load/vec4 v0000014e82e3a950_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.37, 19;
    %load/vec4 v0000014e82e3a450_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.36, 18;
    %load/vec4 v0000014e82e3b030_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.35, 17;
    %load/vec4 v0000014e82e3a590_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.34, 16;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.33, 15;
    %load/vec4 v0000014e82e3bcb0_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.32, 14;
    %load/vec4 v0000014e82e3b670_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.31, 13;
    %load/vec4 v0000014e82e3a810_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.30, 12;
    %load/vec4 v0000014e82e3b710_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.29, 11;
    %load/vec4 v0000014e82e3a770_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.28, 10;
    %load/vec4 v0000014e82e3ad10_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.27, 9;
    %load/vec4 v0000014e82e3a310_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.26, 8;
    %load/vec4 v0000014e82e3a090_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.26;
    %store/vec4 v0000014e82e3ba30_0, 0, 1;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3bcb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.57, 5;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3b670_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.56, 22;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a810_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.55, 21;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3b710_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.54, 20;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a770_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.53, 19;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3ad10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.52, 18;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a310_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.51, 17;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a090_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.50, 16;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3b210_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.49, 15;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3b170_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.48, 14;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3ab30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.47, 13;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3bd50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.46, 12;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a8b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.45, 11;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.44, 10;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a450_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.43, 9;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3b030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.42, 8;
    %load/vec4 v0000014e82e3b5d0_0;
    %load/vec4 v0000014e82e3a590_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.42;
    %store/vec4 v0000014e82e3a6d0_0, 0, 1;
    %load/vec4 v0000014e82e3bcb0_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.73, 5;
    %load/vec4 v0000014e82e3b670_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.72, 22;
    %load/vec4 v0000014e82e3a810_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.71, 21;
    %load/vec4 v0000014e82e3b710_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.70, 20;
    %load/vec4 v0000014e82e3a770_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.69, 19;
    %load/vec4 v0000014e82e3ad10_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.68, 18;
    %load/vec4 v0000014e82e3a310_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.67, 17;
    %load/vec4 v0000014e82e3a090_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.66, 16;
    %load/vec4 v0000014e82e3b210_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.65, 15;
    %load/vec4 v0000014e82e3b170_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.64, 14;
    %load/vec4 v0000014e82e3ab30_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.63, 13;
    %load/vec4 v0000014e82e3bd50_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.62, 12;
    %load/vec4 v0000014e82e3a8b0_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.61, 11;
    %load/vec4 v0000014e82e3a950_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.60, 10;
    %load/vec4 v0000014e82e3a450_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.59, 9;
    %load/vec4 v0000014e82e3b030_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.58, 8;
    %load/vec4 v0000014e82e3a590_0;
    %load/vec4 v0000014e82e3b5d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.58;
    %store/vec4 v0000014e82e3b490_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000014e82ccfc10;
T_26 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b3f0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000014e82e3b8f0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000014e82e3bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3aef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000014e82e3bad0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000014e82e3b850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %jmp T_26.10;
T_26.2 ;
    %load/vec4 v0000014e82e3adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000014e82e3b8f0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000014e82e3bdf0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3aef0_0, 0;
    %jmp T_26.12;
T_26.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3aef0_0, 0;
T_26.12 ;
    %jmp T_26.10;
T_26.3 ;
    %load/vec4 v0000014e82e3a9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_26.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_26.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_26.22, 6;
    %jmp T_26.23;
T_26.13 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.24, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3bd50_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3a810_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.25;
T_26.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.25 ;
    %jmp T_26.23;
T_26.14 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.26, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3a8b0_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3b710_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.27;
T_26.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.27 ;
    %jmp T_26.23;
T_26.15 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.28, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3ab30_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3b670_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.29;
T_26.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.29 ;
    %jmp T_26.23;
T_26.16 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.30, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3b030_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3a310_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.31;
T_26.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.31 ;
    %jmp T_26.23;
T_26.17 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.32, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3a450_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3ad10_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.33;
T_26.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.33 ;
    %jmp T_26.23;
T_26.18 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.34, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3a590_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3a090_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.35;
T_26.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.35 ;
    %jmp T_26.23;
T_26.19 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.36, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3b170_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3bcb0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.37;
T_26.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.37 ;
    %jmp T_26.23;
T_26.20 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.38, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3a950_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3a770_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.39;
T_26.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.39 ;
    %jmp T_26.23;
T_26.21 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.40, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3b210_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3b5d0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %jmp T_26.41;
T_26.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.41 ;
    %jmp T_26.23;
T_26.22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.23;
T_26.23 ;
    %pop/vec4 1;
    %jmp T_26.10;
T_26.4 ;
    %load/vec4 v0000014e82e3a270_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.44, 8;
    %load/vec4 v0000014e82e3ba30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.44;
    %jmp/0xz  T_26.42, 8;
    %load/vec4 v0000014e82e3b8f0_0;
    %load/vec4 v0000014e82e3bdf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3bad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
    %load/vec4 v0000014e82e3a6d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.47, 8;
    %load/vec4 v0000014e82e3b490_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.47;
    %jmp/0xz  T_26.45, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %jmp T_26.46;
T_26.45 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
T_26.46 ;
    %jmp T_26.43;
T_26.42 ;
    %load/vec4 v0000014e82e3a6d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.50, 8;
    %load/vec4 v0000014e82e3b490_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.50;
    %jmp/0xz  T_26.48, 8;
    %load/vec4 v0000014e82e3b8f0_0;
    %load/vec4 v0000014e82e3bdf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3bad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %jmp T_26.49;
T_26.48 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
T_26.49 ;
T_26.43 ;
    %jmp T_26.10;
T_26.5 ;
    %load/vec4 v0000014e82e3b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.51, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
    %jmp T_26.52;
T_26.51 ;
    %load/vec4 v0000014e82e3b8f0_0;
    %load/vec4 v0000014e82e3bdf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3bad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
T_26.52 ;
    %jmp T_26.10;
T_26.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %jmp T_26.10;
T_26.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b3f0_0, 0;
    %load/vec4 v0000014e82e3b8f0_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_26.53, 5;
    %load/vec4 v0000014e82e3b8f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000014e82e3b8f0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %jmp T_26.54;
T_26.53 ;
    %load/vec4 v0000014e82e3bdf0_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_26.55, 5;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000014e82e3b8f0_0, 0;
    %load/vec4 v0000014e82e3bdf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000014e82e3bdf0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %jmp T_26.56;
T_26.55 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3aef0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000014e82e3bad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
T_26.56 ;
T_26.54 ;
    %jmp T_26.10;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v0000014e82e3a9f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_26.57, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.58, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.59, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.60, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %jmp T_26.62;
T_26.57 ;
    %load/vec4 v0000014e82e3bd50_0;
    %assign/vec4 v0000014e82e3a950_0, 0;
    %load/vec4 v0000014e82e3a450_0;
    %assign/vec4 v0000014e82e3a590_0, 0;
    %load/vec4 v0000014e82e3b210_0;
    %assign/vec4 v0000014e82e3b170_0, 0;
    %load/vec4 v0000014e82e3a8b0_0;
    %assign/vec4 v0000014e82e3bd50_0, 0;
    %load/vec4 v0000014e82e3b030_0;
    %assign/vec4 v0000014e82e3a450_0, 0;
    %load/vec4 v0000014e82e3ab30_0;
    %assign/vec4 v0000014e82e3b210_0, 0;
    %load/vec4 v0000014e82e3a810_0;
    %assign/vec4 v0000014e82e3a770_0, 0;
    %load/vec4 v0000014e82e3ad10_0;
    %assign/vec4 v0000014e82e3a090_0, 0;
    %load/vec4 v0000014e82e3b5d0_0;
    %assign/vec4 v0000014e82e3bcb0_0, 0;
    %load/vec4 v0000014e82e3b710_0;
    %assign/vec4 v0000014e82e3a810_0, 0;
    %load/vec4 v0000014e82e3a310_0;
    %assign/vec4 v0000014e82e3ad10_0, 0;
    %load/vec4 v0000014e82e3b670_0;
    %assign/vec4 v0000014e82e3b5d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.62;
T_26.58 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.63, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3a8b0_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3b710_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.64;
T_26.63 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.64 ;
    %jmp T_26.62;
T_26.59 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.65, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3ab30_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3b670_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
    %jmp T_26.66;
T_26.65 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.66 ;
    %jmp T_26.62;
T_26.60 ;
    %load/vec4 v0000014e82e3b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.67, 8;
    %load/vec4 v0000014e82e3a1d0_0;
    %assign/vec4 v0000014e82e3b030_0, 0;
    %load/vec4 v0000014e82e3ae50_0;
    %assign/vec4 v0000014e82e3a310_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000014e82e3a9f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000014e82e3b850_0, 0;
    %jmp T_26.68;
T_26.67 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e82e3b2b0_0, 0;
T_26.68 ;
    %jmp T_26.62;
T_26.62 ;
    %pop/vec4 1;
    %jmp T_26.10;
T_26.10 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000014e82d42760;
T_27 ;
Ewait_2 .event/or E_0000014e82da5190, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000014e82e3cdc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0000014e82e3c8c0_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0000014e82e3caa0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0000014e82e3d220_0, 0, 12;
    %load/vec4 v0000014e82e3cdc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v0000014e82e3c8c0_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v0000014e82e3caa0_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v0000014e82e3cbe0_0, 0, 12;
    %load/vec4 v0000014e82e3cdc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v0000014e82e3c8c0_0;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v0000014e82e3caa0_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v0000014e82e3de00_0, 0, 12;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000014e82d42760;
T_28 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014e82e3c500_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000014e82e3c3c0_0;
    %assign/vec4 v0000014e82e3d2c0_0, 0;
    %load/vec4 v0000014e82e3d2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v0000014e82e3c3c0_0;
    %inv;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000014e82e3c500_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000014e82e3c500_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000014e82e39530;
T_29 ;
    %vpi_call/w 8 35 "$readmemb", P_0000014e82d30310, v0000014e82e3c140, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0000014e82e39210;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014e82e3cd20_0, 0, 8;
    %end;
    .thread T_30, $init;
    .scope S_0000014e82e39210;
T_31 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014e82e3cd20_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000014e82e3c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000014e82e3d400_0;
    %assign/vec4 v0000014e82e3cd20_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000014e82e39b70;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014e82e3d400_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_0000014e82e39b70;
T_33 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000014e82e3c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000014e82e3d680_0;
    %load/vec4 v0000014e82e3ce60_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e82e3c140, 0, 4;
T_33.2 ;
    %load/vec4 v0000014e82e3ce60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000014e82e3c140, 4;
    %assign/vec4 v0000014e82e3d400_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000014e82e39d00;
T_34 ;
    %vpi_call/w 8 35 "$readmemb", P_0000014e82cbffe0, v0000014e82e3c820, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000014e82e399e0;
T_35 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014e82e3d9a0_0, 0, 8;
    %end;
    .thread T_35, $init;
    .scope S_0000014e82e399e0;
T_36 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e404c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014e82e3d9a0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000014e82e402e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000014e82e40ec0_0;
    %assign/vec4 v0000014e82e3d9a0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000014e82e39850;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014e82e40ec0_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_0000014e82e39850;
T_38 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0000014e82e40920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000014e82e3dcc0_0;
    %load/vec4 v0000014e82e3db80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e82e3c820, 0, 4;
T_38.2 ;
    %load/vec4 v0000014e82e3db80_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000014e82e3c820, 4;
    %assign/vec4 v0000014e82e40ec0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000014e82e42200;
T_39 ;
    %vpi_call/w 8 35 "$readmemb", P_0000014e82d0b9f0, v0000014e82e3f8e0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000014e82e410d0;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014e82e40380_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_0000014e82e410d0;
T_41 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014e82e40380_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000014e82e3f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0000014e82e3f160_0;
    %assign/vec4 v0000014e82e40380_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000014e82e39e90;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014e82e3f160_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0000014e82e39e90;
T_43 ;
    %wait E_0000014e82da51d0;
    %load/vec4 v0000014e82e3f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0000014e82e3fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0000014e82e3fca0_0;
    %load/vec4 v0000014e82e3f3e0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014e82e3f8e0, 0, 4;
T_43.2 ;
    %load/vec4 v0000014e82e3f3e0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000014e82e3f8e0, 4;
    %assign/vec4 v0000014e82e3f160_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000014e82dd8e00;
T_44 ;
    %delay 5000, 0;
    %load/vec4 v0000014e82e40240_0;
    %nor/r;
    %store/vec4 v0000014e82e40240_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0000014e82dd8e00;
T_45 ;
    %vpi_call/w 3 126 "$dumpfile", "find_keypt.vcd" {0 0 0};
    %vpi_call/w 3 127 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014e82dd8e00 {0 0 0};
    %vpi_call/w 3 128 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e82e40240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e82e3fd40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e82e3fd40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e82e3fd40_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000014e82e40420_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e82e3ffc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e82e3ffc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e82e3ffc0_0, 0, 1;
T_45.0 ;
    %load/vec4 v0000014e82e3fc00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_45.1, 8;
    %load/vec4 v0000014e82e407e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %vpi_call/w 3 147 "$display", "DOG ONE DONE" {0 0 0};
T_45.2 ;
    %load/vec4 v0000014e82e40880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %vpi_call/w 3 151 "$display", "Writing  (", v0000014e82e3fa20_0, ", ", v0000014e82e3fa20_0, ") in BRAM ", &PV<v0000014e82e3fa20_0, 0, 1>, ", at address ", v0000014e82e40c40_0 {0 0 0};
    %load/vec4 v0000014e82e40420_0;
    %addi 1, 0, 11;
    %store/vec4 v0000014e82e40420_0, 0, 11;
T_45.4 ;
    %delay 10000, 0;
    %jmp T_45.0;
T_45.1 ;
    %vpi_call/w 3 156 "$display", "found ", v0000014e82e40420_0, " extrema total" {0 0 0};
    %vpi_call/w 3 157 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sim\find_keypoints_tb.sv";
    "hdl\find_keypoints.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram_binary_bram.v";
    "hdl\dog.sv";
    "hdl\check_extrema.sv";
    "hdl\xilinx_single_port_ram_read_first_bram_tester.v";
