# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/b65a" --include "../../../../../../../../../ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ec67/hdl" --include "../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600" --include "../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768" --include "../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480" --include "../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600" \
"mandelbrot_pinout_time_synth.v" \

# Do not sort compile order
nosort
