#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1567800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1567990 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x15582d0 .functor NOT 1, L_0x15ca900, C4<0>, C4<0>, C4<0>;
L_0x15ca6e0 .functor XOR 2, L_0x15ca580, L_0x15ca640, C4<00>, C4<00>;
L_0x15ca7f0 .functor XOR 2, L_0x15ca6e0, L_0x15ca750, C4<00>, C4<00>;
v0x15c05f0_0 .net *"_ivl_10", 1 0, L_0x15ca750;  1 drivers
v0x15c06f0_0 .net *"_ivl_12", 1 0, L_0x15ca7f0;  1 drivers
v0x15c07d0_0 .net *"_ivl_2", 1 0, L_0x15c3910;  1 drivers
v0x15c0890_0 .net *"_ivl_4", 1 0, L_0x15ca580;  1 drivers
v0x15c0970_0 .net *"_ivl_6", 1 0, L_0x15ca640;  1 drivers
v0x15c0aa0_0 .net *"_ivl_8", 1 0, L_0x15ca6e0;  1 drivers
v0x15c0b80_0 .net "a", 0 0, v0x15ba590_0;  1 drivers
v0x15c0c20_0 .net "b", 0 0, v0x15ba630_0;  1 drivers
v0x15c0cc0_0 .net "c", 0 0, v0x15ba6d0_0;  1 drivers
v0x15c0d60_0 .var "clk", 0 0;
v0x15c0e00_0 .net "d", 0 0, v0x15ba810_0;  1 drivers
v0x15c0ea0_0 .net "out_pos_dut", 0 0, L_0x15ca420;  1 drivers
v0x15c0f40_0 .net "out_pos_ref", 0 0, L_0x15c2470;  1 drivers
v0x15c0fe0_0 .net "out_sop_dut", 0 0, L_0x15c76c0;  1 drivers
v0x15c1080_0 .net "out_sop_ref", 0 0, L_0x1594d40;  1 drivers
v0x15c1120_0 .var/2u "stats1", 223 0;
v0x15c11c0_0 .var/2u "strobe", 0 0;
v0x15c1260_0 .net "tb_match", 0 0, L_0x15ca900;  1 drivers
v0x15c1330_0 .net "tb_mismatch", 0 0, L_0x15582d0;  1 drivers
v0x15c13d0_0 .net "wavedrom_enable", 0 0, v0x15baae0_0;  1 drivers
v0x15c14a0_0 .net "wavedrom_title", 511 0, v0x15bab80_0;  1 drivers
L_0x15c3910 .concat [ 1 1 0 0], L_0x15c2470, L_0x1594d40;
L_0x15ca580 .concat [ 1 1 0 0], L_0x15c2470, L_0x1594d40;
L_0x15ca640 .concat [ 1 1 0 0], L_0x15ca420, L_0x15c76c0;
L_0x15ca750 .concat [ 1 1 0 0], L_0x15c2470, L_0x1594d40;
L_0x15ca900 .cmp/eeq 2, L_0x15c3910, L_0x15ca7f0;
S_0x1567b20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1567990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15586b0 .functor AND 1, v0x15ba6d0_0, v0x15ba810_0, C4<1>, C4<1>;
L_0x1558a90 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x1558e70 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15590f0 .functor AND 1, L_0x1558a90, L_0x1558e70, C4<1>, C4<1>;
L_0x15724a0 .functor AND 1, L_0x15590f0, v0x15ba6d0_0, C4<1>, C4<1>;
L_0x1594d40 .functor OR 1, L_0x15586b0, L_0x15724a0, C4<0>, C4<0>;
L_0x15c18f0 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c1960 .functor OR 1, L_0x15c18f0, v0x15ba810_0, C4<0>, C4<0>;
L_0x15c1a70 .functor AND 1, v0x15ba6d0_0, L_0x15c1960, C4<1>, C4<1>;
L_0x15c1b30 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c1c00 .functor OR 1, L_0x15c1b30, v0x15ba630_0, C4<0>, C4<0>;
L_0x15c1c70 .functor AND 1, L_0x15c1a70, L_0x15c1c00, C4<1>, C4<1>;
L_0x15c1df0 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c1e60 .functor OR 1, L_0x15c1df0, v0x15ba810_0, C4<0>, C4<0>;
L_0x15c1d80 .functor AND 1, v0x15ba6d0_0, L_0x15c1e60, C4<1>, C4<1>;
L_0x15c1ff0 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c20f0 .functor OR 1, L_0x15c1ff0, v0x15ba810_0, C4<0>, C4<0>;
L_0x15c21b0 .functor AND 1, L_0x15c1d80, L_0x15c20f0, C4<1>, C4<1>;
L_0x15c2360 .functor XNOR 1, L_0x15c1c70, L_0x15c21b0, C4<0>, C4<0>;
v0x1557c00_0 .net *"_ivl_0", 0 0, L_0x15586b0;  1 drivers
v0x1558000_0 .net *"_ivl_12", 0 0, L_0x15c18f0;  1 drivers
v0x15583e0_0 .net *"_ivl_14", 0 0, L_0x15c1960;  1 drivers
v0x15587c0_0 .net *"_ivl_16", 0 0, L_0x15c1a70;  1 drivers
v0x1558ba0_0 .net *"_ivl_18", 0 0, L_0x15c1b30;  1 drivers
v0x1558f80_0 .net *"_ivl_2", 0 0, L_0x1558a90;  1 drivers
v0x1559200_0 .net *"_ivl_20", 0 0, L_0x15c1c00;  1 drivers
v0x15b8b00_0 .net *"_ivl_24", 0 0, L_0x15c1df0;  1 drivers
v0x15b8be0_0 .net *"_ivl_26", 0 0, L_0x15c1e60;  1 drivers
v0x15b8cc0_0 .net *"_ivl_28", 0 0, L_0x15c1d80;  1 drivers
v0x15b8da0_0 .net *"_ivl_30", 0 0, L_0x15c1ff0;  1 drivers
v0x15b8e80_0 .net *"_ivl_32", 0 0, L_0x15c20f0;  1 drivers
v0x15b8f60_0 .net *"_ivl_36", 0 0, L_0x15c2360;  1 drivers
L_0x7fe78ac77018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15b9020_0 .net *"_ivl_38", 0 0, L_0x7fe78ac77018;  1 drivers
v0x15b9100_0 .net *"_ivl_4", 0 0, L_0x1558e70;  1 drivers
v0x15b91e0_0 .net *"_ivl_6", 0 0, L_0x15590f0;  1 drivers
v0x15b92c0_0 .net *"_ivl_8", 0 0, L_0x15724a0;  1 drivers
v0x15b93a0_0 .net "a", 0 0, v0x15ba590_0;  alias, 1 drivers
v0x15b9460_0 .net "b", 0 0, v0x15ba630_0;  alias, 1 drivers
v0x15b9520_0 .net "c", 0 0, v0x15ba6d0_0;  alias, 1 drivers
v0x15b95e0_0 .net "d", 0 0, v0x15ba810_0;  alias, 1 drivers
v0x15b96a0_0 .net "out_pos", 0 0, L_0x15c2470;  alias, 1 drivers
v0x15b9760_0 .net "out_sop", 0 0, L_0x1594d40;  alias, 1 drivers
v0x15b9820_0 .net "pos0", 0 0, L_0x15c1c70;  1 drivers
v0x15b98e0_0 .net "pos1", 0 0, L_0x15c21b0;  1 drivers
L_0x15c2470 .functor MUXZ 1, L_0x7fe78ac77018, L_0x15c1c70, L_0x15c2360, C4<>;
S_0x15b9a60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1567990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x15ba590_0 .var "a", 0 0;
v0x15ba630_0 .var "b", 0 0;
v0x15ba6d0_0 .var "c", 0 0;
v0x15ba770_0 .net "clk", 0 0, v0x15c0d60_0;  1 drivers
v0x15ba810_0 .var "d", 0 0;
v0x15ba900_0 .var/2u "fail", 0 0;
v0x15ba9a0_0 .var/2u "fail1", 0 0;
v0x15baa40_0 .net "tb_match", 0 0, L_0x15ca900;  alias, 1 drivers
v0x15baae0_0 .var "wavedrom_enable", 0 0;
v0x15bab80_0 .var "wavedrom_title", 511 0;
E_0x1566170/0 .event negedge, v0x15ba770_0;
E_0x1566170/1 .event posedge, v0x15ba770_0;
E_0x1566170 .event/or E_0x1566170/0, E_0x1566170/1;
S_0x15b9d90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x15b9a60;
 .timescale -12 -12;
v0x15b9fd0_0 .var/2s "i", 31 0;
E_0x1566010 .event posedge, v0x15ba770_0;
S_0x15ba0d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x15b9a60;
 .timescale -12 -12;
v0x15ba2d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15ba3b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x15b9a60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15bad60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1567990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15c2620 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c27c0 .functor AND 1, v0x15ba590_0, L_0x15c2620, C4<1>, C4<1>;
L_0x15c28a0 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c2a20 .functor AND 1, L_0x15c27c0, L_0x15c28a0, C4<1>, C4<1>;
L_0x15c2b60 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15c2ce0 .functor AND 1, L_0x15c2a20, L_0x15c2b60, C4<1>, C4<1>;
L_0x15c2e30 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c2fb0 .functor AND 1, L_0x15c2e30, v0x15ba630_0, C4<1>, C4<1>;
L_0x15c30c0 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c3130 .functor AND 1, L_0x15c2fb0, L_0x15c30c0, C4<1>, C4<1>;
L_0x15c32a0 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15c3310 .functor AND 1, L_0x15c3130, L_0x15c32a0, C4<1>, C4<1>;
L_0x15c3440 .functor OR 1, L_0x15c2ce0, L_0x15c3310, C4<0>, C4<0>;
L_0x15c3550 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c33d0 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c3640 .functor AND 1, L_0x15c3550, L_0x15c33d0, C4<1>, C4<1>;
L_0x15c37e0 .functor AND 1, L_0x15c3640, v0x15ba6d0_0, C4<1>, C4<1>;
L_0x15c38a0 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15c39b0 .functor AND 1, L_0x15c37e0, L_0x15c38a0, C4<1>, C4<1>;
L_0x15c3ac0 .functor OR 1, L_0x15c3440, L_0x15c39b0, C4<0>, C4<0>;
L_0x15c3c80 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c3cf0 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c3e20 .functor AND 1, L_0x15c3c80, L_0x15c3cf0, C4<1>, C4<1>;
L_0x15c3f30 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c4070 .functor AND 1, L_0x15c3e20, L_0x15c3f30, C4<1>, C4<1>;
L_0x15c4180 .functor AND 1, L_0x15c4070, v0x15ba810_0, C4<1>, C4<1>;
L_0x15c4320 .functor OR 1, L_0x15c3ac0, L_0x15c4180, C4<0>, C4<0>;
L_0x15c4430 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c4590 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c4600 .functor AND 1, L_0x15c4430, L_0x15c4590, C4<1>, C4<1>;
L_0x15c4810 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c4880 .functor AND 1, L_0x15c4600, L_0x15c4810, C4<1>, C4<1>;
L_0x15c4aa0 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15c4b10 .functor AND 1, L_0x15c4880, L_0x15c4aa0, C4<1>, C4<1>;
L_0x15c4d40 .functor OR 1, L_0x15c4320, L_0x15c4b10, C4<0>, C4<0>;
L_0x15c4e50 .functor AND 1, v0x15ba590_0, v0x15ba630_0, C4<1>, C4<1>;
L_0x15c4ff0 .functor AND 1, L_0x15c4e50, v0x15ba6d0_0, C4<1>, C4<1>;
L_0x15c50b0 .functor AND 1, L_0x15c4ff0, v0x15ba810_0, C4<1>, C4<1>;
L_0x15c4ec0 .functor OR 1, L_0x15c4d40, L_0x15c50b0, C4<0>, C4<0>;
L_0x15c52b0 .functor AND 1, v0x15ba590_0, v0x15ba630_0, C4<1>, C4<1>;
L_0x15c5470 .functor AND 1, L_0x15c52b0, v0x15ba6d0_0, C4<1>, C4<1>;
L_0x15c5530 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15c5700 .functor AND 1, L_0x15c5470, L_0x15c5530, C4<1>, C4<1>;
L_0x15c5810 .functor OR 1, L_0x15c4ec0, L_0x15c5700, C4<0>, C4<0>;
L_0x15c5a90 .functor AND 1, v0x15ba590_0, v0x15ba630_0, C4<1>, C4<1>;
L_0x15c5b00 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c5cf0 .functor AND 1, L_0x15c5a90, L_0x15c5b00, C4<1>, C4<1>;
L_0x15c5e00 .functor AND 1, L_0x15c5cf0, v0x15ba810_0, C4<1>, C4<1>;
L_0x15c6050 .functor OR 1, L_0x15c5810, L_0x15c5e00, C4<0>, C4<0>;
L_0x15c6160 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c6370 .functor AND 1, v0x15ba590_0, L_0x15c6160, C4<1>, C4<1>;
L_0x15c6430 .functor AND 1, L_0x15c6370, v0x15ba6d0_0, C4<1>, C4<1>;
L_0x15c68b0 .functor AND 1, L_0x15c6430, v0x15ba810_0, C4<1>, C4<1>;
L_0x15c6b80 .functor OR 1, L_0x15c6050, L_0x15c68b0, C4<0>, C4<0>;
L_0x15c6e50 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c70d0 .functor AND 1, L_0x15c6e50, v0x15ba630_0, C4<1>, C4<1>;
L_0x15c7360 .functor AND 1, L_0x15c70d0, v0x15ba6d0_0, C4<1>, C4<1>;
L_0x15c7420 .functor AND 1, L_0x15c7360, v0x15ba810_0, C4<1>, C4<1>;
L_0x15c76c0 .functor OR 1, L_0x15c6b80, L_0x15c7420, C4<0>, C4<0>;
L_0x15c7820 .functor NOT 1, v0x15ba590_0, C4<0>, C4<0>, C4<0>;
L_0x15c7a80 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c7af0 .functor OR 1, L_0x15c7820, L_0x15c7a80, C4<0>, C4<0>;
L_0x15c7e00 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c7e70 .functor OR 1, L_0x15c7af0, L_0x15c7e00, C4<0>, C4<0>;
L_0x15c8190 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15c8200 .functor OR 1, L_0x15c7e70, L_0x15c8190, C4<0>, C4<0>;
L_0x15c8530 .functor NOT 1, v0x15ba630_0, C4<0>, C4<0>, C4<0>;
L_0x15c85a0 .functor OR 1, v0x15ba590_0, L_0x15c8530, C4<0>, C4<0>;
L_0x15c8890 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c8900 .functor OR 1, L_0x15c85a0, L_0x15c8890, C4<0>, C4<0>;
L_0x15c8c50 .functor OR 1, L_0x15c8900, v0x15ba810_0, C4<0>, C4<0>;
L_0x15c8d10 .functor AND 1, L_0x15c8200, L_0x15c8c50, C4<1>, C4<1>;
L_0x15c9070 .functor OR 1, v0x15ba590_0, v0x15ba630_0, C4<0>, C4<0>;
L_0x15c90e0 .functor NOT 1, v0x15ba6d0_0, C4<0>, C4<0>, C4<0>;
L_0x15c93b0 .functor OR 1, L_0x15c9070, L_0x15c90e0, C4<0>, C4<0>;
L_0x15c94c0 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15c97a0 .functor OR 1, L_0x15c93b0, L_0x15c94c0, C4<0>, C4<0>;
L_0x15c98b0 .functor AND 1, L_0x15c8d10, L_0x15c97a0, C4<1>, C4<1>;
L_0x15c9c40 .functor OR 1, v0x15ba590_0, v0x15ba630_0, C4<0>, C4<0>;
L_0x15c9cb0 .functor OR 1, L_0x15c9c40, v0x15ba6d0_0, C4<0>, C4<0>;
L_0x15ca000 .functor NOT 1, v0x15ba810_0, C4<0>, C4<0>, C4<0>;
L_0x15ca070 .functor OR 1, L_0x15c9cb0, L_0x15ca000, C4<0>, C4<0>;
L_0x15ca420 .functor AND 1, L_0x15c98b0, L_0x15ca070, C4<1>, C4<1>;
v0x15baf20_0 .net *"_ivl_0", 0 0, L_0x15c2620;  1 drivers
v0x15bb000_0 .net *"_ivl_10", 0 0, L_0x15c2ce0;  1 drivers
v0x15bb0e0_0 .net *"_ivl_100", 0 0, L_0x15c6370;  1 drivers
v0x15bb1d0_0 .net *"_ivl_102", 0 0, L_0x15c6430;  1 drivers
v0x15bb2b0_0 .net *"_ivl_104", 0 0, L_0x15c68b0;  1 drivers
v0x15bb3e0_0 .net *"_ivl_106", 0 0, L_0x15c6b80;  1 drivers
v0x15bb4c0_0 .net *"_ivl_108", 0 0, L_0x15c6e50;  1 drivers
v0x15bb5a0_0 .net *"_ivl_110", 0 0, L_0x15c70d0;  1 drivers
v0x15bb680_0 .net *"_ivl_112", 0 0, L_0x15c7360;  1 drivers
v0x15bb7f0_0 .net *"_ivl_114", 0 0, L_0x15c7420;  1 drivers
v0x15bb8d0_0 .net *"_ivl_118", 0 0, L_0x15c7820;  1 drivers
v0x15bb9b0_0 .net *"_ivl_12", 0 0, L_0x15c2e30;  1 drivers
v0x15bba90_0 .net *"_ivl_120", 0 0, L_0x15c7a80;  1 drivers
v0x15bbb70_0 .net *"_ivl_122", 0 0, L_0x15c7af0;  1 drivers
v0x15bbc50_0 .net *"_ivl_124", 0 0, L_0x15c7e00;  1 drivers
v0x15bbd30_0 .net *"_ivl_126", 0 0, L_0x15c7e70;  1 drivers
v0x15bbe10_0 .net *"_ivl_128", 0 0, L_0x15c8190;  1 drivers
v0x15bc000_0 .net *"_ivl_130", 0 0, L_0x15c8200;  1 drivers
v0x15bc0e0_0 .net *"_ivl_132", 0 0, L_0x15c8530;  1 drivers
v0x15bc1c0_0 .net *"_ivl_134", 0 0, L_0x15c85a0;  1 drivers
v0x15bc2a0_0 .net *"_ivl_136", 0 0, L_0x15c8890;  1 drivers
v0x15bc380_0 .net *"_ivl_138", 0 0, L_0x15c8900;  1 drivers
v0x15bc460_0 .net *"_ivl_14", 0 0, L_0x15c2fb0;  1 drivers
v0x15bc540_0 .net *"_ivl_140", 0 0, L_0x15c8c50;  1 drivers
v0x15bc620_0 .net *"_ivl_142", 0 0, L_0x15c8d10;  1 drivers
v0x15bc700_0 .net *"_ivl_144", 0 0, L_0x15c9070;  1 drivers
v0x15bc7e0_0 .net *"_ivl_146", 0 0, L_0x15c90e0;  1 drivers
v0x15bc8c0_0 .net *"_ivl_148", 0 0, L_0x15c93b0;  1 drivers
v0x15bc9a0_0 .net *"_ivl_150", 0 0, L_0x15c94c0;  1 drivers
v0x15bca80_0 .net *"_ivl_152", 0 0, L_0x15c97a0;  1 drivers
v0x15bcb60_0 .net *"_ivl_154", 0 0, L_0x15c98b0;  1 drivers
v0x15bcc40_0 .net *"_ivl_156", 0 0, L_0x15c9c40;  1 drivers
v0x15bcd20_0 .net *"_ivl_158", 0 0, L_0x15c9cb0;  1 drivers
v0x15bd010_0 .net *"_ivl_16", 0 0, L_0x15c30c0;  1 drivers
v0x15bd0f0_0 .net *"_ivl_160", 0 0, L_0x15ca000;  1 drivers
v0x15bd1d0_0 .net *"_ivl_162", 0 0, L_0x15ca070;  1 drivers
v0x15bd2b0_0 .net *"_ivl_18", 0 0, L_0x15c3130;  1 drivers
v0x15bd390_0 .net *"_ivl_2", 0 0, L_0x15c27c0;  1 drivers
v0x15bd470_0 .net *"_ivl_20", 0 0, L_0x15c32a0;  1 drivers
v0x15bd550_0 .net *"_ivl_22", 0 0, L_0x15c3310;  1 drivers
v0x15bd630_0 .net *"_ivl_24", 0 0, L_0x15c3440;  1 drivers
v0x15bd710_0 .net *"_ivl_26", 0 0, L_0x15c3550;  1 drivers
v0x15bd7f0_0 .net *"_ivl_28", 0 0, L_0x15c33d0;  1 drivers
v0x15bd8d0_0 .net *"_ivl_30", 0 0, L_0x15c3640;  1 drivers
v0x15bd9b0_0 .net *"_ivl_32", 0 0, L_0x15c37e0;  1 drivers
v0x15bda90_0 .net *"_ivl_34", 0 0, L_0x15c38a0;  1 drivers
v0x15bdb70_0 .net *"_ivl_36", 0 0, L_0x15c39b0;  1 drivers
v0x15bdc50_0 .net *"_ivl_38", 0 0, L_0x15c3ac0;  1 drivers
v0x15bdd30_0 .net *"_ivl_4", 0 0, L_0x15c28a0;  1 drivers
v0x15bde10_0 .net *"_ivl_40", 0 0, L_0x15c3c80;  1 drivers
v0x15bdef0_0 .net *"_ivl_42", 0 0, L_0x15c3cf0;  1 drivers
v0x15bdfd0_0 .net *"_ivl_44", 0 0, L_0x15c3e20;  1 drivers
v0x15be0b0_0 .net *"_ivl_46", 0 0, L_0x15c3f30;  1 drivers
v0x15be190_0 .net *"_ivl_48", 0 0, L_0x15c4070;  1 drivers
v0x15be270_0 .net *"_ivl_50", 0 0, L_0x15c4180;  1 drivers
v0x15be350_0 .net *"_ivl_52", 0 0, L_0x15c4320;  1 drivers
v0x15be430_0 .net *"_ivl_54", 0 0, L_0x15c4430;  1 drivers
v0x15be510_0 .net *"_ivl_56", 0 0, L_0x15c4590;  1 drivers
v0x15be5f0_0 .net *"_ivl_58", 0 0, L_0x15c4600;  1 drivers
v0x15be6d0_0 .net *"_ivl_6", 0 0, L_0x15c2a20;  1 drivers
v0x15be7b0_0 .net *"_ivl_60", 0 0, L_0x15c4810;  1 drivers
v0x15be890_0 .net *"_ivl_62", 0 0, L_0x15c4880;  1 drivers
v0x15be970_0 .net *"_ivl_64", 0 0, L_0x15c4aa0;  1 drivers
v0x15bea50_0 .net *"_ivl_66", 0 0, L_0x15c4b10;  1 drivers
v0x15beb30_0 .net *"_ivl_68", 0 0, L_0x15c4d40;  1 drivers
v0x15bf020_0 .net *"_ivl_70", 0 0, L_0x15c4e50;  1 drivers
v0x15bf100_0 .net *"_ivl_72", 0 0, L_0x15c4ff0;  1 drivers
v0x15bf1e0_0 .net *"_ivl_74", 0 0, L_0x15c50b0;  1 drivers
v0x15bf2c0_0 .net *"_ivl_76", 0 0, L_0x15c4ec0;  1 drivers
v0x15bf3a0_0 .net *"_ivl_78", 0 0, L_0x15c52b0;  1 drivers
v0x15bf480_0 .net *"_ivl_8", 0 0, L_0x15c2b60;  1 drivers
v0x15bf560_0 .net *"_ivl_80", 0 0, L_0x15c5470;  1 drivers
v0x15bf640_0 .net *"_ivl_82", 0 0, L_0x15c5530;  1 drivers
v0x15bf720_0 .net *"_ivl_84", 0 0, L_0x15c5700;  1 drivers
v0x15bf800_0 .net *"_ivl_86", 0 0, L_0x15c5810;  1 drivers
v0x15bf8e0_0 .net *"_ivl_88", 0 0, L_0x15c5a90;  1 drivers
v0x15bf9c0_0 .net *"_ivl_90", 0 0, L_0x15c5b00;  1 drivers
v0x15bfaa0_0 .net *"_ivl_92", 0 0, L_0x15c5cf0;  1 drivers
v0x15bfb80_0 .net *"_ivl_94", 0 0, L_0x15c5e00;  1 drivers
v0x15bfc60_0 .net *"_ivl_96", 0 0, L_0x15c6050;  1 drivers
v0x15bfd40_0 .net *"_ivl_98", 0 0, L_0x15c6160;  1 drivers
v0x15bfe20_0 .net "a", 0 0, v0x15ba590_0;  alias, 1 drivers
v0x15bfec0_0 .net "b", 0 0, v0x15ba630_0;  alias, 1 drivers
v0x15bffb0_0 .net "c", 0 0, v0x15ba6d0_0;  alias, 1 drivers
v0x15c00a0_0 .net "d", 0 0, v0x15ba810_0;  alias, 1 drivers
v0x15c0190_0 .net "out_pos", 0 0, L_0x15ca420;  alias, 1 drivers
v0x15c0250_0 .net "out_sop", 0 0, L_0x15c76c0;  alias, 1 drivers
S_0x15c03d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1567990;
 .timescale -12 -12;
E_0x154d9f0 .event anyedge, v0x15c11c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15c11c0_0;
    %nor/r;
    %assign/vec4 v0x15c11c0_0, 0;
    %wait E_0x154d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15b9a60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ba9a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x15b9a60;
T_4 ;
    %wait E_0x1566170;
    %load/vec4 v0x15baa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15ba900_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15b9a60;
T_5 ;
    %wait E_0x1566010;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %wait E_0x1566010;
    %load/vec4 v0x15ba900_0;
    %store/vec4 v0x15ba9a0_0, 0, 1;
    %fork t_1, S_0x15b9d90;
    %jmp t_0;
    .scope S_0x15b9d90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b9fd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15b9fd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1566010;
    %load/vec4 v0x15b9fd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15b9fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15b9fd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x15b9a60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1566170;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15ba810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ba630_0, 0;
    %assign/vec4 v0x15ba590_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x15ba900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x15ba9a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1567990;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c0d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c11c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1567990;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15c0d60_0;
    %inv;
    %store/vec4 v0x15c0d60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1567990;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15ba770_0, v0x15c1330_0, v0x15c0b80_0, v0x15c0c20_0, v0x15c0cc0_0, v0x15c0e00_0, v0x15c1080_0, v0x15c0fe0_0, v0x15c0f40_0, v0x15c0ea0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1567990;
T_9 ;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1567990;
T_10 ;
    %wait E_0x1566170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c1120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c1120_0, 4, 32;
    %load/vec4 v0x15c1260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c1120_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c1120_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c1120_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15c1080_0;
    %load/vec4 v0x15c1080_0;
    %load/vec4 v0x15c0fe0_0;
    %xor;
    %load/vec4 v0x15c1080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c1120_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c1120_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15c0f40_0;
    %load/vec4 v0x15c0f40_0;
    %load/vec4 v0x15c0ea0_0;
    %xor;
    %load/vec4 v0x15c0f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c1120_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15c1120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c1120_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/ece241_2013_q2/iter1/response2/top_module.sv";
