Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Single_Cpu_board'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg484-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o Single_Cpu_board_map.ncd Single_Cpu_board.ngd
Single_Cpu_board.pcf 
Target Device  : xc6slx45
Target Package : csg484
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sat Jun 19 10:31:03 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:
  Number of Slice Registers:                   145 out of  54,576    1%
    Number used as Flip Flops:                 113
    Number used as Latches:                     32
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,285 out of  27,288    4%
    Number used as logic:                    1,233 out of  27,288    4%
      Number using O6 output only:           1,023
      Number using O5 output only:              67
      Number using O5 and O6:                  143
      Number used as ROM:                        0
    Number used as Memory:                      44 out of   6,408    1%
      Number used as Dual Port RAM:             44
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 44
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:      8
      Number with same-slice register load:      0
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   375 out of   6,822    5%
  Number of MUXCYs used:                       208 out of  13,644    1%
  Number of LUT Flip Flop pairs used:        1,290
    Number with an unused Flip Flop:         1,154 out of   1,290   89%
    Number with an unused LUT:                   5 out of   1,290    1%
    Number of fully used LUT-FF pairs:         131 out of   1,290   10%
    Number of unique control sets:               9
    Number of slice register sites lost
      to control set restrictions:              31 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        22 out of     320    6%
    Number of LOCed IOBs:                       21 out of      22   95%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            8 out of      58   13%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  4614 MB
Total REAL time to MAP completion:  1 mins 3 secs 
Total CPU time to MAP completion:   57 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: Segs<7>

WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers14_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers15_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers62/SPO has no load.
INFO:LIT:395 - The above info message is repeated 3 more times for the following
   (max. 5 shown):
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers61/SPO,
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers161/SPO,
   Single_Cpu_real/Stage_2/Stage_2_Register/Mram_registers162/SPO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 22 IOs, 21 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 100 block(s) removed
  10 block(s) optimized away
 100 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<15>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<15>" (ROM) removed.
  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<14>" is unused and has been removed.
   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<14>" (MUX) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<13>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<13>" (MUX) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<12>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<12>" (MUX) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<11>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<11>" (MUX) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<10>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<10>" (MUX) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<9>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<9>" (MUX) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<8>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<8>" (MUX) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<7>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<7>" (MUX) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<6>" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<6>" (MUX) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<5>" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<5>" (MUX) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<4>" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<4>" (MUX) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<3>" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<3>" (MUX) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<2>" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<2>" (MUX) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<1>" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<1>" (MUX) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<0>" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_cy<0>" (MUX) removed.
                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi" is unused and has been removed.
                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi" (ROM) removed.
                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<0>" is unused and has been removed.
                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<0>" (ROM) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi1" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi1" (ROM) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<1>" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<1>" (ROM) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi2" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi2" (ROM) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<2>" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<2>" (ROM) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi3" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi3" (ROM) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<3>" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<3>" (ROM) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi4" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi4" (ROM) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<4>" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<4>" (ROM) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi5" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi5" (ROM) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<5>" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<5>" (ROM) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi6" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi6" (ROM) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<6>" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<6>" (ROM) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi7" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi7" (ROM) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<7>" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<7>" (ROM) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi8" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi8" (ROM) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<8>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<8>" (ROM) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi9" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi9" (ROM) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<9>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<9>" (ROM) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi10" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi10" (ROM) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<10>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<10>" (ROM) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi11" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi11" (ROM) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<11>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<11>" (ROM) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi12" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi12" (ROM) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<12>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<12>" (ROM) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi13" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi13" (ROM) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<13>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<13>" (ROM) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi14" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lutdi14" (ROM) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<14>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_2[31]_alu_data_1[31]_LessT
han_40_o_lut<14>" (ROM) removed.
The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<15>" is unused and has been removed.
 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<15>" (ROM) removed.
  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<14>" is unused and has been removed.
   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<14>" (MUX) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<13>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<13>" (MUX) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<12>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<12>" (MUX) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<11>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<11>" (MUX) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<10>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<10>" (MUX) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<9>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<9>" (MUX) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<8>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<8>" (MUX) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<7>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<7>" (MUX) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<6>" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<6>" (MUX) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<5>" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<5>" (MUX) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<4>" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<4>" (MUX) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<3>" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<3>" (MUX) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<2>" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<2>" (MUX) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<1>" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<1>" (MUX) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<0>" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_cy<0>" (MUX) removed.
                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi" is unused and has been removed.
                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi" (ROM) removed.
                                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<0>" is unused and has been removed.
                                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<0>" (ROM) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi1" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi1" (ROM) removed.
                              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<1>" is unused and has been removed.
                               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<1>" (ROM) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi2" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi2" (ROM) removed.
                            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<2>" is unused and has been removed.
                             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<2>" (ROM) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi3" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi3" (ROM) removed.
                          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<3>" is unused and has been removed.
                           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<3>" (ROM) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi4" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi4" (ROM) removed.
                        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<4>" is unused and has been removed.
                         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<4>" (ROM) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi5" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi5" (ROM) removed.
                      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<5>" is unused and has been removed.
                       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<5>" (ROM) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi6" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi6" (ROM) removed.
                    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<6>" is unused and has been removed.
                     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<6>" (ROM) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi7" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi7" (ROM) removed.
                  The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<7>" is unused and has been removed.
                   Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<7>" (ROM) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi8" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi8" (ROM) removed.
                The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<8>" is unused and has been removed.
                 Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<8>" (ROM) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi9" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi9" (ROM) removed.
              The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<9>" is unused and has been removed.
               Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<9>" (ROM) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi10" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi10" (ROM) removed.
            The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<10>" is unused and has been removed.
             Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<10>" (ROM) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi11" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi11" (ROM) removed.
          The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<11>" is unused and has been removed.
           Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<11>" (ROM) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi12" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi12" (ROM) removed.
        The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<12>" is unused and has been removed.
         Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<12>" (ROM) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi13" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi13" (ROM) removed.
      The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<13>" is unused and has been removed.
       Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<13>" (ROM) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi14" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lutdi14" (ROM) removed.
    The signal
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<14>" is unused and has been removed.
     Unused block
"Single_Cpu_real/Stage_3/Stage_3_Alu/Mcompar_alu_data_1[31]_alu_data_2[31]_LessT
han_42_o_lut<14>" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh1555" is unused and has been
removed.
 Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux__n0322112" (ROM) removed.
  The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux__n032211" is unused and has
been removed.
   Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux__n0322111" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Sh1554" is unused and has been
removed.
 Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux__n0322102" (ROM) removed.
  The signal "Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux__n032210" is unused and has
been removed.
   Unused block "Single_Cpu_real/Stage_3/Stage_3_Alu/Mmux__n0322101" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o17" is unused and has
been removed.
 Unused block "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o17" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o21" is unused and has
been removed.
 Unused block "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o21" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o22" is unused and has
been removed.
 Unused block "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o22" (ROM) removed.
The signal "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o23" is unused and has
been removed.
 Unused block "Single_Cpu_real/Stage_3/branch_zero_AND_2182_o23" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
LUT6 		Single_Cpu_real/Stage_3/Mmux_alu_result114
   optimized to 0
LUT6 		Single_Cpu_real/Stage_3/Mmux_pc_result1131
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Stage_3_Alu/alu_result<0>41
   optimized to 0
LUT4 		Single_Cpu_real/Stage_3/Stage_3_Alu/func[5]_GND_16_o_equal_142_o<5>11
   optimized to 0
LUT3 		Single_Cpu_real/Stage_3/branch_zero_AND_2182_o18
   optimized to 1
LUT6 		Single_Cpu_real/Stage_3/branch_zero_AND_2182_o19
   optimized to 1
LUT5 		Single_Cpu_real/Stage_3/branch_zero_AND_2182_o20
   optimized to 1
LUT6 		Single_Cpu_real/Stage_3/branch_zero_AND_2182_o24
   optimized to 1
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| En<0>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| En<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Reset                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Segs<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segs<7>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Switch<0>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<1>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<2>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<3>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<4>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Switch<5>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
