<root><simulation><result_generated_time />2023-05-17 19:04:04<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 112, 'OX': 112, 'IY': 112, 'IX': 112, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 2048, 'I': 401408, 'O': 802816}<total_data_reuse />{'W': 12544, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [128, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 16)], [('OY', 4)]], [[('K', 2)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 2)], [('K', 4)]], [[('OY', 16)], [('C', 2), ('OY', 4)]], [], []]<O />[[[], [('C', 2)]], [[('K', 2), ('OY', 16)], [('K', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('C', 4), ('OX', 4)], [('C', 4), ('K', 4), ('OX', 28), ('OY', 2)], []]<I />[[('K', 2), ('C', 4), ('OX', 4), ('C', 4), ('K', 4)], [('OX', 28), ('OY', 2)], []]<O />[[('K', 2), ('C', 4), ('OX', 4), ('C', 4)], [('K', 4), ('OX', 28), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [64.0, 4, 56, 1], 'I': [8.0, 8.0, 1.0, 1.0], 'O': [2.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 16384, 16384], 'I': [512, 3670016, 3670016], 'O': [64, 7340032, 7340032], 'O_partial': [64, 0, 0], 'O_final': [0, 7340032, 7340032]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [1.0, 0.11, 0.0], 'O': [0.12, 0.22, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.33, 0.0], 'I': [1.0, 0.33, 0.0], 'O': [0.12, 0.33, 0.0]}<effective_mem_size_bit />{'W': [64, 16384, 16384], 'I': [512, 3670016, 3670016], 'O': [64, 1835008, 7340032], 'O_partial': [64, 0, 0], 'O_final': [0, 1835008, 7340032]}<total_unit_count />{'W': [1024, 16, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [128, 128, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [64.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[458752, 114688], [114688, 2048], [2048, 0]]<I />[[1605632, 401408], [401408, 401408], [401408, 0]]<O />[[(12042240, 12845056), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(12042240, 12845056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[57344, 14336], [1792, 32], [8, 0]]<I />[[200704, 50176], [6272, 6272], [1568, 0]]<O />[[(1505280, 1605632), (100352, 0)], [(0, 12544), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([1505280, 1605632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [100352, 0]), ([0, 12544], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />0</mac_count></basic_info><energy><total_energy />56170016.3<mem_energy_breakdown><W />[24.5, 191.6, 10.7]<I />[85.7, 1243.0, 2088.3]<O />[1124.9, 2486.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />0.0<total />56158584.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7992<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7992<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />35874<latency_cycle_without_data_loading />28672<ideal_computing_cycle />28672<data_loading><load_cycle_total />7202<load_cycle_individual />{'W': [2, 32, 0], 'I': [128, 7168, 0]}<load_cycle_combined />{'W': 32, 'I': 7168}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-28671], [-27745, -26850], [-28672, -28672]], 'I': [[-28671], [-6600, 0], [-28672, -28672]], 'O': [[-28672], [-28448, -14336], [-14336, -25088]]}<mem_stall_cycle_shared />{'W': [[-28671], [-27745, 0], [0, 0]], 'I': [[-28671], [-6600, 0], [0, 0]], 'O': [[-28672], [-28448, -14336], [-14336, -25088]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 16384, 16384], 'I': [512, 3670016, 3670016], 'O': [64, 7340032, 7340032], 'O_partial': [64, 0, 0], 'O_final': [0, 7340032, 7340032]}<data_size_each_level_total />{'W': [1024, 16384, 16384], 'I': [65536, 3670016, 3670016], 'O': [32768, 7340032, 7340032]}<loop_cycles_each_level />{'W': [32, 28672, 28672], 'I': [512, 28672, 28672], 'O': [128, 28672, 28672]}<top_ir_loop_size />{'W': [4, 56, 1], 'I': [4, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [32.0, 0.6], [0.6, 0.6]], 'I': [[8.0, 1.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 0.5], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 32.0], [32.0, 0.6]], 'I': [[8.0, 4.0], [512.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 2.0], [1024.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [32.0, 0.6], [0.6, 0]], 'I': [[8.0, 4.0], [512.0, 128.0], [128.0, 0]], 'O': [[8.0, 0.5], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [800.0, 384.6], [128.6, 256.0]], 'I': [[8.0, 4.0], [800.0, 384.6], [128.6, 256.0]], 'O': [[8.0, 0.5], [800.0, 384.6], [128.6, 256.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28672], [32, 32, 896], [28672, 28672, 1]], 'I': [[1, 1, 28672], [128, 512, 56], [28672, 28672, 1]], 'O': [[1, 1, 28672], [128, 128, 224], [28672, 28672, 1]]}<trans_time_real />{'W': [[0, 1, 28672], [[1, 32, 896], [2, 32, 896]], [[32, 28672, 1], [8, 28672, 1]]], 'I': [[0, 1, 28672], [[8, 512, 56], [128, 512, 56]], [[7168, 28672, 1], [1792, 28672, 1]]], 'O': [[0, 1, 28672], [[1, 128, 224], [64, 128, 224]], [[14336, 28672, 1], [3584, 28672, 1]]]}<single_stall_cycle />{'W': [[-1], [-31, -30], [-28640, -28664]], 'I': [[-1], [-120, 0], [-21504, -26880]], 'O': [[-1], [-127, -64], [-14336, -25088]]}<single_stall_count />{'W': [28671, 895, 0], 'I': [28671, 55, 0], 'O': [28672, 224, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [14336, 0]}, 1: {'W': [1790, 0], 'I': [7040, 0], 'O': [14336, 14336]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-28672, -28672], [-14336, -28672]], 1: [[-19842, -28672], [-14336, -14336]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>