# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Control_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control {C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control/Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:27 on Nov 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control" C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control/Control.v 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 16:42:27 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control {C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control/Control_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:27 on Nov 14,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control" C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control/Control_TB.v 
# -- Compiling module Control_TB
# 
# Top level modules:
# 	Control_TB
# End time: 16:42:27 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  Control_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" Control_TB 
# Start time: 16:42:27 on Nov 14,2019
# Loading work.Control_TB
# Loading work.Control
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control/Control_TB.v(53)
#    Time: 210 ns  Iteration: 0  Instance: /Control_TB
# Break in Module Control_TB at C:/Users/rodri/Documents/GitHub/MIPS/MIPS_CPU/Control/Control_TB.v line 53
# End time: 16:43:04 on Nov 14,2019, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
