#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dc59a387f0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -9;
L_000001dc59a37020 .functor BUFZ 2, v000001dc59a02e40_0, C4<00>, C4<00>, C4<00>;
v000001dc59a344d0_0 .var "clk", 0 0;
v000001dc59a34570_0 .net "pointer", 1 0, L_000001dc59a37020;  1 drivers
v000001dc59a34610_0 .var "pop", 0 0;
v000001dc59a346b0_0 .var "push", 0 0;
v000001dc59a34750_0 .net "read_data", 7 0, v000001dc59a34250_0;  1 drivers
v000001dc59a347f0_0 .var "rst_n", 0 0;
v000001dc59a34890_0 .var "write_data", 7 0;
S_000001dc59a38980 .scope module, "dut" "lab7_7" 2 18, 3 1 0, S_000001dc59a387f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
P_000001dc59a030f0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_000001dc59a03128 .param/l "PTR_WIDTH" 0 3 5, +C4<00000000000000000000000000000010>;
v000001dc59a033d0_0 .net "clock", 0 0, v000001dc59a344d0_0;  1 drivers
v000001dc59a02e40_0 .var "pointer", 1 0;
v000001dc59a38b10_0 .net "pop", 0 0, v000001dc59a34610_0;  1 drivers
v000001dc59a38bb0_0 .net "push", 0 0, v000001dc59a346b0_0;  1 drivers
v000001dc59a34250_0 .var "read_data", 7 0;
v000001dc59a342f0_0 .net "rst_n", 0 0, v000001dc59a347f0_0;  1 drivers
v000001dc59a34390 .array "stack", 3 0, 7 0;
v000001dc59a34430_0 .net "write_data", 7 0, v000001dc59a34890_0;  1 drivers
E_000001dc59a25490/0 .event negedge, v000001dc59a342f0_0;
E_000001dc59a25490/1 .event posedge, v000001dc59a033d0_0;
E_000001dc59a25490 .event/or E_000001dc59a25490/0, E_000001dc59a25490/1;
    .scope S_000001dc59a38980;
T_0 ;
    %wait E_000001dc59a25490;
    %load/vec4 v000001dc59a342f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dc59a02e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dc59a38bb0_0;
    %load/vec4 v000001dc59a38b10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v000001dc59a02e40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001dc59a34390, 4;
    %assign/vec4 v000001dc59a34250_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001dc59a02e40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v000001dc59a34430_0;
    %load/vec4 v000001dc59a02e40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc59a34390, 0, 4;
    %load/vec4 v000001dc59a02e40_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001dc59a02e40_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001dc59a34430_0;
    %load/vec4 v000001dc59a02e40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dc59a34390, 0, 4;
T_0.7 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001dc59a02e40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000001dc59a02e40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001dc59a34390, 4;
    %assign/vec4 v000001dc59a34250_0, 0;
    %load/vec4 v000001dc59a02e40_0;
    %subi 1, 0, 2;
    %assign/vec4 v000001dc59a02e40_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dc59a34250_0, 0;
T_0.9 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dc59a387f0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc59a344d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc59a347f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc59a346b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc59a34610_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc59a347f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc59a346b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc59a34610_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000001dc59a34890_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_000001dc59a387f0;
T_2 ;
    %delay 10, 0;
    %load/vec4 v000001dc59a344d0_0;
    %inv;
    %store/vec4 v000001dc59a344d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dc59a387f0;
T_3 ;
    %delay 220, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001dc59a387f0;
T_4 ;
    %vpi_call 2 67 "$monitor", "clk=%b rst_n=%b push=%b pop=%b write_data=%b read_data=%b pointer=%b", v000001dc59a344d0_0, v000001dc59a347f0_0, v000001dc59a346b0_0, v000001dc59a34610_0, v000001dc59a34890_0, v000001dc59a34750_0, v000001dc59a34570_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001dc59a387f0;
T_5 ;
    %vpi_call 2 72 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "..\testbench.v";
    "..\..\lab7_7.v";
