\hypertarget{union__hw__ftm__outinit}{}\section{\+\_\+hw\+\_\+ftm\+\_\+outinit Union Reference}
\label{union__hw__ftm__outinit}\index{\+\_\+hw\+\_\+ftm\+\_\+outinit@{\+\_\+hw\+\_\+ftm\+\_\+outinit}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+O\+U\+T\+I\+N\+IT -\/ Initial State For Channels Output (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+outinit\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__outinit_aef4f30c1073e0ebb251a5a4f958ad146}{}\label{union__hw__ftm__outinit_aef4f30c1073e0ebb251a5a4f958ad146}

\item 
struct \hyperlink{struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+outinit\+::\+\_\+hw\+\_\+ftm\+\_\+outinit\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__outinit_a54babfcbe86b5feba81b729c688142ba}{}\label{union__hw__ftm__outinit_a54babfcbe86b5feba81b729c688142ba}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+O\+U\+T\+I\+N\+IT -\/ Initial State For Channels Output (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
