xpm_cdc.sv,systemverilog,xil_defaultlib,../../../2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../vga.srcs/sources_1/ip/clk_wiz_0_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../2018.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../vga.srcs/sources_1/ip/clk_wiz_0_1"
clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../vga.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl,incdir="../../../../vga.srcs/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
