// Seed: 3761623359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign {id_3, 1, -1, id_2} = 1 ? 1 : 1'b0 == -1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output supply1 id_2
    , id_7,
    input wire id_3
    , id_8,
    output uwire id_4,
    input uwire id_5
);
  assign id_0 = id_8 >= id_5 ^ -1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
endmodule
