$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Thu Mar 28 05:33:29 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 7 # Op_code [6:0] $end
$var wire 1 $ ALU_output [7] $end
$var wire 1 % ALU_output [6] $end
$var wire 1 & ALU_output [5] $end
$var wire 1 ' ALU_output [4] $end
$var wire 1 ( ALU_output [3] $end
$var wire 1 ) ALU_output [2] $end
$var wire 1 * ALU_output [1] $end
$var wire 1 + ALU_output [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 4 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 5 ALU_output[0]~output_o $end
$var wire 1 6 ALU_output[1]~output_o $end
$var wire 1 7 ALU_output[2]~output_o $end
$var wire 1 8 ALU_output[3]~output_o $end
$var wire 1 9 ALU_output[4]~output_o $end
$var wire 1 : ALU_output[5]~output_o $end
$var wire 1 ; ALU_output[6]~output_o $end
$var wire 1 < ALU_output[7]~output_o $end
$var wire 1 = Op_code[3]~input_o $end
$var wire 1 > Op_code[2]~input_o $end
$var wire 1 ? Op_code[0]~input_o $end
$var wire 1 @ Op_code[1]~input_o $end
$var wire 1 A Mux7~4_combout $end
$var wire 1 B Mux7~3_combout $end
$var wire 1 C B[0]~input_o $end
$var wire 1 D Add0~0_combout $end
$var wire 1 E A[0]~input_o $end
$var wire 1 F Add0~1_combout $end
$var wire 1 G Mux7~2_combout $end
$var wire 1 H Mux7~5_combout $end
$var wire 1 I Mux7~0_combout $end
$var wire 1 J Mux7~1_combout $end
$var wire 1 K Mux7~6_combout $end
$var wire 1 L Op_code[6]~input_o $end
$var wire 1 M Op_code[4]~input_o $end
$var wire 1 N Op_code[5]~input_o $end
$var wire 1 O Mux7~7_combout $end
$var wire 1 P B[1]~input_o $end
$var wire 1 Q A[1]~input_o $end
$var wire 1 R Mux6~1_combout $end
$var wire 1 S Add0~3_combout $end
$var wire 1 T Add0~2 $end
$var wire 1 U Add0~4_combout $end
$var wire 1 V Mux6~2_combout $end
$var wire 1 W Mux6~0_combout $end
$var wire 1 X Mux6~3_combout $end
$var wire 1 Y Mux6~4_combout $end
$var wire 1 Z A[2]~input_o $end
$var wire 1 [ B[2]~input_o $end
$var wire 1 \ Mux5~1_combout $end
$var wire 1 ] Add0~6_combout $end
$var wire 1 ^ Add0~5 $end
$var wire 1 _ Add0~7_combout $end
$var wire 1 ` Mux5~2_combout $end
$var wire 1 a Mux5~0_combout $end
$var wire 1 b Mux5~3_combout $end
$var wire 1 c Mux5~4_combout $end
$var wire 1 d A[3]~input_o $end
$var wire 1 e B[3]~input_o $end
$var wire 1 f Mux4~1_combout $end
$var wire 1 g Add0~9_combout $end
$var wire 1 h Add0~8 $end
$var wire 1 i Add0~10_combout $end
$var wire 1 j Mux4~2_combout $end
$var wire 1 k Mux4~0_combout $end
$var wire 1 l Mux4~3_combout $end
$var wire 1 m Mux4~4_combout $end
$var wire 1 n B[4]~input_o $end
$var wire 1 o Add0~12_combout $end
$var wire 1 p A[4]~input_o $end
$var wire 1 q Add0~11 $end
$var wire 1 r Add0~13_combout $end
$var wire 1 s Mux3~1_combout $end
$var wire 1 t Mux3~2_combout $end
$var wire 1 u Mux3~0_combout $end
$var wire 1 v Mux3~3_combout $end
$var wire 1 w Mux3~4_combout $end
$var wire 1 x A[5]~input_o $end
$var wire 1 y B[5]~input_o $end
$var wire 1 z Mux2~1_combout $end
$var wire 1 { Add0~15_combout $end
$var wire 1 | Add0~14 $end
$var wire 1 } Add0~16_combout $end
$var wire 1 ~ Mux2~2_combout $end
$var wire 1 !! Mux2~0_combout $end
$var wire 1 "! Mux2~3_combout $end
$var wire 1 #! Mux2~4_combout $end
$var wire 1 $! B[6]~input_o $end
$var wire 1 %! A[6]~input_o $end
$var wire 1 &! Mux1~1_combout $end
$var wire 1 '! Add0~18_combout $end
$var wire 1 (! Add0~17 $end
$var wire 1 )! Add0~19_combout $end
$var wire 1 *! Mux1~2_combout $end
$var wire 1 +! Mux1~0_combout $end
$var wire 1 ,! Mux1~3_combout $end
$var wire 1 -! Mux1~4_combout $end
$var wire 1 .! B[7]~input_o $end
$var wire 1 /! Mux0~2_combout $end
$var wire 1 0! Mux0~1_combout $end
$var wire 1 1! A[7]~input_o $end
$var wire 1 2! Add0~21_combout $end
$var wire 1 3! Add0~22_combout $end
$var wire 1 4! Add0~20 $end
$var wire 1 5! Add0~23_combout $end
$var wire 1 6! Mux0~3_combout $end
$var wire 1 7! Mux0~0_combout $end
$var wire 1 8! Mux0~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b10 "
b111 #
1+
1*
0)
0(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
02
z3
z4
15
16
07
08
09
0:
0;
0<
0=
1>
1?
1@
1A
0B
0C
0D
1E
1F
0G
1H
0I
0J
1K
0L
0M
0N
1O
1P
0Q
0R
1S
0T
1U
1V
0W
1X
1Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
$end
#100000
b0 !
b0 "
b11 #
b1 #
b0 #
0E
0P
0>
0@
0?
0F
0S
0/!
0A
0H
0U
0V
0K
0X
0O
0Y
06
05
0+
0*
#260000
b10000 "
b1000 #
b10010 "
b1010 #
1n
1P
1=
1@
10!
1D
1A
1F
1H
1K
1O
15
1+
#280000
b10000000 !
11!
15!
16!
18!
1<
1$
#400000
b10 "
b10 #
b0 "
b0 #
b0 !
0n
0P
0=
0@
01!
00!
0D
0A
05!
08!
0<
06!
0F
0H
0$
0K
0O
05
0+
#520000
b1000 #
b1010 #
1=
1@
10!
1D
1A
1F
1H
1K
1O
15
1+
#540000
b10 !
1Q
1W
1U
1V
1X
1Y
16
1*
#660000
b10 #
b0 #
b0 !
0=
0@
0Q
00!
0D
0A
16!
0W
0U
06!
0F
0V
0H
0X
0K
0Y
0O
05
06
0*
0+
#800000
b100 #
b101 #
b1101 #
b1111 #
1=
1>
1@
1?
10!
1/!
1J
1D
1B
1A
16!
1F
18!
1<
1$
#820000
b1000 "
b1100 "
b11100 "
b11110 "
1n
1e
1[
1P
1v
1l
1b
1X
1w
1m
1c
1Y
16
17
18
19
1'
1(
1)
1*
#940000
b1011 #
b1010 #
b10 #
b0 #
b10110 "
b10010 "
b10 "
b0 "
0=
0>
0@
0?
0n
0e
0[
0P
00!
0/!
0J
0D
0B
0A
06!
0v
0l
0b
0X
08!
0<
0F
0$
0w
0m
0c
0Y
06
07
08
09
0'
0(
0)
0*
#1000000
