{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735906579160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735906579161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 20:16:19 2025 " "Processing started: Fri Jan 03 20:16:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735906579161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735906579161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lanqiaobei_test -c lanqiaobei_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lanqiaobei_test -c lanqiaobei_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735906579161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1735906579410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../rtl/led.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/led.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906579475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906579475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "../rtl/up_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/up_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906579476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906579476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "../rtl/down_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906579479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906579479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/top_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/top_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_mod " "Found entity 1: top_mod" {  } { { "../rtl/top_mod.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/top_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906579481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906579481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/key_debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906579483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906579483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/caseg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/caseg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 caseg_disp " "Found entity 1: caseg_disp" {  } { { "../rtl/caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_disp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906579485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906579485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/caseg_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 caseg_bit " "Found entity 1: caseg_bit" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906579487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906579487 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "down_counter down_counter.v(30) " "Verilog HDL Parameter Declaration warning at down_counter.v(30): Parameter Declaration in module \"down_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/down_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/down_counter.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1735906579489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_mod " "Elaborating entity \"top_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735906579535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:key_debounce_inst_pp " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:key_debounce_inst_pp\"" {  } { { "../rtl/top_mod.v" "key_debounce_inst_pp" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/top_mod.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906579557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(18) " "Verilog HDL assignment warning at key_debounce.v(18): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/key_debounce.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/key_debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579558 "|top_mod|key_debounce:key_debounce_inst_pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter down_counter:down_counter_inst " "Elaborating entity \"down_counter\" for hierarchy \"down_counter:down_counter_inst\"" {  } { { "../rtl/top_mod.v" "down_counter_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/top_mod.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906579567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 down_counter.v(36) " "Verilog HDL assignment warning at down_counter.v(36): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/down_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/down_counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579568 "|top_mod|down_counter:down_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 down_counter.v(40) " "Verilog HDL assignment warning at down_counter.v(40): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/down_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/down_counter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579568 "|top_mod|down_counter:down_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 down_counter.v(41) " "Verilog HDL assignment warning at down_counter.v(41): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/down_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/down_counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579568 "|top_mod|down_counter:down_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 down_counter.v(42) " "Verilog HDL assignment warning at down_counter.v(42): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/down_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/down_counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579568 "|top_mod|down_counter:down_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:led_inst " "Elaborating entity \"led\" for hierarchy \"led:led_inst\"" {  } { { "../rtl/top_mod.v" "led_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/top_mod.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906579580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 led.v(18) " "Verilog HDL assignment warning at led.v(18): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/led.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/led.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579581 "|top_mod|led:led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:up_counter_inst_1 " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:up_counter_inst_1\"" {  } { { "../rtl/top_mod.v" "up_counter_inst_1" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/top_mod.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906579591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 up_counter.v(18) " "Verilog HDL assignment warning at up_counter.v(18): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/up_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/up_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579591 "|top_mod|up_counter:up_counter_inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caseg_bit caseg_bit:caseg_bit_inst " "Elaborating entity \"caseg_bit\" for hierarchy \"caseg_bit:caseg_bit_inst\"" {  } { { "../rtl/top_mod.v" "caseg_bit_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/top_mod.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906579599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_bit.v(27) " "Verilog HDL assignment warning at caseg_bit.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579599 "|top_mod|caseg_bit:caseg_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_bit.v(28) " "Verilog HDL assignment warning at caseg_bit.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579599 "|top_mod|caseg_bit:caseg_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_bit.v(30) " "Verilog HDL assignment warning at caseg_bit.v(30): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579599 "|top_mod|caseg_bit:caseg_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_bit.v(31) " "Verilog HDL assignment warning at caseg_bit.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579599 "|top_mod|caseg_bit:caseg_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_bit.v(33) " "Verilog HDL assignment warning at caseg_bit.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579600 "|top_mod|caseg_bit:caseg_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_bit.v(34) " "Verilog HDL assignment warning at caseg_bit.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579600 "|top_mod|caseg_bit:caseg_bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caseg_disp caseg_disp:caseg_disp_inst " "Elaborating entity \"caseg_disp\" for hierarchy \"caseg_disp:caseg_disp_inst\"" {  } { { "../rtl/top_mod.v" "caseg_disp_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/top_mod.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906579605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 caseg_disp.v(26) " "Verilog HDL assignment warning at caseg_disp.v(26): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_disp.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579606 "|top_mod|caseg_disp:caseg_disp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 caseg_disp.v(44) " "Verilog HDL assignment warning at caseg_disp.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_disp.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579606 "|top_mod|caseg_disp:caseg_disp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 caseg_disp.v(69) " "Verilog HDL assignment warning at caseg_disp.v(69): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_disp.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735906579607 "|top_mod|caseg_disp:caseg_disp_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "caseg_bit:caseg_bit_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"caseg_bit:caseg_bit_inst\|Mod0\"" {  } { { "../rtl/caseg_bit.v" "Mod0" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906579975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "caseg_bit:caseg_bit_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"caseg_bit:caseg_bit_inst\|Div0\"" {  } { { "../rtl/caseg_bit.v" "Div0" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906579975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "caseg_bit:caseg_bit_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"caseg_bit:caseg_bit_inst\|Mod1\"" {  } { { "../rtl/caseg_bit.v" "Mod1" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906579975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "caseg_bit:caseg_bit_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"caseg_bit:caseg_bit_inst\|Div1\"" {  } { { "../rtl/caseg_bit.v" "Div1" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906579975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "caseg_bit:caseg_bit_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"caseg_bit:caseg_bit_inst\|Mod2\"" {  } { { "../rtl/caseg_bit.v" "Mod2" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906579975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "caseg_bit:caseg_bit_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"caseg_bit:caseg_bit_inst\|Div2\"" {  } { { "../rtl/caseg_bit.v" "Div2" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906579975 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1735906579975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "caseg_bit:caseg_bit_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"caseg_bit:caseg_bit_inst\|lpm_divide:Mod0\"" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906580015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "caseg_bit:caseg_bit_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"caseg_bit:caseg_bit_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580016 ""}  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735906580016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906580078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906580078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906580090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906580090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906580104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906580104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906580168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906580168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906580230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906580230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "caseg_bit:caseg_bit_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"caseg_bit:caseg_bit_inst\|lpm_divide:Div0\"" {  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906580239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "caseg_bit:caseg_bit_inst\|lpm_divide:Div0 " "Instantiated megafunction \"caseg_bit:caseg_bit_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735906580239 ""}  } { { "../rtl/caseg_bit.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/caseg_bit.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735906580239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735906580298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735906580298 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/down_counter.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/rtl/down_counter.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1735906580516 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1735906580516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735906580725 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "caseg_bit:caseg_bit_inst\|lpm_divide:Mod0\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"caseg_bit:caseg_bit_inst\|lpm_divide:Mod0\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/alt_u_div_84f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906581089 ""} { "Info" "ISCL_SCL_CELL_NAME" "caseg_bit:caseg_bit_inst\|lpm_divide:Div0\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"caseg_bit:caseg_bit_inst\|lpm_divide:Div0\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_4_result_int\[0\]~10" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/lanqiaobei_15_mocks/prj/db/alt_u_div_84f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906581089 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1735906581089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735906581261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735906581261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "575 " "Implemented 575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735906581345 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735906581345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "553 " "Implemented 553 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735906581345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735906581345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735906581363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 20:16:21 2025 " "Processing ended: Fri Jan 03 20:16:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735906581363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735906581363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735906581363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735906581363 ""}
