
*** Running vivado
    with args -log mac_fifo_axi4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mac_fifo_axi4.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mac_fifo_axi4.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1189.312 ; gain = 173.082 ; free physical = 551 ; free virtual = 16011
INFO: [Synth 8-638] synthesizing module 'mac_fifo_axi4' [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/synth/mac_fifo_axi4.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'mac_fifo_axi4' (27#1) [/users/phpgb/workspace/myFirmware/AIDA/EUDETdummy/work/EUDET_dummy.srcs/sources_1/ip/mac_fifo_axi4/synth/mac_fifo_axi4.vhd:79]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 1403.453 ; gain = 387.223 ; free physical = 329 ; free virtual = 15796
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:36 . Memory (MB): peak = 1403.453 ; gain = 387.223 ; free physical = 329 ; free virtual = 15796
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1533.504 ; gain = 1.000 ; free physical = 305 ; free virtual = 15774
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 304 ; free virtual = 15772
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 304 ; free virtual = 15772
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 304 ; free virtual = 15772
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:56 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 302 ; free virtual = 15770
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:58 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 283 ; free virtual = 15751
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:09 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 273 ; free virtual = 15742
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:09 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 273 ; free virtual = 15742
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:02:10 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 257 ; free virtual = 15725
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:02:10 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 256 ; free virtual = 15724
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:02:10 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 256 ; free virtual = 15724
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 256 ; free virtual = 15724
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 256 ; free virtual = 15724
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 256 ; free virtual = 15724
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 256 ; free virtual = 15724

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     5|
|2     |LUT2     |    18|
|3     |LUT3     |     7|
|4     |LUT4     |    15|
|5     |LUT5     |     3|
|6     |LUT6     |     7|
|7     |RAMB18E1 |     1|
|8     |FDCE     |    33|
|9     |FDPE     |    21|
|10    |FDRE     |    67|
|11    |FDSE     |     6|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1533.504 ; gain = 517.273 ; free physical = 256 ; free virtual = 15724
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1947.672 ; gain = 404.160 ; free physical = 121 ; free virtual = 15426
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:04 . Memory (MB): peak = 1947.672 ; gain = 841.941 ; free physical = 115 ; free virtual = 15427
