Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B56C4253654
	for <lists+qemu-devel@lfdr.de>; Wed, 26 Aug 2020 20:14:03 +0200 (CEST)
Received: from localhost ([::1]:42388 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kAzvu-0005Cb-Qo
	for lists+qemu-devel@lfdr.de; Wed, 26 Aug 2020 14:14:02 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:51706)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1kAzv8-0004kX-2h
 for qemu-devel@nongnu.org; Wed, 26 Aug 2020 14:13:14 -0400
Received: from mail-ot1-x341.google.com ([2607:f8b0:4864:20::341]:35891)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1kAzv4-0005ih-2Y
 for qemu-devel@nongnu.org; Wed, 26 Aug 2020 14:13:13 -0400
Received: by mail-ot1-x341.google.com with SMTP id x24so2284943otp.3
 for <qemu-devel@nongnu.org>; Wed, 26 Aug 2020 11:13:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=mcEB64DEsR6QP9HJnPaP7PjbQjOvXxUngpsgJxfUkfs=;
 b=HdysGc9HqiOwo3OEe42bMWJRtXtOw7drsj8UhBYD+wxeB8WubsDw/giNyHoX56m8RT
 VDse0WVmrWwCir697t/SpilMGgvmXyuxa3Pc/+JuFJIVnsicTZHg7Zw2MmdRn+wK0kA5
 8T4kX4GI+2Nm7dR0GepCMPa6T7HlSqt0r4+t2608HuvMTvArzXrYcrONlubpXQVRusDX
 ktSDJmoZ36xeVRovjo4m8Beti03gIq7KEPhEScs2rMFmgGLbvN92MaXoid1TAYUqkiOO
 vfd+h9qGRiSiw0EGfumDBPEqmU1YMg2bCCJl+g3Dvi716rn1QGKDPOWitg6SQQscZHha
 uPbQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=mcEB64DEsR6QP9HJnPaP7PjbQjOvXxUngpsgJxfUkfs=;
 b=XY4JFEi/Ia9PJMYWmgbzS1HIW633NJd8HsJBeQMmVOPzZb9xfkjFkriXuiYDLgMyhT
 8w7k+RGEsvw6HdlTmvGCVGik/PM7IptWIPxiaI3hdrPZADQXVWlGO/BepdYxKZs4KJZX
 csI6/ZNDLuQeORWnGGGCCx1QINvHO6S9q8d6PrMKwDKHZa/4adqIjGMcW17Hnc3iVDUy
 xKjbI+MpkyY6AxXjvUG2QHO5PZm0phMBiuK77VXUG1KmsqWnv6kp14sxbLv2JnznZkrX
 ue8lKGk5FSIQl7B0KgQSnoHNOQCej08hEew2nCLQwHZNhrYxFBxkeRBDhG+aW+JtsxYq
 F9LA==
X-Gm-Message-State: AOAM5321fRZfhhF22u4iA/JPkj1I5F3Z9kDUwDeuVJRVRc1rudh+Wcyf
 Wr8Vdo0G+45x+rZjpN1FAhnyn2zjtWgIKCUoBeg3yA==
X-Google-Smtp-Source: ABdhPJy55T8ZekqznS1zbjiDN8zTbw8N8ng+slcmukFIX0vt27LLHZuIHfq9boJKeOCpmKmeX83lOCu3SwX9wuQhQPo=
X-Received: by 2002:a9d:3443:: with SMTP id v61mr11310073otb.139.1598465588725; 
 Wed, 26 Aug 2020 11:13:08 -0700 (PDT)
MIME-Version: 1.0
References: <20200817084955.28793-1-frank.chang@sifive.com>
 <CAE_xrPjmrmwVW3YOTXLVuVpvT=mT+gnwKJy+yYjo6t24xC8ZDg@mail.gmail.com>
 <CAKmqyKOU8MUAaiCadAEp4YwArJOpsPRbd_sQmmTDO8g=v-Nw2g@mail.gmail.com>
 <CAE_xrPhcp74tJNqsRzOe++4PboVxEv0O4dEK9yEaK4CWn_VRHQ@mail.gmail.com>
 <CAKmqyKNog9-AQ3cwC1NGe3jhoyt9Vaqxur7OJgF2AGJY3eg2HA@mail.gmail.com>
In-Reply-To: <CAKmqyKNog9-AQ3cwC1NGe3jhoyt9Vaqxur7OJgF2AGJY3eg2HA@mail.gmail.com>
From: Frank Chang <frank.chang@sifive.com>
Date: Thu, 27 Aug 2020 02:12:57 +0800
Message-ID: <CAE_xrPihO4Eu5LV+-Vd9QgcrwRY-4Tu_D3Zp=AQdTfwbhS+ZNQ@mail.gmail.com>
Subject: Re: [RFC v4 00/70] support vector extension v1.0
To: Alistair Francis <alistair23@gmail.com>
Content-Type: multipart/alternative; boundary="0000000000009a26f905adcbc5a8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::341;
 envelope-from=frank.chang@sifive.com; helo=mail-ot1-x341.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -19
X-Spam_score: -2.0
X-Spam_bar: --
X-Spam_report: (-2.0 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, HTML_MESSAGE=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 URI_HEX=0.1 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--0000000000009a26f905adcbc5a8
Content-Type: text/plain; charset="UTF-8"

On Thu, Aug 27, 2020 at 2:03 AM Alistair Francis <alistair23@gmail.com>
wrote:

> On Wed, Aug 26, 2020 at 10:39 AM Frank Chang <frank.chang@sifive.com>
> wrote:
> >
> > On Thu, Aug 27, 2020 at 12:56 AM Alistair Francis <alistair23@gmail.com>
> wrote:
> >>
> >> On Tue, Aug 25, 2020 at 1:29 AM Frank Chang <frank.chang@sifive.com>
> wrote:
> >> >
> >> > On Mon, Aug 17, 2020 at 4:50 PM <frank.chang@sifive.com> wrote:
> >> >>
> >> >> From: Frank Chang <frank.chang@sifive.com>
> >> >>
> >> >> This patchset implements the vector extension v1.0 for RISC-V on
> QEMU.
> >> >>
> >> >> This patchset is sent as RFC because RVV v1.0 is still in draft
> state.
> >> >> v2 patchset was sent for RVV v0.9 and bumped to RVV v1.0 since v3
> patchset.
> >> >>
> >> >> The port is available here:
> >> >> https://github.com/sifive/qemu/tree/rvv-1.0-upstream-v4
> >> >>
> >> >> You can change the cpu argument: vext_spec to v1.0 (i.e.
> vext_spec=v1.0)
> >> >> to run with RVV v1.0 instructions.
> >> >>
> >> >> Note: This patchset depends on two other patchsets listed in Based-on
> >> >>       section below so it might not able to be built unless those two
> >> >>       patchsets are applied.
> >> >>
> >> >> Changelog:
> >> >>
> >> >> v4
> >> >>   * remove explicit float flmul variable in DisasContext.
> >> >>   * replace floating-point calculations with shift operations to
> >> >>     improve performance.
> >> >>   * relax RV_VLEN_MAX to 512-bits.
> >> >>
> >> >> v3
> >> >>   * apply nan-box helpers from Richard Henderson.
> >> >>   * remove fp16 api changes as they are sent independently in another
> >> >>     pathcset by Chih-Min Chao.
> >> >>   * remove all tail elements clear functions as tail elements can
> >> >>     retain unchanged for either VTA set to undisturbed or agnostic.
> >> >>   * add fp16 nan-box check generator function.
> >> >>   * add floating-point rounding mode enum.
> >> >>   * replace flmul arithmetic with shifts to avoid floating-point
> >> >>     conversions.
> >> >>   * add Zvqmac extension.
> >> >>   * replace gdbstub vector register xml files with dynamic generator.
> >> >>   * bumped to RVV v1.0.
> >> >>   * RVV v1.0 related changes:
> >> >>     * add vl<nf>re<eew>.v and vs<nf>r.v vector whole register
> >> >>       load/store instructions
> >> >>     * add vrgatherei16 instruction.
> >> >>     * rearranged bits in vtype to make vlmul bits into a contiguous
> >> >>       field.
> >> >>
> >> >> v2
> >> >>   * drop v0.7.1 support.
> >> >>   * replace invisible return check macros with functions.
> >> >>   * move mark_vs_dirty() to translators.
> >> >>   * add SSTATUS_VS flag for s-mode.
> >> >>   * nan-box scalar fp register for floating-point operations.
> >> >>   * add gdbstub files for vector registers to allow system-mode
> >> >>     debugging with GDB.
> >> >>
> >> >> Based-on: <20200724002807.441147-1-richard.henderson@linaro.org/>
> >> >> Based-on: <
> 1596102747-20226-1-git-send-email-chihmin.chao@sifive.com/>
> >> >>
> >> >> Frank Chang (62):
> >> >>   target/riscv: drop vector 0.7.1 and add 1.0 support
> >> >>   target/riscv: Use FIELD_EX32() to extract wd field
> >> >>   target/riscv: rvv-1.0: introduce writable misa.v field
> >> >>   target/riscv: rvv-1.0: remove rvv related codes from fcsr registers
> >> >>   target/riscv: rvv-1.0: check MSTATUS_VS when accessing vector csr
> >> >>     registers
> >> >>   target/riscv: rvv-1.0: remove MLEN calculations
> >> >>   target/riscv: rvv-1.0: add fractional LMUL
> >> >>   target/riscv: rvv-1.0: add VMA and VTA
> >> >>   target/riscv: rvv-1.0: update check functions
> >> >>   target/riscv: introduce more imm value modes in translator
> functions
> >> >>   target/riscv: rvv:1.0: add translation-time nan-box helper function
> >> >>   target/riscv: rvv-1.0: configure instructions
> >> >>   target/riscv: rvv-1.0: stride load and store instructions
> >> >>   target/riscv: rvv-1.0: index load and store instructions
> >> >>   target/riscv: rvv-1.0: fix address index overflow bug of indexed
> >> >>     load/store insns
> >> >>   target/riscv: rvv-1.0: fault-only-first unit stride load
> >> >>   target/riscv: rvv-1.0: amo operations
> >> >>   target/riscv: rvv-1.0: load/store whole register instructions
> >> >>   target/riscv: rvv-1.0: update vext_max_elems() for load/store insns
> >> >>   target/riscv: rvv-1.0: take fractional LMUL into vector max
> elements
> >> >>     calculation
> >> >>   target/riscv: rvv-1.0: floating-point square-root instruction
> >> >>   target/riscv: rvv-1.0: floating-point classify instructions
> >> >>   target/riscv: rvv-1.0: mask population count instruction
> >> >>   target/riscv: rvv-1.0: find-first-set mask bit instruction
> >> >>   target/riscv: rvv-1.0: set-X-first mask bit instructions
> >> >>   target/riscv: rvv-1.0: iota instruction
> >> >>   target/riscv: rvv-1.0: element index instruction
> >> >>   target/riscv: rvv-1.0: allow load element with sign-extended
> >> >>   target/riscv: rvv-1.0: register gather instructions
> >> >>   target/riscv: rvv-1.0: integer scalar move instructions
> >> >>   target/riscv: rvv-1.0: floating-point move instruction
> >> >>   target/riscv: rvv-1.0: floating-point scalar move instructions
> >> >>   target/riscv: rvv-1.0: whole register move instructions
> >> >>   target/riscv: rvv-1.0: integer extension instructions
> >> >>   target/riscv: rvv-1.0: single-width averaging add and subtract
> >> >>     instructions
> >> >>   target/riscv: rvv-1.0: single-width bit shift instructions
> >> >>   target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow
> >> >>   target/riscv: rvv-1.0: narrowing integer right shift instructions
> >> >>   target/riscv: rvv-1.0: widening integer multiply-add instructions
> >> >>   target/riscv: rvv-1.0: add Zvqmac extension
> >> >>   target/riscv: rvv-1.0: quad-widening integer multiply-add
> instructions
> >> >>   target/riscv: rvv-1.0: single-width saturating add and subtract
> >> >>     instructions
> >> >>   target/riscv: rvv-1.0: integer comparison instructions
> >> >>   target/riscv: use softfloat lib float16 comparison functions
> >> >>   target/riscv: rvv-1.0: floating-point compare instructions
> >> >>   target/riscv: rvv-1.0: mask-register logical instructions
> >> >>   target/riscv: rvv-1.0: slide instructions
> >> >>   target/riscv: rvv-1.0: floating-point slide instructions
> >> >>   target/riscv: rvv-1.0: narrowing fixed-point clip instructions
> >> >>   target/riscv: rvv-1.0: single-width floating-point reduction
> >> >>   target/riscv: rvv-1.0: widening floating-point reduction
> instructions
> >> >>   target/riscv: rvv-1.0: single-width scaling shift instructions
> >> >>   target/riscv: rvv-1.0: remove widening saturating scaled
> multiply-add
> >> >>   target/riscv: rvv-1.0: remove vmford.vv and vmford.vf
> >> >>   target/riscv: rvv-1.0: remove integer extract instruction
> >> >>   target/riscv: rvv-1.0: floating-point min/max instructions
> >> >>   target/riscv: introduce floating-point rounding mode enum
> >> >>   target/riscv: rvv-1.0: floating-point/integer type-convert
> >> >>     instructions
> >> >>   target/riscv: rvv-1.0: widening floating-point/integer type-convert
> >> >>   target/riscv: add "set round to odd" rounding mode helper function
> >> >>   target/riscv: rvv-1.0: narrowing floating-point/integer
> type-convert
> >> >>   target/riscv: rvv-1.0: relax RV_VLEN_MAX to 512-bits
> >> >>
> >> >> Greentime Hu (2):
> >> >>   target/riscv: rvv-1.0: add vlenb register
> >> >>   target/riscv: gdb: support vector registers for rv32
> >> >>
> >> >> Hsiangkai Wang (2):
> >> >>   target/riscv: gdb: modify gdb csr xml file to align with csr
> register
> >> >>     map
> >> >>   target/riscv: gdb: support vector registers for rv64
> >> >>
> >> >> LIU Zhiwei (4):
> >> >>   target/riscv: rvv-1.0: add mstatus VS field
> >> >>   target/riscv: rvv-1.0: add sstatus VS field
> >> >>   target/riscv: rvv-1.0: add translation-time vector context status
> >> >>   target/riscv: rvv-1.0: add vcsr register
> >> >>
> >> >>  gdb-xml/riscv-32bit-csr.xml             |   18 +-
> >> >>  gdb-xml/riscv-64bit-csr.xml             |   18 +-
> >> >>  target/riscv/cpu.c                      |   12 +-
> >> >>  target/riscv/cpu.h                      |   97 +-
> >> >>  target/riscv/cpu_bits.h                 |   10 +
> >> >>  target/riscv/cpu_helper.c               |   16 +-
> >> >>  target/riscv/csr.c                      |   73 +-
> >> >>  target/riscv/fpu_helper.c               |   17 +-
> >> >>  target/riscv/gdbstub.c                  |  126 +-
> >> >>  target/riscv/helper.h                   |  523 ++--
> >> >>  target/riscv/insn32-64.decode           |   18 +-
> >> >>  target/riscv/insn32.decode              |  295 +-
> >> >>  target/riscv/insn_trans/trans_rvv.inc.c | 2366 ++++++++++------
> >> >>  target/riscv/internals.h                |   19 +-
> >> >>  target/riscv/translate.c                |   68 +-
> >> >>  target/riscv/vector_helper.c            | 3269
> +++++++++++------------
> >> >>  16 files changed, 4051 insertions(+), 2894 deletions(-)
> >> >>
> >> >> --
> >> >> 2.17.1
> >> >>
> >> >
> >> > ping~
> >>
> >> I wasn't really following too closely, but didn't Richard give comments?
> >>
> >> Alistair
> >
> >
> > Yeah, they were given in v3 patchset and I've made the changes
> > based on Richard's comments in this v4 patchset.
>
> Ah ok. I missed that while I was on holidays.
>
> Did you want to wait until the v1.0 spec is released or have the draft
> extensions merged?
>
> Alistair
>
> >
> > Frank Chang
>

I'm okay to wait until v1.0 spec. is released as I'm just sending
RFC patchset for now. As far as I know there are still couple of
instructions not implemented for RVV v1.0 yet (e.g. *vfrsqrt7.v*
and *vfrece7.v*). Not sure what else is going to be changed before
v1.0 spec. is ratified.

However, it would still be nice if someone can take a look of current
patches so it might speed up the process to get these patches merged
into mainline once v1.0 spec. is released.

Thanks,
Frank Chang

--0000000000009a26f905adcbc5a8
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><div dir=3D"ltr">On Thu, Aug 27, 2020 at 2:03 AM Alistair =
Francis &lt;<a href=3D"mailto:alistair23@gmail.com">alistair23@gmail.com</a=
>&gt; wrote:<br></div><div class=3D"gmail_quote"><blockquote class=3D"gmail=
_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204=
,204);padding-left:1ex">On Wed, Aug 26, 2020 at 10:39 AM Frank Chang &lt;<a=
 href=3D"mailto:frank.chang@sifive.com" target=3D"_blank">frank.chang@sifiv=
e.com</a>&gt; wrote:<br>
&gt;<br>
&gt; On Thu, Aug 27, 2020 at 12:56 AM Alistair Francis &lt;<a href=3D"mailt=
o:alistair23@gmail.com" target=3D"_blank">alistair23@gmail.com</a>&gt; wrot=
e:<br>
&gt;&gt;<br>
&gt;&gt; On Tue, Aug 25, 2020 at 1:29 AM Frank Chang &lt;<a href=3D"mailto:=
frank.chang@sifive.com" target=3D"_blank">frank.chang@sifive.com</a>&gt; wr=
ote:<br>
&gt;&gt; &gt;<br>
&gt;&gt; &gt; On Mon, Aug 17, 2020 at 4:50 PM &lt;<a href=3D"mailto:frank.c=
hang@sifive.com" target=3D"_blank">frank.chang@sifive.com</a>&gt; wrote:<br=
>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; From: Frank Chang &lt;<a href=3D"mailto:frank.chang@sifiv=
e.com" target=3D"_blank">frank.chang@sifive.com</a>&gt;<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; This patchset implements the vector extension v1.0 for RI=
SC-V on QEMU.<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; This patchset is sent as RFC because RVV v1.0 is still in=
 draft state.<br>
&gt;&gt; &gt;&gt; v2 patchset was sent for RVV v0.9 and bumped to RVV v1.0 =
since v3 patchset.<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; The port is available here:<br>
&gt;&gt; &gt;&gt; <a href=3D"https://github.com/sifive/qemu/tree/rvv-1.0-up=
stream-v4" rel=3D"noreferrer" target=3D"_blank">https://github.com/sifive/q=
emu/tree/rvv-1.0-upstream-v4</a><br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; You can change the cpu argument: vext_spec to v1.0 (i.e. =
vext_spec=3Dv1.0)<br>
&gt;&gt; &gt;&gt; to run with RVV v1.0 instructions.<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; Note: This patchset depends on two other patchsets listed=
 in Based-on<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0section below so it might not a=
ble to be built unless those two<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0patchsets are applied.<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; Changelog:<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; v4<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* remove explicit float flmul variable in Dis=
asContext.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* replace floating-point calculations with sh=
ift operations to<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0improve performance.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* relax RV_VLEN_MAX to 512-bits.<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; v3<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* apply nan-box helpers from Richard Henderso=
n.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* remove fp16 api changes as they are sent in=
dependently in another<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0pathcset by Chih-Min Chao.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* remove all tail elements clear functions as=
 tail elements can<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0retain unchanged for either VTA set to=
 undisturbed or agnostic.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* add fp16 nan-box check generator function.<=
br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* add floating-point rounding mode enum.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* replace flmul arithmetic with shifts to avo=
id floating-point<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0conversions.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* add Zvqmac extension.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* replace gdbstub vector register xml files w=
ith dynamic generator.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* bumped to RVV v1.0.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* RVV v1.0 related changes:<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0* add vl&lt;nf&gt;re&lt;eew&gt;.v and =
vs&lt;nf&gt;r.v vector whole register<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0load/store instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0* add vrgatherei16 instruction.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0* rearranged bits in vtype to make vlm=
ul bits into a contiguous<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0field.<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; v2<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* drop v0.7.1 support.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* replace invisible return check macros with =
functions.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* move mark_vs_dirty() to translators.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* add SSTATUS_VS flag for s-mode.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* nan-box scalar fp register for floating-poi=
nt operations.<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0* add gdbstub files for vector registers to a=
llow system-mode<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0debugging with GDB.<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; Based-on: &lt;<a href=3D"http://20200724002807.441147-1-r=
ichard.henderson@linaro.org/" rel=3D"noreferrer" target=3D"_blank">20200724=
002807.441147-1-richard.henderson@linaro.org/</a>&gt;<br>
&gt;&gt; &gt;&gt; Based-on: &lt;<a href=3D"http://1596102747-20226-1-git-se=
nd-email-chihmin.chao@sifive.com/" rel=3D"noreferrer" target=3D"_blank">159=
6102747-20226-1-git-send-email-chihmin.chao@sifive.com/</a>&gt;<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; Frank Chang (62):<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: drop vector 0.7.1 and add 1.0 s=
upport<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: Use FIELD_EX32() to extract wd =
field<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: introduce writable mis=
a.v field<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: remove rvv related cod=
es from fcsr registers<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: check MSTATUS_VS when =
accessing vector csr<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0registers<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: remove MLEN calculatio=
ns<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add fractional LMUL<br=
>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add VMA and VTA<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: update check functions=
<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: introduce more imm value modes =
in translator functions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv:1.0: add translation-time n=
an-box helper function<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: configure instructions=
<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: stride load and store =
instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: index load and store i=
nstructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: fix address index over=
flow bug of indexed<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0load/store insns<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: fault-only-first unit =
stride load<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: amo operations<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: load/store whole regis=
ter instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: update vext_max_elems(=
) for load/store insns<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: take fractional LMUL i=
nto vector max elements<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0calculation<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point square-=
root instruction<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point classif=
y instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: mask population count =
instruction<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: find-first-set mask bi=
t instruction<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: set-X-first mask bit i=
nstructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: iota instruction<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: element index instruct=
ion<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: allow load element wit=
h sign-extended<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: register gather instru=
ctions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: integer scalar move in=
structions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point move in=
struction<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point scalar =
move instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: whole register move in=
structions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: integer extension inst=
ructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: single-width averaging=
 add and subtract<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: single-width bit shift=
 instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: integer add-with-carry=
/subtract-with-borrow<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: narrowing integer righ=
t shift instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: widening integer multi=
ply-add instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add Zvqmac extension<b=
r>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: quad-widening integer =
multiply-add instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: single-width saturatin=
g add and subtract<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: integer comparison ins=
tructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: use softfloat lib float16 compa=
rison functions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point compare=
 instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: mask-register logical =
instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: slide instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point slide i=
nstructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: narrowing fixed-point =
clip instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: single-width floating-=
point reduction<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: widening floating-poin=
t reduction instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: single-width scaling s=
hift instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: remove widening satura=
ting scaled multiply-add<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: remove vmford.vv and v=
mford.vf<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: remove integer extract=
 instruction<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point min/max=
 instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: introduce floating-point roundi=
ng mode enum<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: floating-point/integer=
 type-convert<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0instructions<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: widening floating-poin=
t/integer type-convert<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: add &quot;set round to odd&quot=
; rounding mode helper function<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: narrowing floating-poi=
nt/integer type-convert<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: relax RV_VLEN_MAX to 5=
12-bits<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; Greentime Hu (2):<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add vlenb register<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: gdb: support vector registers f=
or rv32<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; Hsiangkai Wang (2):<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: gdb: modify gdb csr xml file to=
 align with csr register<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0 =C2=A0map<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: gdb: support vector registers f=
or rv64<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; LIU Zhiwei (4):<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add mstatus VS field<b=
r>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add sstatus VS field<b=
r>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add translation-time v=
ector context status<br>
&gt;&gt; &gt;&gt;=C2=A0 =C2=A0target/riscv: rvv-1.0: add vcsr register<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt;=C2=A0 gdb-xml/riscv-32bit-csr.xml=C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0|=C2=A0 =C2=A018 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 gdb-xml/riscv-64bit-csr.xml=C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0|=C2=A0 =C2=A018 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/cpu.c=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0 =C2=A012 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/cpu.h=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0 =C2=A097 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/cpu_bits.h=C2=A0 =C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0|=C2=A0 =C2=A010 +<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/cpu_helper.c=C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0|=C2=A0 =C2=A016 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/csr.c=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0 =C2=A073 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/fpu_helper.c=C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0|=C2=A0 =C2=A017 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/gdbstub.c=C2=A0 =C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0 126 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/helper.h=C2=A0 =C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0|=C2=A0 523 ++--<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/insn32-64.decode=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0|=C2=A0 =C2=A018 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/insn32.decode=C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0 295 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/insn_trans/trans_rvv.inc.c | 2366 ++++=
++++++------<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/internals.h=C2=A0 =C2=A0 =C2=A0 =C2=A0=
 =C2=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0 =C2=A019 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/translate.c=C2=A0 =C2=A0 =C2=A0 =C2=A0=
 =C2=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0 =C2=A068 +-<br>
&gt;&gt; &gt;&gt;=C2=A0 target/riscv/vector_helper.c=C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 | 3269 +++++++++++------------<br>
&gt;&gt; &gt;&gt;=C2=A0 16 files changed, 4051 insertions(+), 2894 deletion=
s(-)<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;&gt; --<br>
&gt;&gt; &gt;&gt; 2.17.1<br>
&gt;&gt; &gt;&gt;<br>
&gt;&gt; &gt;<br>
&gt;&gt; &gt; ping~<br>
&gt;&gt;<br>
&gt;&gt; I wasn&#39;t really following too closely, but didn&#39;t Richard =
give comments?<br>
&gt;&gt;<br>
&gt;&gt; Alistair<br>
&gt;<br>
&gt;<br>
&gt; Yeah, they were given in v3 patchset and I&#39;ve made the changes<br>
&gt; based on Richard&#39;s comments in this v4 patchset.<br>
<br>
Ah ok. I missed that while I was on holidays.<br>
<br>
Did you want to wait until the v1.0 spec is released or have the draft<br>
extensions merged?<br>
<br>
Alistair<br>
<br>
&gt;<br>
&gt; Frank Chang<br></blockquote><div><br></div><div>I&#39;m okay to wait u=
ntil v1.0 spec. is released as I&#39;m just sending</div><div>RFC patchset =
for now. As far as I know there are still couple of</div><div>instructions =
not implemented for RVV v1.0 yet (e.g. <i>vfrsqrt7.v</i></div><div>and <i>v=
frece7.v</i>). Not sure what else is going to be changed before</div><div>v=
1.0 spec. is ratified.</div><div><br></div><div>However, it would still be =
nice if someone can take a look of current</div><div>patches so it might sp=
eed up the process to get these patches merged</div><div>into mainline once=
 v1.0 spec. is released.</div><div><br></div><div>Thanks,</div><div>Frank C=
hang</div></div></div>

--0000000000009a26f905adcbc5a8--

