Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Dec 31 17:28:06 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 254 register/latch pins with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MMU_0/ack_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 553 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 121 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 14 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.433      -84.612                     20                 2492       -3.337      -58.897                     24                 2492        7.000        0.000                       0                  1157  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
clk_uart              {0.000 45.211}       90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.000        0.000                      0                 2272       -0.800       -1.415                      4                 2272       48.870        0.000                       0                  1062  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  
clk_uart                   86.833        0.000                      0                  150        0.184        0.000                      0                  150       44.711        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_uart                 -4.433      -84.612                     20                   20       -3.337      -57.482                     20                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       39.840        0.000                      0                   70        0.281        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.800ns,  Total Violation       -1.415ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 EX_to_MEM_0/funct_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[19]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.702ns  (logic 1.126ns (10.522%)  route 9.576ns (89.478%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         49.962ns
    Time borrowed from endpoint:      8.326ns
    Time given to startpoint:         8.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.380    -0.535    EX_to_MEM_0/clk_out1
    SLICE_X34Y61         FDRE                                         r  EX_to_MEM_0/funct_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.398    -0.137 f  EX_to_MEM_0/funct_o_reg[1]/Q
                         net (fo=46, routed)          0.978     0.840    EX_to_MEM_0/funct_to_mem[1]
    SLICE_X31Y62         LUT5 (Prop_lut5_I3_O)        0.251     1.091 r  EX_to_MEM_0/data_o_reg[7]_i_5/O
                         net (fo=4, routed)           0.876     1.968    EX_to_MEM_0/data_o_reg[7]_i_5_n_10
    SLICE_X32Y59         LUT4 (Prop_lut4_I3_O)        0.267     2.235 r  EX_to_MEM_0/data_o_reg[31]_i_7/O
                         net (fo=16, routed)          1.138     3.373    EX_to_MEM_0/data_o_reg[31]_i_7_n_10
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.105     3.478 r  EX_to_MEM_0/data_o_reg[19]_i_2/O
                         net (fo=1, routed)           1.235     4.713    EX_to_MEM_0/data_o_reg[19]_i_2_n_10
    SLICE_X28Y61         LUT5 (Prop_lut5_I2_O)        0.105     4.818 r  EX_to_MEM_0/data_o_reg[19]_i_1/O
                         net (fo=1, routed)           5.348    10.166    MEM_CONTROLL_0/store_data_o_reg[31]_1[19]
    SLICE_X13Y61         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.696    -0.557    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.473 r  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.623     0.151    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077     0.228 r  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          1.275     1.502    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X13Y61         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[19]/G
                         clock pessimism              0.338     1.840    
                         time borrowed                8.326    10.166    
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[8]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.962ns  (logic 0.757ns (25.555%)  route 2.205ns (74.444%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 50.047 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.117ns
    Computed max time borrow:         50.117ns
    Time borrowed from endpoint:      8.081ns
    Time given to startpoint:         8.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.137    57.971    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.105    58.076 f  MEM_CONTROLL_0/ram_addr_o_reg[8]_i_1/O
                         net (fo=1, routed)           0.390    58.466    BASE_SRAM_CONTROLL/pc_o_reg[22][8]
    SLICE_X2Y88          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.405    50.047    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X2Y88          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[8]/G
                         clock pessimism              0.338    50.384    
                         time borrowed                8.081    58.466    
  -------------------------------------------------------------------
                         required time                         58.466    
                         arrival time                         -58.466    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[11]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.105ns  (logic 0.757ns (24.381%)  route 2.348ns (75.618%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.090ns
    Computed max time borrow:         50.090ns
    Time borrowed from endpoint:      8.050ns
    Time given to startpoint:         8.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.097    57.931    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.105    58.036 f  MEM_CONTROLL_0/ram_addr_o_reg[11]_i_1/O
                         net (fo=1, routed)           0.572    58.608    BASE_SRAM_CONTROLL/pc_o_reg[22][11]
    SLICE_X5Y90          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.580    50.221    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X5Y90          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[11]/G
                         clock pessimism              0.338    50.559    
                         time borrowed                8.050    58.608    
  -------------------------------------------------------------------
                         required time                         58.608    
                         arrival time                         -58.608    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[5]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.947ns  (logic 0.757ns (25.691%)  route 2.190ns (74.309%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.074ns = ( 50.074 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.110ns
    Computed max time borrow:         50.110ns
    Time borrowed from endpoint:      8.038ns
    Time given to startpoint:         8.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.082    57.916    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.105    58.021 f  MEM_CONTROLL_0/ram_addr_o_reg[5]_i_1/O
                         net (fo=1, routed)           0.429    58.450    BASE_SRAM_CONTROLL/pc_o_reg[22][5]
    SLICE_X5Y89          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.433    50.074    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X5Y89          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[5]/G
                         clock pessimism              0.338    50.412    
                         time borrowed                8.038    58.450    
  -------------------------------------------------------------------
                         required time                         58.450    
                         arrival time                         -58.450    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[14]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.936ns  (logic 0.757ns (25.783%)  route 2.179ns (74.217%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.074ns = ( 50.074 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         50.107ns
    Time borrowed from endpoint:      8.028ns
    Time given to startpoint:         8.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.102    57.936    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.105    58.041 f  MEM_CONTROLL_0/ram_addr_o_reg[14]_i_1/O
                         net (fo=1, routed)           0.399    58.440    BASE_SRAM_CONTROLL/pc_o_reg[22][14]
    SLICE_X5Y89          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.433    50.074    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X5Y89          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[14]/G
                         clock pessimism              0.338    50.412    
                         time borrowed                8.028    58.440    
  -------------------------------------------------------------------
                         required time                         58.440    
                         arrival time                         -58.440    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.001ns  (logic 0.757ns (25.227%)  route 2.244ns (74.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.185ns = ( 50.185 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.129ns
    Computed max time borrow:         50.129ns
    Time borrowed from endpoint:      7.982ns
    Time given to startpoint:         7.982ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.099    57.932    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.105    58.037 f  MEM_CONTROLL_0/ram_addr_o_reg[0]_i_1/O
                         net (fo=1, routed)           0.467    58.504    BASE_SRAM_CONTROLL/pc_o_reg[22][0]
    SLICE_X2Y90          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.544    50.185    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X2Y90          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[0]/G
                         clock pessimism              0.338    50.522    
                         time borrowed                7.982    58.504    
  -------------------------------------------------------------------
                         required time                         58.504    
                         arrival time                         -58.504    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.846ns  (logic 0.757ns (26.595%)  route 2.089ns (73.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 50.047 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.129ns
    Computed max time borrow:         50.129ns
    Time borrowed from endpoint:      7.966ns
    Time given to startpoint:         7.966ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.139    57.973    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.105    58.078 f  MEM_CONTROLL_0/ram_addr_o_reg[1]_i_1/O
                         net (fo=1, routed)           0.272    58.350    BASE_SRAM_CONTROLL/pc_o_reg[22][1]
    SLICE_X2Y88          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.405    50.047    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X2Y88          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[1]/G
                         clock pessimism              0.338    50.384    
                         time borrowed                7.966    58.350    
  -------------------------------------------------------------------
                         required time                         58.350    
                         arrival time                         -58.350    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[9]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.835ns  (logic 0.757ns (26.700%)  route 2.078ns (73.300%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 50.047 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.132ns
    Computed max time borrow:         50.132ns
    Time borrowed from endpoint:      7.954ns
    Time given to startpoint:         7.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.128    57.962    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.105    58.067 f  MEM_CONTROLL_0/ram_addr_o_reg[9]_i_1/O
                         net (fo=1, routed)           0.272    58.339    BASE_SRAM_CONTROLL/pc_o_reg[22][9]
    SLICE_X2Y88          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.405    50.047    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X2Y88          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[9]/G
                         clock pessimism              0.338    50.384    
                         time borrowed                7.954    58.339    
  -------------------------------------------------------------------
                         required time                         58.339    
                         arrival time                         -58.339    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[16]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.007ns  (logic 0.757ns (25.176%)  route 2.250ns (74.824%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         50.107ns
    Time borrowed from endpoint:      7.952ns
    Time given to startpoint:         7.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.118    57.951    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.105    58.056 f  MEM_CONTROLL_0/ram_addr_o_reg[16]_i_1/O
                         net (fo=1, routed)           0.454    58.510    BASE_SRAM_CONTROLL/pc_o_reg[22][16]
    SLICE_X5Y90          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.580    50.221    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X5Y90          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[16]/G
                         clock pessimism              0.338    50.559    
                         time borrowed                7.952    58.510    
  -------------------------------------------------------------------
                         required time                         58.510    
                         arrival time                         -58.510    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BASE_SRAM_CONTROLL/ram_addr_o_reg[10]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.005ns  (logic 0.757ns (25.192%)  route 2.248ns (74.808%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51.712 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:               0.102ns
    Computed max time borrow:         50.102ns
    Time borrowed from endpoint:      7.950ns
    Time given to startpoint:         7.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792    55.503    
    SLICE_X13Y73                                      0.000    55.503 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547    56.050 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           0.678    56.729    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.105    56.834 r  MEM_CONTROLL_0/n_0_2120_BUFG_inst_i_1/O
                         net (fo=65, routed)          1.117    57.950    MEM_CONTROLL_0/n_0_2120_BUFG_inst_n_1
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.105    58.055 f  MEM_CONTROLL_0/ram_addr_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.453    58.508    BASE_SRAM_CONTROLL/pc_o_reg[22][10]
    SLICE_X5Y90          LDCE                                         f  BASE_SRAM_CONTROLL/ram_addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.800    49.547    MEM_CONTROLL_0/clk_out1
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.094    49.641 r  MEM_CONTROLL_0/ram_addr_o_reg[19]_i_2/O
                         net (fo=20, routed)          0.580    50.221    BASE_SRAM_CONTROLL/pc_o_reg[22]_0[0]
    SLICE_X5Y90          LDCE                                         r  BASE_SRAM_CONTROLL/ram_addr_o_reg[10]/G
                         clock pessimism              0.338    50.559    
                         time borrowed                7.950    58.508    
  -------------------------------------------------------------------
                         required time                         58.508    
                         arrival time                         -58.508    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.800ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.161ns (3.768%)  route 4.112ns (96.232%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        4.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    -3.963ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         2.478     0.225    EX_to_MEM_0/clk_out1
    SLICE_X28Y71         LUT3 (Prop_lut3_I1_O)        0.084     0.309 f  EX_to_MEM_0/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.309    MEM_CONTROLL_0/funct_o_reg[2]_1[1]
    SLICE_X28Y71         LDCE                                         f  MEM_CONTROLL_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    -0.005    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105     0.100 f  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.893     0.992    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X28Y71         LDCE                                         f  MEM_CONTROLL_0/state_reg[1]/G
                         clock pessimism             -0.253     0.739    
                         clock uncertainty            0.147     0.886    
    SLICE_X28Y71         LDCE (Hold_ldce_G_D)         0.223     1.109    MEM_CONTROLL_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.269ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.073ns  (logic 0.071ns (2.310%)  route 3.002ns (97.690%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns = ( 50.772 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.223    50.112    EX_to_MEM_0/clk_out1
    SLICE_X31Y60         LUT5 (Prop_lut5_I4_O)        0.045    50.157 r  EX_to_MEM_0/data_o_reg[0]_i_1/O
                         net (fo=1, routed)           1.117    51.274    MEM_CONTROLL_0/store_data_o_reg[31]_1[0]
    SLICE_X12Y62         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.105    49.485    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.541 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.362    49.904    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    49.933 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.840    50.772    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X12Y62         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[0]/G
                         clock pessimism              0.565    51.337    
                         clock uncertainty            0.147    51.484    
    SLICE_X12Y62         LDCE (Hold_ldce_G_D)         0.059    51.543    MEM_CONTROLL_0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -51.543    
                         arrival time                          51.274    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.191ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[2]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.526ns  (logic 0.161ns (2.914%)  route 5.365ns (97.086%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 51.712 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.963ns = ( 46.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         2.058    49.805    EX_to_MEM_0/clk_out1
    SLICE_X30Y68         LUT4 (Prop_lut4_I3_O)        0.084    49.889 r  EX_to_MEM_0/addr_o_reg[2]_i_1/O
                         net (fo=1, routed)           1.674    51.563    MEM_CONTROLL_0/pc_o_reg[31][2]
    SLICE_X13Y76         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490    49.575    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105    49.680 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580    50.260    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    50.341 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371    51.712    MEM_CONTROLL_0/E[0]
    SLICE_X13Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[2]/G
                         clock pessimism             -0.253    51.458    
                         clock uncertainty            0.147    51.606    
    SLICE_X13Y76         LDCE (Hold_ldce_G_D)         0.148    51.754    MEM_CONTROLL_0/addr_o_reg[2]
  -------------------------------------------------------------------
                         required time                        -51.754    
                         arrival time                          51.563    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.155ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[29]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.201ns  (logic 0.071ns (2.218%)  route 3.130ns (97.782%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 50.774 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.381    50.270    EX_to_MEM_0/clk_out1
    SLICE_X30Y60         LUT5 (Prop_lut5_I4_O)        0.045    50.315 r  EX_to_MEM_0/data_o_reg[29]_i_1/O
                         net (fo=1, routed)           1.087    51.402    MEM_CONTROLL_0/store_data_o_reg[31]_1[29]
    SLICE_X13Y60         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.105    49.485    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.541 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.362    49.904    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    49.933 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.842    50.774    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X13Y60         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[29]/G
                         clock pessimism              0.565    51.339    
                         clock uncertainty            0.147    51.486    
    SLICE_X13Y60         LDCE (Hold_ldce_G_D)         0.070    51.556    MEM_CONTROLL_0/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                        -51.556    
                         arrival time                          51.402    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.531ns  (logic 0.071ns (2.805%)  route 2.460ns (97.195%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.132ns = ( 49.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.797    50.687    EX_to_MEM_0/clk_out1
    SLICE_X29Y76         LUT3 (Prop_lut3_I2_O)        0.045    50.732 r  EX_to_MEM_0/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    50.732    MEM_CONTROLL_0/funct_o_reg[2]_1[0]
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.105    49.485    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.056    49.541 f  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.327    49.868    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         f  MEM_CONTROLL_0/state_reg[0]/G
                         clock pessimism              0.565    50.433    
                         clock uncertainty            0.147    50.580    
    SLICE_X29Y76         LDCE (Hold_ldce_G_D)         0.091    50.671    MEM_CONTROLL_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.671    
                         arrival time                          50.732    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.115ns  (logic 0.071ns (2.279%)  route 3.044ns (97.721%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns = ( 50.474 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.851    49.740    EX_to_MEM_0/clk_out1
    SLICE_X29Y70         LUT4 (Prop_lut4_I3_O)        0.045    49.785 r  EX_to_MEM_0/addr_o_reg[5]_i_1/O
                         net (fo=1, routed)           1.530    51.315    MEM_CONTROLL_0/pc_o_reg[31][5]
    SLICE_X15Y75         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.828    50.474    MEM_CONTROLL_0/E[0]
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[5]/G
                         clock pessimism              0.565    51.039    
                         clock uncertainty            0.147    51.186    
    SLICE_X15Y75         LDCE (Hold_ldce_G_D)         0.066    51.252    MEM_CONTROLL_0/addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                        -51.252    
                         arrival time                          51.315    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram1_data_IOBUF[31]_inst_i_2/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.212ns  (logic 0.069ns (2.148%)  route 3.143ns (97.852%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 50.638 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.139    50.028    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.043    50.071 r  MEM_CONTROLL_0/ram1_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           1.342    51.413    MEM_CONTROLL_0_n_152
    SLICE_X50Y96         LDCE                                         r  ram1_data_IOBUF[31]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.119    49.500    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.056    49.556 f  MEM_CONTROLL_0/n_2_2806_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.221    49.776    n_2_2806_BUFG_inst_n_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    49.805 f  n_2_2806_BUFG_inst/O
                         net (fo=33, routed)          0.833    50.638    n_2_2806_BUFG
    SLICE_X50Y96         LDCE                                         f  ram1_data_IOBUF[31]_inst_i_2/G
                         clock pessimism              0.565    51.203    
                         clock uncertainty            0.147    51.350    
    SLICE_X50Y96         LDCE (Hold_ldce_G_D)        -0.006    51.344    ram1_data_IOBUF[31]_inst_i_2
  -------------------------------------------------------------------
                         required time                        -51.344    
                         arrival time                          51.413    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[3]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.426ns  (logic 0.071ns (2.072%)  route 3.355ns (97.928%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 50.775 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.306    50.195    EX_to_MEM_0/clk_out1
    SLICE_X28Y59         LUT5 (Prop_lut5_I4_O)        0.045    50.240 r  EX_to_MEM_0/data_o_reg[3]_i_1/O
                         net (fo=1, routed)           1.387    51.627    MEM_CONTROLL_0/store_data_o_reg[31]_1[3]
    SLICE_X13Y59         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.105    49.485    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.541 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.362    49.904    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    49.933 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.843    50.775    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X13Y59         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[3]/G
                         clock pessimism              0.565    51.340    
                         clock uncertainty            0.147    51.487    
    SLICE_X13Y59         LDCE (Hold_ldce_G_D)         0.066    51.553    MEM_CONTROLL_0/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -51.553    
                         arrival time                          51.627    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[14]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.432ns  (logic 0.071ns (2.069%)  route 3.361ns (97.931%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 50.774 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.306    50.195    EX_to_MEM_0/clk_out1
    SLICE_X33Y59         LUT5 (Prop_lut5_I4_O)        0.045    50.240 r  EX_to_MEM_0/data_o_reg[14]_i_1/O
                         net (fo=1, routed)           1.392    51.633    MEM_CONTROLL_0/store_data_o_reg[31]_1[14]
    SLICE_X13Y61         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.105    49.485    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.541 f  MEM_CONTROLL_0/n_7_1950_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.362    49.904    n_7_1950_BUFG_inst_n_8
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    49.933 f  n_7_1950_BUFG_inst/O
                         net (fo=32, routed)          0.842    50.774    MEM_CONTROLL_0/en_o_reg_1[0]
    SLICE_X13Y61         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[14]/G
                         clock pessimism              0.565    51.339    
                         clock uncertainty            0.147    51.486    
    SLICE_X13Y61         LDCE (Hold_ldce_G_D)         0.070    51.556    MEM_CONTROLL_0/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                        -51.556    
                         arrival time                          51.633    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MEM_to_WB_0/reg_wt_addr_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.496%)  route 0.207ns (59.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.558    -0.553    MEM_to_WB_0/clk_out1
    SLICE_X36Y73         FDRE                                         r  MEM_to_WB_0/reg_wt_addr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q
                         net (fo=99, routed)          0.207    -0.205    REGISTERS_0/reg_array_reg_r2_0_31_30_31/ADDRD2
    SLICE_X34Y72         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.828    -0.792    REGISTERS_0/reg_array_reg_r2_0_31_30_31/WCLK
    SLICE_X34Y72         RAMD32                                       r  REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.254    -0.538    
    SLICE_X34Y72         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.284    REGISTERS_0/reg_array_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   CLOCK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    n_1_1951_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3    n_2_2806_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y4    n_3_2838_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y8    n_7_1950_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y10   n_9_2783_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y62     EX_to_MEM_0/clock_cycle_cnt_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y76     EX_to_MEM_0/clock_cycle_cnt_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y61     EX_to_MEM_0/funct_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y73     REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y73     REGISTERS_0/reg_array_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y66     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y69     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y69     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       86.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[6]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             86.833ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.842ns (25.194%)  route 2.500ns (74.806%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 95.752 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.857     8.482    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X13Y88         LUT4 (Prop_lut4_I0_O)        0.283     8.765 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.556     9.321    SERIAL_RECEIVER/RxD_data0
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266    95.752    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[7]/C
                         clock pessimism              0.605    96.357    
                         clock uncertainty           -0.035    96.322    
    SLICE_X13Y78         FDRE (Setup_fdre_C_CE)      -0.168    96.154    SERIAL_RECEIVER/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         96.154    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 86.833    

Slack (MET) :             87.019ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.842ns (26.328%)  route 2.356ns (73.672%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 95.762 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.861     8.486    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.283     8.769 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.408     9.177    SERIAL_RECEIVER/tickgen_n_12
    SLICE_X12Y89         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.276    95.762    SERIAL_RECEIVER/CLK
    SLICE_X12Y89         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
                         clock pessimism              0.605    96.367    
                         clock uncertainty           -0.035    96.332    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.136    96.196    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         96.196    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                 87.019    

Slack (MET) :             87.019ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.842ns (26.328%)  route 2.356ns (73.672%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 95.762 - 90.422 ) 
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.376     5.979    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y70         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433     6.412 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.087     7.499    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X12Y80         LUT4 (Prop_lut4_I2_O)        0.126     7.625 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.861     8.486    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.283     8.769 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.408     9.177    SERIAL_RECEIVER/tickgen_n_12
    SLICE_X12Y89         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588    94.409    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.486 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.276    95.762    SERIAL_RECEIVER/CLK
    SLICE_X12Y89         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
                         clock pessimism              0.605    96.367    
                         clock uncertainty           -0.035    96.332    
    SLICE_X12Y89         FDRE (Setup_fdre_C_CE)      -0.136    96.196    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]
  -------------------------------------------------------------------
                         required time                         96.196    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                 87.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.767%)  route 0.131ns (41.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.571     2.355    SERIAL_RECEIVER/CLK
    SLICE_X13Y88         FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     2.496 r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/Q
                         net (fo=7, routed)           0.131     2.627    SERIAL_RECEIVER/tickgen/out[0]
    SLICE_X12Y88         LUT6 (Prop_lut6_I3_O)        0.045     2.672 r  SERIAL_RECEIVER/tickgen/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.672    SERIAL_RECEIVER/tickgen_n_19
    SLICE_X12Y88         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.842     3.078    SERIAL_RECEIVER/CLK
    SLICE_X12Y88         FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
                         clock pessimism             -0.709     2.368    
    SLICE_X12Y88         FDRE (Hold_fdre_C_D)         0.120     2.488    SERIAL_RECEIVER/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.028%)  route 0.115ns (44.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     2.347    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     2.488 r  SERIAL_RECEIVER/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.115     2.603    SERIAL_RECEIVER/RxD_data[3]
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     3.068    SERIAL_RECEIVER/CLK
    SLICE_X13Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism             -0.720     2.347    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.047     2.394    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.960%)  route 0.140ns (40.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     2.348    SERIAL_RECEIVER/CLK
    SLICE_X12Y79         FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.164     2.512 r  SERIAL_RECEIVER/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.140     2.652    SERIAL_RECEIVER/tickgen/RxD_sync_reg[0]
    SLICE_X12Y78         LUT3 (Prop_lut3_I0_O)        0.045     2.697 r  SERIAL_RECEIVER/tickgen/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     2.697    SERIAL_RECEIVER/tickgen_n_15
    SLICE_X12Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     3.068    SERIAL_RECEIVER/CLK
    SLICE_X12Y78         FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[1]/C
                         clock pessimism             -0.706     2.361    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120     2.481    SERIAL_RECEIVER/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SERIAL_CONTROLL_0/TxD_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.960%)  route 0.140ns (40.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.561     2.345    SERIAL_CONTROLL_0/CLK
    SLICE_X12Y73         FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     2.509 r  SERIAL_CONTROLL_0/TxD_data_reg[1]/Q
                         net (fo=1, routed)           0.140     2.649    SERIAL_TRANSMITTER/TxD_data_reg[7][1]
    SLICE_X12Y74         LUT4 (Prop_lut4_I0_O)        0.045     2.694 r  SERIAL_TRANSMITTER/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.694    SERIAL_TRANSMITTER/TxD_shift[1]_i_1_n_10
    SLICE_X12Y74         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     3.064    SERIAL_TRANSMITTER/CLK
    SLICE_X12Y74         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism             -0.706     2.357    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.120     2.477    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.495%)  route 0.190ns (50.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     2.344    SERIAL_TRANSMITTER/CLK
    SLICE_X9Y74          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     2.485 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/Q
                         net (fo=9, routed)           0.190     2.675    SERIAL_TRANSMITTER/TxD_state[3]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.045     2.720 r  SERIAL_TRANSMITTER//FSM_sequential_TxD_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.720    SERIAL_TRANSMITTER//FSM_sequential_TxD_state[1]_i_1_n_10
    SLICE_X10Y74         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     3.064    SERIAL_TRANSMITTER/CLK
    SLICE_X10Y74         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/C
                         clock pessimism             -0.685     2.378    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.121     2.499    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SERIAL_CONTROLL_0/TxD_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.907%)  route 0.146ns (41.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.561     2.345    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     2.509 r  SERIAL_CONTROLL_0/TxD_start_reg/Q
                         net (fo=10, routed)          0.146     2.655    SERIAL_TRANSMITTER/TxD_start
    SLICE_X12Y74         LUT4 (Prop_lut4_I2_O)        0.045     2.700 r  SERIAL_TRANSMITTER/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     2.700    SERIAL_TRANSMITTER/TxD_shift[2]_i_1_n_10
    SLICE_X12Y74         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     3.064    SERIAL_TRANSMITTER/CLK
    SLICE_X12Y74         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism             -0.706     2.357    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.121     2.478    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.233%)  route 0.192ns (50.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     2.344    SERIAL_TRANSMITTER/CLK
    SLICE_X9Y74          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     2.485 f  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/Q
                         net (fo=9, routed)           0.192     2.677    SERIAL_TRANSMITTER/TxD_state[3]
    SLICE_X10Y74         LUT4 (Prop_lut4_I3_O)        0.045     2.722 r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.722    SERIAL_TRANSMITTER/FSM_sequential_TxD_state[2]_i_1_n_10
    SLICE_X10Y74         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     3.064    SERIAL_TRANSMITTER/CLK
    SLICE_X10Y74         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
                         clock pessimism             -0.685     2.378    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.120     2.498    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     2.349    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y69         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     2.513 r  SERIAL_RECEIVER/tickgen/Acc_reg[9]/Q
                         net (fo=2, routed)           0.066     2.579    SERIAL_RECEIVER/tickgen/Acc[9]
    SLICE_X12Y69         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.708 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.708    SERIAL_RECEIVER/tickgen/p_1_in[10]
    SLICE_X12Y69         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     3.070    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y69         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[10]/C
                         clock pessimism             -0.720     2.349    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.134     2.483    SERIAL_RECEIVER/tickgen/Acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     2.349    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y69         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     2.513 r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/Q
                         net (fo=2, routed)           0.066     2.579    SERIAL_RECEIVER/tickgen/Acc[11]
    SLICE_X12Y69         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.708 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.708    SERIAL_RECEIVER/tickgen/p_1_in[12]
    SLICE_X12Y69         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     3.070    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y69         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.720     2.349    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.134     2.483    SERIAL_RECEIVER/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.293ns (81.679%)  route 0.066ns (18.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.457     1.759    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.785 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     2.351    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y67         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164     2.515 r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/Q
                         net (fo=2, routed)           0.066     2.581    SERIAL_RECEIVER/tickgen/Acc[3]
    SLICE_X12Y67         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.710 r  SERIAL_RECEIVER/tickgen/Acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.710    SERIAL_RECEIVER/tickgen/p_1_in[4]
    SLICE_X12Y67         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.207    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.236 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     3.072    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X12Y67         FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/C
                         clock pessimism             -0.720     2.351    
    SLICE_X12Y67         FDRE (Hold_fdre_C_D)         0.134     2.485    SERIAL_RECEIVER/tickgen/Acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_uart }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y1  clk_uart_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X14Y72   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X14Y73   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y71   SERIAL_CONTROLL_0/data_from_serial_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y78   SERIAL_RECEIVER/Filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y78   SERIAL_RECEIVER/Filter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y72   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X14Y73   SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X12Y73   SERIAL_CONTROLL_0/TxD_data_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_uart

Setup :           20  Failing Endpoints,  Worst Slack       -4.433ns,  Total Violation      -84.612ns
Hold  :           20  Failing Endpoints,  Worst Slack       -3.337ns,  Total Violation      -57.482ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[1]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[2]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[3]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[4]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[5]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[6]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.920ns  (logic 0.862ns (21.989%)  route 3.058ns (78.011%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.642 51459.070    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.105 51459.176 f  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.255 51459.430    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         f  SERIAL_CONTROLL_0/data_from_serial_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[7]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y71         FDRE (Setup_fdre_C_CE)      -0.136 51454.992    SERIAL_CONTROLL_0/data_from_serial_o_reg[7]
  -------------------------------------------------------------------
                         required time                      51454.992    
                         arrival time                       -51459.426    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.310ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        4.008ns  (logic 0.862ns (21.507%)  route 3.146ns (78.493%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.985 51459.414    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.105 51459.520 f  SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1/O
                         net (fo=1, routed)           0.000 51459.520    SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1_n_10
    SLICE_X14Y73         FDRE                                         f  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.264 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y73         FDRE (Setup_fdre_C_D)        0.076 51455.203    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]
  -------------------------------------------------------------------
                         required time                      51455.203    
                         arrival time                       -51459.512    
  -------------------------------------------------------------------
                         slack                                 -4.310    

Slack (VIOLATED) :        -4.229ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.110ns  (clk_uart rise@51450.113ns - clk_out1_clk_wiz_0 fall@51450.004ns)
  Data Path Delay:        3.924ns  (logic 0.862ns (21.966%)  route 3.062ns (78.034%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 51455.441 - 51450.113 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 51451.715 - 51450.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                  51450.004 51450.004 f  
    D18                                               0.000 51450.004 f  clk (IN)
                         net (fo=0)                   0.000 51450.004    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465 51451.469 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 51452.535    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240 51446.297 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714 51448.012    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 51448.094 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.490 51449.582    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.105 51449.688 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580 51450.266    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081 51450.348 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.371 51451.719    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[30]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.792 51455.512    
    SLICE_X13Y73                                      0.000 51455.512 r  MEM_CONTROLL_0/addr_o_reg[30]/D
    SLICE_X13Y73         LDCE (DToQ_ldce_D_Q)         0.547 51456.059 r  MEM_CONTROLL_0/addr_o_reg[30]/Q
                         net (fo=3, routed)           1.328 51457.387    MEM_CONTROLL_0/addr_from_mem_controll[30]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.105 51457.492 r  MEM_CONTROLL_0/TxD_start0_i_1/O
                         net (fo=9, routed)           0.833 51458.324    MEM_CONTROLL_0/TxD_data_reg[7]_1
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.105 51458.430 f  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.902 51459.332    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.105 51459.438 f  SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1/O
                         net (fo=1, routed)           0.000 51459.438    SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1_n_10
    SLICE_X14Y72         FDRE                                         f  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                  51450.113 51450.113 r  
    C18                                               0.000 51450.113 r  clk_uart (IN)
                         net (fo=0)                   0.000 51450.113    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399 51451.512 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.588 51454.098    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 51454.176 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.266 51455.441    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y72         FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
                         clock pessimism              0.000 51455.441    
                         clock uncertainty           -0.312 51455.129    
    SLICE_X14Y72         FDRE (Setup_fdre_C_D)        0.072 51455.199    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]
  -------------------------------------------------------------------
                         required time                      51455.203    
                         arrival time                       -51459.430    
  -------------------------------------------------------------------
                         slack                                 -4.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.337ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[3]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/TxD_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.456ns (20.942%)  route 1.721ns (79.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[3]/Q
                         net (fo=11, routed)          1.721     3.138    SERIAL_CONTROLL_0/pc_o_reg[29][0]
    SLICE_X14Y73         LUT6 (Prop_lut6_I2_O)        0.084     3.222 r  SERIAL_CONTROLL_0/TxD_start0/O
                         net (fo=1, routed)           0.000     3.222    SERIAL_CONTROLL_0/TxD_start0_n_10
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.371     5.974    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/TxD_start_reg/C
                         clock pessimism              0.000     5.974    
                         clock uncertainty            0.312     6.286    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.273     6.559    SERIAL_CONTROLL_0/TxD_start_reg
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.240ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[15]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/write_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.540ns (23.755%)  route 1.733ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.263     1.044    MEM_CONTROLL_0/E[0]
    SLICE_X15Y75         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[15]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         LDCE (EnToQ_ldce_G_Q)        0.372     1.416 f  MEM_CONTROLL_0/addr_o_reg[15]/Q
                         net (fo=3, routed)           0.831     2.247    MEM_CONTROLL_0/TxD_data_reg[7]_0[13]
    SLICE_X15Y73         LUT5 (Prop_lut5_I2_O)        0.084     2.331 f  MEM_CONTROLL_0/TxD_start0_i_2/O
                         net (fo=6, routed)           0.902     3.233    MEM_CONTROLL_0/TxD_data_reg[7]_2
    SLICE_X14Y73         LUT6 (Prop_lut6_I1_O)        0.084     3.317 r  MEM_CONTROLL_0/write_state_i_1/O
                         net (fo=1, routed)           0.000     3.317    SERIAL_CONTROLL_0/write_state_reg_0
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.371     5.974    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/write_state_reg/C
                         clock pessimism              0.000     5.974    
                         clock uncertainty            0.312     6.286    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.271     6.557    SERIAL_CONTROLL_0/write_state_reg
  -------------------------------------------------------------------
                         required time                         -6.557    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                 -3.240    

Slack (VIOLATED) :        -3.175ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.540ns (23.081%)  route 1.800ns (76.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.976ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.800     3.300    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X14Y72         LUT5 (Prop_lut5_I4_O)        0.084     3.384 r  SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.384    SERIAL_CONTROLL_0/FSM_sequential_read_state[0]_i_1_n_10
    SLICE_X14Y72         FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.373     5.976    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y72         FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
                         clock pessimism              0.000     5.976    
                         clock uncertainty            0.312     6.288    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.271     6.559    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.112ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.540ns (22.461%)  route 1.864ns (77.539%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.864     3.365    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X14Y73         LUT4 (Prop_lut4_I3_O)        0.084     3.449 r  SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.449    SERIAL_CONTROLL_0/FSM_sequential_read_state[1]_i_1_n_10
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.371     5.974    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y73         FDRE                                         r  SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
                         clock pessimism              0.000     5.974    
                         clock uncertainty            0.312     6.286    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.275     6.561    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.561    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                 -3.112    

Slack (VIOLATED) :        -2.942ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.540ns (23.455%)  route 1.762ns (76.545%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.977ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.549     3.050    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.084     3.134 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.213     3.347    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.374     5.977    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
                         clock pessimism              0.000     5.977    
                         clock uncertainty            0.312     6.289    
    SLICE_X14Y71         FDRE (Hold_fdre_C_CE)        0.000     6.289    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.289    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                 -2.942    

Slack (VIOLATED) :        -2.942ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.540ns (23.455%)  route 1.762ns (76.545%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.977ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.549     3.050    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.084     3.134 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.213     3.347    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.374     5.977    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[1]/C
                         clock pessimism              0.000     5.977    
                         clock uncertainty            0.312     6.289    
    SLICE_X14Y71         FDRE (Hold_fdre_C_CE)        0.000     6.289    SERIAL_CONTROLL_0/data_from_serial_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.289    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                 -2.942    

Slack (VIOLATED) :        -2.942ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.540ns (23.455%)  route 1.762ns (76.545%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.977ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.549     3.050    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.084     3.134 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.213     3.347    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.374     5.977    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[2]/C
                         clock pessimism              0.000     5.977    
                         clock uncertainty            0.312     6.289    
    SLICE_X14Y71         FDRE (Hold_fdre_C_CE)        0.000     6.289    SERIAL_CONTROLL_0/data_from_serial_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.289    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                 -2.942    

Slack (VIOLATED) :        -2.942ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.540ns (23.455%)  route 1.762ns (76.545%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.977ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.549     3.050    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.084     3.134 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.213     3.347    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.374     5.977    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
                         clock pessimism              0.000     5.977    
                         clock uncertainty            0.312     6.289    
    SLICE_X14Y71         FDRE (Hold_fdre_C_CE)        0.000     6.289    SERIAL_CONTROLL_0/data_from_serial_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.289    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                 -2.942    

Slack (VIOLATED) :        -2.942ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.540ns (23.455%)  route 1.762ns (76.545%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.977ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.549     3.050    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.084     3.134 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.213     3.347    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.374     5.977    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[4]/C
                         clock pessimism              0.000     5.977    
                         clock uncertainty            0.312     6.289    
    SLICE_X14Y71         FDRE (Hold_fdre_C_CE)        0.000     6.289    SERIAL_CONTROLL_0/data_from_serial_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.289    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                 -2.942    

Slack (VIOLATED) :        -2.942ns  (arrival time - required time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[29]/G
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.540ns (23.455%)  route 1.762ns (76.545%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.977ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    -0.894    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    -0.810 r  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    -0.296    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.219 r  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264     1.045    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         LDCE (EnToQ_ldce_G_Q)        0.372     1.417 r  MEM_CONTROLL_0/addr_o_reg[29]/Q
                         net (fo=12, routed)          1.000     2.417    MEM_CONTROLL_0/TxD_data_reg[7]_0[20]
    SLICE_X15Y73         LUT4 (Prop_lut4_I3_O)        0.084     2.501 r  MEM_CONTROLL_0/serial_data_o_reg[7]_i_3/O
                         net (fo=13, routed)          0.549     3.050    SERIAL_CONTROLL_0/ce_to_serial
    SLICE_X15Y72         LUT4 (Prop_lut4_I0_O)        0.084     3.134 r  SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1/O
                         net (fo=8, routed)           0.213     3.347    SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           3.057     4.522    clk_uart_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.603 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.374     5.977    SERIAL_CONTROLL_0/CLK
    SLICE_X14Y71         FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
                         clock pessimism              0.000     5.977    
                         clock uncertainty            0.312     6.289    
    SLICE_X14Y71         FDRE (Hold_fdre_C_CE)        0.000     6.289    SERIAL_CONTROLL_0/data_from_serial_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.289    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                 -2.942    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.840ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[15]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.040ns  (logic 0.413ns (5.137%)  route 7.627ns (94.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 101.044 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.312    61.063    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.263   101.044    MEM_CONTROLL_0/E[0]
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[15]/G
                         clock pessimism              0.338   101.382    
                         clock uncertainty           -0.147   101.234    
    SLICE_X15Y75         LDCE (Recov_ldce_G_CLR)     -0.331   100.903    MEM_CONTROLL_0/addr_o_reg[15]
  -------------------------------------------------------------------
                         required time                        100.903    
                         arrival time                         -61.063    
  -------------------------------------------------------------------
                         slack                                 39.840    

Slack (MET) :             39.840ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.040ns  (logic 0.413ns (5.137%)  route 7.627ns (94.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 101.044 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.312    61.063    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.263   101.044    MEM_CONTROLL_0/E[0]
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[5]/G
                         clock pessimism              0.338   101.382    
                         clock uncertainty           -0.147   101.234    
    SLICE_X15Y75         LDCE (Recov_ldce_G_CLR)     -0.331   100.903    MEM_CONTROLL_0/addr_o_reg[5]
  -------------------------------------------------------------------
                         required time                        100.903    
                         arrival time                         -61.063    
  -------------------------------------------------------------------
                         slack                                 39.840    

Slack (MET) :             39.840ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[7]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.040ns  (logic 0.413ns (5.137%)  route 7.627ns (94.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 101.044 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.312    61.063    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.263   101.044    MEM_CONTROLL_0/E[0]
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[7]/G
                         clock pessimism              0.338   101.382    
                         clock uncertainty           -0.147   101.234    
    SLICE_X15Y75         LDCE (Recov_ldce_G_CLR)     -0.331   100.903    MEM_CONTROLL_0/addr_o_reg[7]
  -------------------------------------------------------------------
                         required time                        100.903    
                         arrival time                         -61.063    
  -------------------------------------------------------------------
                         slack                                 39.840    

Slack (MET) :             39.840ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[8]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.040ns  (logic 0.413ns (5.137%)  route 7.627ns (94.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 101.044 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.312    61.063    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.263   101.044    MEM_CONTROLL_0/E[0]
    SLICE_X15Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[8]/G
                         clock pessimism              0.338   101.382    
                         clock uncertainty           -0.147   101.234    
    SLICE_X15Y75         LDCE (Recov_ldce_G_CLR)     -0.331   100.903    MEM_CONTROLL_0/addr_o_reg[8]
  -------------------------------------------------------------------
                         required time                        100.903    
                         arrival time                         -61.063    
  -------------------------------------------------------------------
                         slack                                 39.840    

Slack (MET) :             39.859ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[10]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.095ns  (logic 0.413ns (5.102%)  route 7.682ns (94.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 101.045 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.367    61.118    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264   101.045    MEM_CONTROLL_0/E[0]
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/G
                         clock pessimism              0.338   101.383    
                         clock uncertainty           -0.147   101.235    
    SLICE_X14Y76         LDCE (Recov_ldce_G_CLR)     -0.258   100.977    MEM_CONTROLL_0/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                        100.977    
                         arrival time                         -61.118    
  -------------------------------------------------------------------
                         slack                                 39.859    

Slack (MET) :             39.859ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[11]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.095ns  (logic 0.413ns (5.102%)  route 7.682ns (94.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 101.045 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.367    61.118    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264   101.045    MEM_CONTROLL_0/E[0]
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/G
                         clock pessimism              0.338   101.383    
                         clock uncertainty           -0.147   101.235    
    SLICE_X14Y76         LDCE (Recov_ldce_G_CLR)     -0.258   100.977    MEM_CONTROLL_0/addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                        100.977    
                         arrival time                         -61.118    
  -------------------------------------------------------------------
                         slack                                 39.859    

Slack (MET) :             39.859ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[1]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.095ns  (logic 0.413ns (5.102%)  route 7.682ns (94.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 101.045 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.367    61.118    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264   101.045    MEM_CONTROLL_0/E[0]
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/G
                         clock pessimism              0.338   101.383    
                         clock uncertainty           -0.147   101.235    
    SLICE_X14Y76         LDCE (Recov_ldce_G_CLR)     -0.258   100.977    MEM_CONTROLL_0/addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                        100.977    
                         arrival time                         -61.118    
  -------------------------------------------------------------------
                         slack                                 39.859    

Slack (MET) :             39.859ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[21]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.095ns  (logic 0.413ns (5.102%)  route 7.682ns (94.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 101.045 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.367    61.118    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.264   101.045    MEM_CONTROLL_0/E[0]
    SLICE_X14Y76         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[21]/G
                         clock pessimism              0.338   101.383    
                         clock uncertainty           -0.147   101.235    
    SLICE_X14Y76         LDCE (Recov_ldce_G_CLR)     -0.258   100.977    MEM_CONTROLL_0/addr_o_reg[21]
  -------------------------------------------------------------------
                         required time                        100.977    
                         arrival time                         -61.118    
  -------------------------------------------------------------------
                         slack                                 39.859    

Slack (MET) :             39.950ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[12]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.003ns  (logic 0.413ns (5.161%)  route 7.590ns (94.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 101.044 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.274    61.026    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X14Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.263   101.044    MEM_CONTROLL_0/E[0]
    SLICE_X14Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[12]/G
                         clock pessimism              0.338   101.382    
                         clock uncertainty           -0.147   101.234    
    SLICE_X14Y75         LDCE (Recov_ldce_G_CLR)     -0.258   100.976    MEM_CONTROLL_0/addr_o_reg[12]
  -------------------------------------------------------------------
                         required time                        100.976    
                         arrival time                         -61.026    
  -------------------------------------------------------------------
                         slack                                 39.950    

Slack (MET) :             39.950ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[16]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        8.003ns  (logic 0.413ns (5.161%)  route 7.590ns (94.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.044ns = ( 101.044 - 100.000 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 50.666 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.910    49.995    MEM_CONTROLL_0/clk_out1
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.105    50.100 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.567    50.666    MEM_CONTROLL_0/state_reg[1]_i_2_n_10
    SLICE_X29Y76         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.357    53.023    
    SLICE_X29Y76                                      0.000    53.023 r  MEM_CONTROLL_0/state_reg[0]/D
    SLICE_X29Y76         LDCE (DToQ_ldce_D_Q)         0.308    53.331 r  MEM_CONTROLL_0/state_reg[0]/Q
                         net (fo=75, routed)          2.316    55.647    MEM_CONTROLL_0/inst_o_reg[0][0]
    SLICE_X15Y76         LUT4 (Prop_lut4_I1_O)        0.105    55.752 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          5.274    61.026    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X14Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398   101.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    96.037 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    97.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    97.747 r  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         1.359    99.106    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.084    99.190 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.514    99.704    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    99.781 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          1.263   101.044    MEM_CONTROLL_0/E[0]
    SLICE_X14Y75         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[16]/G
                         clock pessimism              0.338   101.382    
                         clock uncertainty           -0.147   101.234    
    SLICE_X14Y75         LDCE (Recov_ldce_G_CLR)     -0.258   100.976    MEM_CONTROLL_0/addr_o_reg[16]
  -------------------------------------------------------------------
                         required time                        100.976    
                         arrival time                         -61.026    
  -------------------------------------------------------------------
                         slack                                 39.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/ce_o_reg/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.174ns  (logic 0.071ns (2.237%)  route 3.103ns (97.763%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns = ( 50.474 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.658    51.375    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X13Y74         LDCE                                         f  MEM_CONTROLL_0/ce_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.828    50.474    MEM_CONTROLL_0/E[0]
    SLICE_X13Y74         LDCE                                         f  MEM_CONTROLL_0/ce_o_reg/G
                         clock pessimism              0.565    51.039    
                         clock uncertainty            0.147    51.186    
    SLICE_X13Y74         LDCE (Remov_ldce_G_CLR)     -0.092    51.094    MEM_CONTROLL_0/ce_o_reg
  -------------------------------------------------------------------
                         required time                        -51.094    
                         arrival time                          51.375    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[0]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.188ns  (logic 0.071ns (2.227%)  route 3.117ns (97.773%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns = ( 50.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.672    51.389    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X13Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.833    50.479    MEM_CONTROLL_0/E[0]
    SLICE_X13Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[0]/G
                         clock pessimism              0.565    51.044    
                         clock uncertainty            0.147    51.191    
    SLICE_X13Y70         LDCE (Remov_ldce_G_CLR)     -0.092    51.099    MEM_CONTROLL_0/sel_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -51.099    
                         arrival time                          51.389    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[2]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.188ns  (logic 0.071ns (2.227%)  route 3.117ns (97.773%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns = ( 50.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.672    51.389    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X13Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.833    50.479    MEM_CONTROLL_0/E[0]
    SLICE_X13Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[2]/G
                         clock pessimism              0.565    51.044    
                         clock uncertainty            0.147    51.191    
    SLICE_X13Y70         LDCE (Remov_ldce_G_CLR)     -0.092    51.099    MEM_CONTROLL_0/sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                        -51.099    
                         arrival time                          51.389    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[3]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.188ns  (logic 0.071ns (2.227%)  route 3.117ns (97.773%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns = ( 50.479 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.672    51.389    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X13Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.833    50.479    MEM_CONTROLL_0/E[0]
    SLICE_X13Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[3]/G
                         clock pessimism              0.565    51.044    
                         clock uncertainty            0.147    51.191    
    SLICE_X13Y70         LDCE (Remov_ldce_G_CLR)     -0.092    51.099    MEM_CONTROLL_0/sel_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -51.099    
                         arrival time                          51.389    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[22]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.318ns  (logic 0.071ns (2.140%)  route 3.247ns (97.860%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.802    51.519    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.829    50.475    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[22]/G
                         clock pessimism              0.565    51.040    
                         clock uncertainty            0.147    51.187    
    SLICE_X15Y73         LDCE (Remov_ldce_G_CLR)     -0.092    51.095    MEM_CONTROLL_0/addr_o_reg[22]
  -------------------------------------------------------------------
                         required time                        -51.095    
                         arrival time                          51.519    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[29]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.318ns  (logic 0.071ns (2.140%)  route 3.247ns (97.860%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.802    51.519    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.829    50.475    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[29]/G
                         clock pessimism              0.565    51.040    
                         clock uncertainty            0.147    51.187    
    SLICE_X15Y73         LDCE (Remov_ldce_G_CLR)     -0.092    51.095    MEM_CONTROLL_0/addr_o_reg[29]
  -------------------------------------------------------------------
                         required time                        -51.095    
                         arrival time                          51.519    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[3]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.318ns  (logic 0.071ns (2.140%)  route 3.247ns (97.860%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.802    51.519    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.829    50.475    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[3]/G
                         clock pessimism              0.565    51.040    
                         clock uncertainty            0.147    51.187    
    SLICE_X15Y73         LDCE (Remov_ldce_G_CLR)     -0.092    51.095    MEM_CONTROLL_0/addr_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -51.095    
                         arrival time                          51.519    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/we_o_reg/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.318ns  (logic 0.071ns (2.140%)  route 3.247ns (97.860%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.802    51.519    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.829    50.475    MEM_CONTROLL_0/E[0]
    SLICE_X15Y73         LDCE                                         f  MEM_CONTROLL_0/we_o_reg/G
                         clock pessimism              0.565    51.040    
                         clock uncertainty            0.147    51.187    
    SLICE_X15Y73         LDCE (Remov_ldce_G_CLR)     -0.092    51.095    MEM_CONTROLL_0/we_o_reg
  -------------------------------------------------------------------
                         required time                        -51.095    
                         arrival time                          51.519    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[30]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.319ns  (logic 0.071ns (2.139%)  route 3.248ns (97.861%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.803    51.520    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X13Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.829    50.475    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[30]/G
                         clock pessimism              0.565    51.040    
                         clock uncertainty            0.147    51.187    
    SLICE_X13Y73         LDCE (Remov_ldce_G_CLR)     -0.092    51.095    MEM_CONTROLL_0/addr_o_reg[30]
  -------------------------------------------------------------------
                         required time                        -51.095    
                         arrival time                          51.520    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[31]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.319ns  (logic 0.071ns (2.139%)  route 3.248ns (97.861%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.783    49.672    MEM_CONTROLL_0/clk_out1
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.045    49.717 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.803    51.520    MEM_CONTROLL_0/ce_o_reg_i_2_n_10
    SLICE_X13Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=844, routed)         0.897    49.277    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.056    49.333 f  MEM_CONTROLL_0/n_1_1951_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.284    49.617    n_1_1951_BUFG_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    49.646 f  n_1_1951_BUFG_inst/O
                         net (fo=38, routed)          0.829    50.475    MEM_CONTROLL_0/E[0]
    SLICE_X13Y73         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/G
                         clock pessimism              0.565    51.040    
                         clock uncertainty            0.147    51.187    
    SLICE_X13Y73         LDCE (Remov_ldce_G_CLR)     -0.092    51.095    MEM_CONTROLL_0/addr_o_reg[31]
  -------------------------------------------------------------------
                         required time                        -51.095    
                         arrival time                          51.520    
  -------------------------------------------------------------------
                         slack                                  0.425    





