

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Wed Mar  8 23:01:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dynamatic_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.088 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |        ?|        ?|        17|          8|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    125|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     306|    246|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    172|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     514|    543|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U1  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  246|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U2         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   2|  306|  246|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_132_p2      |         +|   0|  0|  38|          31|           1|
    |and_ln11_fu_195_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_167       |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_1_fu_185_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln11_fu_179_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln8_fu_126_p2     |      icmp|   0|  0|  20|          32|          32|
    |or_ln11_fu_191_p2      |        or|   0|  0|   2|           1|           1|
    |acc_2_fu_200_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 125|          99|          73|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_54                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1       |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|   31|         62|
    |grp_fu_94_opcode                  |  14|          3|    2|          6|
    |grp_fu_94_p0                      |  14|          3|   32|         96|
    |grp_fu_94_p1                      |  14|          3|   32|         96|
    |i_fu_58                           |   9|          2|   31|         62|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 172|         36|  198|        469|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_244                    |  32|   0|   32|          0|
    |B_load_reg_249                    |  32|   0|   32|          0|
    |acc_fu_54                         |  32|   0|   32|          0|
    |acc_load_reg_264                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_58                           |  31|   0|   31|          0|
    |icmp_ln11_1_reg_275               |   1|   0|    1|          0|
    |icmp_ln11_reg_270                 |   1|   0|    1|          0|
    |icmp_ln8_reg_230                  |   1|   0|    1|          0|
    |reg_103                           |  32|   0|   32|          0|
    |tmp_1_reg_280                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 208|   0|  208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       example|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       example|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       example|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|       example|  return value|
|A_address0  |  out|    7|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|    7|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|n           |   in|   32|     ap_none|             n|        scalar|
+------------+-----+-----+------------+--------------+--------------+

