<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='462' type='433'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='461'>/// PAIR_BUILD = Build a vector pair register from 2 VSX registers.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65397' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65397' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1598' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10106' u='r' c='_ZNK4llvm17PPCTargetLowering15LowerVectorLoadENS_7SDValueERNS_12SelectionDAGE'/>
