
Tutorial3-RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029c  080048a4  080048a4  000148a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b40  08004b40  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004b40  08004b40  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b40  08004b40  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b40  08004b40  00014b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b44  08004b44  00014b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000068  08004bb0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08004bb0  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000096a2  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001878  00000000  00000000  00029775  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000738  00000000  00000000  0002aff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000582  00000000  00000000  0002b728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000132b3  00000000  00000000  0002bcaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a8dc  00000000  00000000  0003ef5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006fbfd  00000000  00000000  00049839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000023c8  00000000  00000000  000b9438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000bb800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800488c 	.word	0x0800488c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	0800488c 	.word	0x0800488c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <updateTime>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Ask the user for the time and date
static void updateTime()
{
 8000234:	b5b0      	push	{r4, r5, r7, lr}
 8000236:	b096      	sub	sp, #88	; 0x58
 8000238:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 800023a:	2444      	movs	r4, #68	; 0x44
 800023c:	193b      	adds	r3, r7, r4
 800023e:	0018      	movs	r0, r3
 8000240:	2314      	movs	r3, #20
 8000242:	001a      	movs	r2, r3
 8000244:	2100      	movs	r1, #0
 8000246:	f002 ff75 	bl	8003134 <memset>
  RTC_DateTypeDef sDate = {0};
 800024a:	2540      	movs	r5, #64	; 0x40
 800024c:	197b      	adds	r3, r7, r5
 800024e:	2200      	movs	r2, #0
 8000250:	601a      	str	r2, [r3, #0]
  	  //Print the prompt for the user
  	  //Scan the user's input into the buffer
  	  //Print back what the user input
  	  //Set the relevant struct data to what the user input

  printf("Enter in the year(20XX): ");
 8000252:	4b63      	ldr	r3, [pc, #396]	; (80003e0 <updateTime+0x1ac>)
 8000254:	0018      	movs	r0, r3
 8000256:	f002 fe4f 	bl	8002ef8 <iprintf>
  scanf("%s", receiveBuffer);
 800025a:	1d3a      	adds	r2, r7, #4
 800025c:	4b61      	ldr	r3, [pc, #388]	; (80003e4 <updateTime+0x1b0>)
 800025e:	0011      	movs	r1, r2
 8000260:	0018      	movs	r0, r3
 8000262:	f002 fe59 	bl	8002f18 <iscanf>
  printf("%d\r\n", atoi(receiveBuffer));
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	0018      	movs	r0, r3
 800026a:	f002 fce5 	bl	8002c38 <atoi>
 800026e:	0002      	movs	r2, r0
 8000270:	4b5d      	ldr	r3, [pc, #372]	; (80003e8 <updateTime+0x1b4>)
 8000272:	0011      	movs	r1, r2
 8000274:	0018      	movs	r0, r3
 8000276:	f002 fe3f 	bl	8002ef8 <iprintf>
  sDate.Year = atoi(receiveBuffer);
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	0018      	movs	r0, r3
 800027e:	f002 fcdb 	bl	8002c38 <atoi>
 8000282:	0003      	movs	r3, r0
 8000284:	b2da      	uxtb	r2, r3
 8000286:	197b      	adds	r3, r7, r5
 8000288:	70da      	strb	r2, [r3, #3]


  printf("Enter in the month: ");
 800028a:	4b58      	ldr	r3, [pc, #352]	; (80003ec <updateTime+0x1b8>)
 800028c:	0018      	movs	r0, r3
 800028e:	f002 fe33 	bl	8002ef8 <iprintf>
  scanf("%s", receiveBuffer);
 8000292:	1d3a      	adds	r2, r7, #4
 8000294:	4b53      	ldr	r3, [pc, #332]	; (80003e4 <updateTime+0x1b0>)
 8000296:	0011      	movs	r1, r2
 8000298:	0018      	movs	r0, r3
 800029a:	f002 fe3d 	bl	8002f18 <iscanf>
  printf("%d\r\n", atoi(receiveBuffer));
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	0018      	movs	r0, r3
 80002a2:	f002 fcc9 	bl	8002c38 <atoi>
 80002a6:	0002      	movs	r2, r0
 80002a8:	4b4f      	ldr	r3, [pc, #316]	; (80003e8 <updateTime+0x1b4>)
 80002aa:	0011      	movs	r1, r2
 80002ac:	0018      	movs	r0, r3
 80002ae:	f002 fe23 	bl	8002ef8 <iprintf>
  sDate.Month = atoi(receiveBuffer);
 80002b2:	1d3b      	adds	r3, r7, #4
 80002b4:	0018      	movs	r0, r3
 80002b6:	f002 fcbf 	bl	8002c38 <atoi>
 80002ba:	0003      	movs	r3, r0
 80002bc:	b2da      	uxtb	r2, r3
 80002be:	197b      	adds	r3, r7, r5
 80002c0:	705a      	strb	r2, [r3, #1]

  printf("Enter in the day: ");
 80002c2:	4b4b      	ldr	r3, [pc, #300]	; (80003f0 <updateTime+0x1bc>)
 80002c4:	0018      	movs	r0, r3
 80002c6:	f002 fe17 	bl	8002ef8 <iprintf>
  scanf("%s", receiveBuffer);
 80002ca:	1d3a      	adds	r2, r7, #4
 80002cc:	4b45      	ldr	r3, [pc, #276]	; (80003e4 <updateTime+0x1b0>)
 80002ce:	0011      	movs	r1, r2
 80002d0:	0018      	movs	r0, r3
 80002d2:	f002 fe21 	bl	8002f18 <iscanf>
  printf("%d\r\n", atoi(receiveBuffer));
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	0018      	movs	r0, r3
 80002da:	f002 fcad 	bl	8002c38 <atoi>
 80002de:	0002      	movs	r2, r0
 80002e0:	4b41      	ldr	r3, [pc, #260]	; (80003e8 <updateTime+0x1b4>)
 80002e2:	0011      	movs	r1, r2
 80002e4:	0018      	movs	r0, r3
 80002e6:	f002 fe07 	bl	8002ef8 <iprintf>
  sDate.Date = atoi(receiveBuffer);
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	0018      	movs	r0, r3
 80002ee:	f002 fca3 	bl	8002c38 <atoi>
 80002f2:	0003      	movs	r3, r0
 80002f4:	b2da      	uxtb	r2, r3
 80002f6:	197b      	adds	r3, r7, r5
 80002f8:	709a      	strb	r2, [r3, #2]

  printf("Enter in the hour: ");
 80002fa:	4b3e      	ldr	r3, [pc, #248]	; (80003f4 <updateTime+0x1c0>)
 80002fc:	0018      	movs	r0, r3
 80002fe:	f002 fdfb 	bl	8002ef8 <iprintf>
  scanf("%s", receiveBuffer);
 8000302:	1d3a      	adds	r2, r7, #4
 8000304:	4b37      	ldr	r3, [pc, #220]	; (80003e4 <updateTime+0x1b0>)
 8000306:	0011      	movs	r1, r2
 8000308:	0018      	movs	r0, r3
 800030a:	f002 fe05 	bl	8002f18 <iscanf>
  printf("%d\r\n", atoi(receiveBuffer));
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	0018      	movs	r0, r3
 8000312:	f002 fc91 	bl	8002c38 <atoi>
 8000316:	0002      	movs	r2, r0
 8000318:	4b33      	ldr	r3, [pc, #204]	; (80003e8 <updateTime+0x1b4>)
 800031a:	0011      	movs	r1, r2
 800031c:	0018      	movs	r0, r3
 800031e:	f002 fdeb 	bl	8002ef8 <iprintf>
  sTime.Hours = atoi(receiveBuffer);
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	0018      	movs	r0, r3
 8000326:	f002 fc87 	bl	8002c38 <atoi>
 800032a:	0003      	movs	r3, r0
 800032c:	b2da      	uxtb	r2, r3
 800032e:	193b      	adds	r3, r7, r4
 8000330:	701a      	strb	r2, [r3, #0]

  printf("Enter in the minute: ");
 8000332:	4b31      	ldr	r3, [pc, #196]	; (80003f8 <updateTime+0x1c4>)
 8000334:	0018      	movs	r0, r3
 8000336:	f002 fddf 	bl	8002ef8 <iprintf>
  scanf("%s", receiveBuffer);
 800033a:	1d3a      	adds	r2, r7, #4
 800033c:	4b29      	ldr	r3, [pc, #164]	; (80003e4 <updateTime+0x1b0>)
 800033e:	0011      	movs	r1, r2
 8000340:	0018      	movs	r0, r3
 8000342:	f002 fde9 	bl	8002f18 <iscanf>
  printf("%d\r\n", atoi(receiveBuffer));
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	0018      	movs	r0, r3
 800034a:	f002 fc75 	bl	8002c38 <atoi>
 800034e:	0002      	movs	r2, r0
 8000350:	4b25      	ldr	r3, [pc, #148]	; (80003e8 <updateTime+0x1b4>)
 8000352:	0011      	movs	r1, r2
 8000354:	0018      	movs	r0, r3
 8000356:	f002 fdcf 	bl	8002ef8 <iprintf>
  sTime.Minutes = atoi(receiveBuffer);
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	0018      	movs	r0, r3
 800035e:	f002 fc6b 	bl	8002c38 <atoi>
 8000362:	0003      	movs	r3, r0
 8000364:	b2da      	uxtb	r2, r3
 8000366:	193b      	adds	r3, r7, r4
 8000368:	705a      	strb	r2, [r3, #1]

  printf("Enter in the second: ");
 800036a:	4b24      	ldr	r3, [pc, #144]	; (80003fc <updateTime+0x1c8>)
 800036c:	0018      	movs	r0, r3
 800036e:	f002 fdc3 	bl	8002ef8 <iprintf>
  scanf("%s", receiveBuffer);
 8000372:	1d3a      	adds	r2, r7, #4
 8000374:	4b1b      	ldr	r3, [pc, #108]	; (80003e4 <updateTime+0x1b0>)
 8000376:	0011      	movs	r1, r2
 8000378:	0018      	movs	r0, r3
 800037a:	f002 fdcd 	bl	8002f18 <iscanf>
  printf("%d\r\n", atoi(receiveBuffer));
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	0018      	movs	r0, r3
 8000382:	f002 fc59 	bl	8002c38 <atoi>
 8000386:	0002      	movs	r2, r0
 8000388:	4b17      	ldr	r3, [pc, #92]	; (80003e8 <updateTime+0x1b4>)
 800038a:	0011      	movs	r1, r2
 800038c:	0018      	movs	r0, r3
 800038e:	f002 fdb3 	bl	8002ef8 <iprintf>
  sTime.Seconds = atoi(receiveBuffer);
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	0018      	movs	r0, r3
 8000396:	f002 fc4f 	bl	8002c38 <atoi>
 800039a:	0003      	movs	r3, r0
 800039c:	b2da      	uxtb	r2, r3
 800039e:	193b      	adds	r3, r7, r4
 80003a0:	709a      	strb	r2, [r3, #2]

  //printf("User Entered [%d]\r\n", atoi(receiveBuffer));

  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE; //Assumptions
 80003a2:	193b      	adds	r3, r7, r4
 80003a4:	2200      	movs	r2, #0
 80003a6:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80003a8:	193b      	adds	r3, r7, r4
 80003aa:	2200      	movs	r2, #0
 80003ac:	611a      	str	r2, [r3, #16]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) //Verify the time was set
 80003ae:	1939      	adds	r1, r7, r4
 80003b0:	4b13      	ldr	r3, [pc, #76]	; (8000400 <updateTime+0x1cc>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	0018      	movs	r0, r3
 80003b6:	f001 fc55 	bl	8001c64 <HAL_RTC_SetTime>
 80003ba:	1e03      	subs	r3, r0, #0
 80003bc:	d001      	beq.n	80003c2 <updateTime+0x18e>
  {
	Error_Handler();
 80003be:	f000 f9db 	bl	8000778 <Error_Handler>
  }

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) //Verify the date was set
 80003c2:	2340      	movs	r3, #64	; 0x40
 80003c4:	18f9      	adds	r1, r7, r3
 80003c6:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <updateTime+0x1cc>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	0018      	movs	r0, r3
 80003cc:	f001 fd4e 	bl	8001e6c <HAL_RTC_SetDate>
 80003d0:	1e03      	subs	r3, r0, #0
 80003d2:	d001      	beq.n	80003d8 <updateTime+0x1a4>
  {
	Error_Handler();
 80003d4:	f000 f9d0 	bl	8000778 <Error_Handler>
  }
}
 80003d8:	46c0      	nop			; (mov r8, r8)
 80003da:	46bd      	mov	sp, r7
 80003dc:	b016      	add	sp, #88	; 0x58
 80003de:	bdb0      	pop	{r4, r5, r7, pc}
 80003e0:	080048a4 	.word	0x080048a4
 80003e4:	080048c0 	.word	0x080048c0
 80003e8:	080048c4 	.word	0x080048c4
 80003ec:	080048cc 	.word	0x080048cc
 80003f0:	080048e4 	.word	0x080048e4
 80003f4:	080048f8 	.word	0x080048f8
 80003f8:	0800490c 	.word	0x0800490c
 80003fc:	08004924 	.word	0x08004924
 8000400:	20000084 	.word	0x20000084

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000406:	b08b      	sub	sp, #44	; 0x2c
 8000408:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800040a:	f000 fb8d 	bl	8000b28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800040e:	f000 f85b 	bl	80004c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000412:	f000 f955 	bl	80006c0 <MX_GPIO_Init>
  MX_RTC_Init();
 8000416:	f000 f8c1 	bl	800059c <MX_RTC_Init>
  MX_USART1_UART_Init();
 800041a:	f000 f921 	bl	8000660 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart1);
 800041e:	4b25      	ldr	r3, [pc, #148]	; (80004b4 <main+0xb0>)
 8000420:	0018      	movs	r0, r3
 8000422:	f000 f9af 	bl	8000784 <RetargetInit>

  updateTime();
 8000426:	f7ff ff05 	bl	8000234 <updateTime>

    /* USER CODE BEGIN 3 */
	  RTC_DateTypeDef dateData;
	  RTC_TimeTypeDef timeData;

	  if(HAL_RTC_GetTime(&hrtc, &timeData, RTC_FORMAT_BIN) != HAL_OK)
 800042a:	0039      	movs	r1, r7
 800042c:	4b22      	ldr	r3, [pc, #136]	; (80004b8 <main+0xb4>)
 800042e:	2200      	movs	r2, #0
 8000430:	0018      	movs	r0, r3
 8000432:	f001 fcbd 	bl	8001db0 <HAL_RTC_GetTime>
 8000436:	1e03      	subs	r3, r0, #0
 8000438:	d004      	beq.n	8000444 <main+0x40>
	  {
		  printf("Error: Failure getting time RTC");
 800043a:	4b20      	ldr	r3, [pc, #128]	; (80004bc <main+0xb8>)
 800043c:	0018      	movs	r0, r3
 800043e:	f002 fd5b 	bl	8002ef8 <iprintf>
		  break;
 8000442:	e032      	b.n	80004aa <main+0xa6>
	  }

	  if(HAL_RTC_GetDate(&hrtc, &dateData, RTC_FORMAT_BIN) != HAL_OK)
 8000444:	2314      	movs	r3, #20
 8000446:	18f9      	adds	r1, r7, r3
 8000448:	4b1b      	ldr	r3, [pc, #108]	; (80004b8 <main+0xb4>)
 800044a:	2200      	movs	r2, #0
 800044c:	0018      	movs	r0, r3
 800044e:	f001 fd9d 	bl	8001f8c <HAL_RTC_GetDate>
 8000452:	1e03      	subs	r3, r0, #0
 8000454:	d004      	beq.n	8000460 <main+0x5c>
	  {
		  printf("Error: Failure getting date from RTC");
 8000456:	4b1a      	ldr	r3, [pc, #104]	; (80004c0 <main+0xbc>)
 8000458:	0018      	movs	r0, r3
 800045a:	f002 fd4d 	bl	8002ef8 <iprintf>
		  break;
 800045e:	e024      	b.n	80004aa <main+0xa6>
	  }
	  //printf("D=%d, M=%d, Day=%d, Y=%d, hour1=%d\r\n", dateData.Date, dateData.Month, dateData.WeekDay, dateData.Year, timeData.Hours);
	  printf("20%02d-%02d-%02d %02d:%02d:%02d:%03d\r\n", dateData.Year, dateData.Month, dateData.Date, timeData.Hours, timeData.Minutes, timeData.Seconds, timeData.SubSeconds);
 8000460:	2214      	movs	r2, #20
 8000462:	18bb      	adds	r3, r7, r2
 8000464:	78db      	ldrb	r3, [r3, #3]
 8000466:	001d      	movs	r5, r3
 8000468:	18bb      	adds	r3, r7, r2
 800046a:	785b      	ldrb	r3, [r3, #1]
 800046c:	001e      	movs	r6, r3
 800046e:	18bb      	adds	r3, r7, r2
 8000470:	789b      	ldrb	r3, [r3, #2]
 8000472:	469c      	mov	ip, r3
 8000474:	003b      	movs	r3, r7
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	001a      	movs	r2, r3
 800047a:	003b      	movs	r3, r7
 800047c:	785b      	ldrb	r3, [r3, #1]
 800047e:	0019      	movs	r1, r3
 8000480:	003b      	movs	r3, r7
 8000482:	789b      	ldrb	r3, [r3, #2]
 8000484:	001c      	movs	r4, r3
 8000486:	003b      	movs	r3, r7
 8000488:	685b      	ldr	r3, [r3, #4]
 800048a:	480e      	ldr	r0, [pc, #56]	; (80004c4 <main+0xc0>)
 800048c:	9303      	str	r3, [sp, #12]
 800048e:	9402      	str	r4, [sp, #8]
 8000490:	9101      	str	r1, [sp, #4]
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	4663      	mov	r3, ip
 8000496:	0032      	movs	r2, r6
 8000498:	0029      	movs	r1, r5
 800049a:	f002 fd2d 	bl	8002ef8 <iprintf>
	  HAL_Delay(500);
 800049e:	23fa      	movs	r3, #250	; 0xfa
 80004a0:	005b      	lsls	r3, r3, #1
 80004a2:	0018      	movs	r0, r3
 80004a4:	f000 fba4 	bl	8000bf0 <HAL_Delay>
  {
 80004a8:	e7bf      	b.n	800042a <main+0x26>
 80004aa:	2300      	movs	r3, #0

  }
  /* USER CODE END 3 */
}
 80004ac:	0018      	movs	r0, r3
 80004ae:	46bd      	mov	sp, r7
 80004b0:	b007      	add	sp, #28
 80004b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b4:	200000a4 	.word	0x200000a4
 80004b8:	20000084 	.word	0x20000084
 80004bc:	0800493c 	.word	0x0800493c
 80004c0:	0800495c 	.word	0x0800495c
 80004c4:	08004984 	.word	0x08004984

080004c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c8:	b590      	push	{r4, r7, lr}
 80004ca:	b097      	sub	sp, #92	; 0x5c
 80004cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ce:	2428      	movs	r4, #40	; 0x28
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	0018      	movs	r0, r3
 80004d4:	2330      	movs	r3, #48	; 0x30
 80004d6:	001a      	movs	r2, r3
 80004d8:	2100      	movs	r1, #0
 80004da:	f002 fe2b 	bl	8003134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004de:	2318      	movs	r3, #24
 80004e0:	18fb      	adds	r3, r7, r3
 80004e2:	0018      	movs	r0, r3
 80004e4:	2310      	movs	r3, #16
 80004e6:	001a      	movs	r2, r3
 80004e8:	2100      	movs	r1, #0
 80004ea:	f002 fe23 	bl	8003134 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	0018      	movs	r0, r3
 80004f2:	2314      	movs	r3, #20
 80004f4:	001a      	movs	r2, r3
 80004f6:	2100      	movs	r1, #0
 80004f8:	f002 fe1c 	bl	8003134 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80004fc:	0021      	movs	r1, r4
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	220a      	movs	r2, #10
 8000502:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2201      	movs	r2, #1
 8000508:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2210      	movs	r2, #16
 800050e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000510:	187b      	adds	r3, r7, r1
 8000512:	2201      	movs	r2, #1
 8000514:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000516:	187b      	adds	r3, r7, r1
 8000518:	2202      	movs	r2, #2
 800051a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800051c:	187b      	adds	r3, r7, r1
 800051e:	2200      	movs	r2, #0
 8000520:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000522:	187b      	adds	r3, r7, r1
 8000524:	22a0      	movs	r2, #160	; 0xa0
 8000526:	0392      	lsls	r2, r2, #14
 8000528:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000530:	187b      	adds	r3, r7, r1
 8000532:	0018      	movs	r0, r3
 8000534:	f000 fdc2 	bl	80010bc <HAL_RCC_OscConfig>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800053c:	f000 f91c 	bl	8000778 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000540:	2118      	movs	r1, #24
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2207      	movs	r2, #7
 8000546:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2202      	movs	r2, #2
 800054c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	2200      	movs	r2, #0
 8000552:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2200      	movs	r2, #0
 8000558:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2101      	movs	r1, #1
 800055e:	0018      	movs	r0, r3
 8000560:	f001 f8c6 	bl	80016f0 <HAL_RCC_ClockConfig>
 8000564:	1e03      	subs	r3, r0, #0
 8000566:	d001      	beq.n	800056c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000568:	f000 f906 	bl	8000778 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	4a0a      	ldr	r2, [pc, #40]	; (8000598 <SystemClock_Config+0xd0>)
 8000570:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	2280      	movs	r2, #128	; 0x80
 800057c:	0092      	lsls	r2, r2, #2
 800057e:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	0018      	movs	r0, r3
 8000584:	f001 f9f8 	bl	8001978 <HAL_RCCEx_PeriphCLKConfig>
 8000588:	1e03      	subs	r3, r0, #0
 800058a:	d001      	beq.n	8000590 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800058c:	f000 f8f4 	bl	8000778 <Error_Handler>
  }
}
 8000590:	46c0      	nop			; (mov r8, r8)
 8000592:	46bd      	mov	sp, r7
 8000594:	b017      	add	sp, #92	; 0x5c
 8000596:	bd90      	pop	{r4, r7, pc}
 8000598:	00010001 	.word	0x00010001

0800059c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	0018      	movs	r0, r3
 80005a6:	2314      	movs	r3, #20
 80005a8:	001a      	movs	r2, r3
 80005aa:	2100      	movs	r1, #0
 80005ac:	f002 fdc2 	bl	8003134 <memset>
  RTC_DateTypeDef sDate = {0};
 80005b0:	003b      	movs	r3, r7
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80005b6:	4b28      	ldr	r3, [pc, #160]	; (8000658 <MX_RTC_Init+0xbc>)
 80005b8:	4a28      	ldr	r2, [pc, #160]	; (800065c <MX_RTC_Init+0xc0>)
 80005ba:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80005bc:	4b26      	ldr	r3, [pc, #152]	; (8000658 <MX_RTC_Init+0xbc>)
 80005be:	2200      	movs	r2, #0
 80005c0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80005c2:	4b25      	ldr	r3, [pc, #148]	; (8000658 <MX_RTC_Init+0xbc>)
 80005c4:	227f      	movs	r2, #127	; 0x7f
 80005c6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80005c8:	4b23      	ldr	r3, [pc, #140]	; (8000658 <MX_RTC_Init+0xbc>)
 80005ca:	22ff      	movs	r2, #255	; 0xff
 80005cc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80005ce:	4b22      	ldr	r3, [pc, #136]	; (8000658 <MX_RTC_Init+0xbc>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80005d4:	4b20      	ldr	r3, [pc, #128]	; (8000658 <MX_RTC_Init+0xbc>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80005da:	4b1f      	ldr	r3, [pc, #124]	; (8000658 <MX_RTC_Init+0xbc>)
 80005dc:	2200      	movs	r2, #0
 80005de:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80005e0:	4b1d      	ldr	r3, [pc, #116]	; (8000658 <MX_RTC_Init+0xbc>)
 80005e2:	0018      	movs	r0, r3
 80005e4:	f001 faa6 	bl	8001b34 <HAL_RTC_Init>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 80005ec:	f000 f8c4 	bl	8000778 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2200      	movs	r2, #0
 80005f4:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	2200      	movs	r2, #0
 80005fa:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	2200      	movs	r2, #0
 8000600:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	2200      	movs	r2, #0
 800060c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800060e:	1d39      	adds	r1, r7, #4
 8000610:	4b11      	ldr	r3, [pc, #68]	; (8000658 <MX_RTC_Init+0xbc>)
 8000612:	2200      	movs	r2, #0
 8000614:	0018      	movs	r0, r3
 8000616:	f001 fb25 	bl	8001c64 <HAL_RTC_SetTime>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 800061e:	f000 f8ab 	bl	8000778 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000622:	003b      	movs	r3, r7
 8000624:	2201      	movs	r2, #1
 8000626:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000628:	003b      	movs	r3, r7
 800062a:	2201      	movs	r2, #1
 800062c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 2;
 800062e:	003b      	movs	r3, r7
 8000630:	2202      	movs	r2, #2
 8000632:	709a      	strb	r2, [r3, #2]
  sDate.Year = 3;
 8000634:	003b      	movs	r3, r7
 8000636:	2203      	movs	r2, #3
 8000638:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800063a:	0039      	movs	r1, r7
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <MX_RTC_Init+0xbc>)
 800063e:	2200      	movs	r2, #0
 8000640:	0018      	movs	r0, r3
 8000642:	f001 fc13 	bl	8001e6c <HAL_RTC_SetDate>
 8000646:	1e03      	subs	r3, r0, #0
 8000648:	d001      	beq.n	800064e <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 800064a:	f000 f895 	bl	8000778 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	b006      	add	sp, #24
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	20000084 	.word	0x20000084
 800065c:	40002800 	.word	0x40002800

08000660 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 8000666:	4a15      	ldr	r2, [pc, #84]	; (80006bc <MX_USART1_UART_Init+0x5c>)
 8000668:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800066a:	4b13      	ldr	r3, [pc, #76]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 800066c:	2296      	movs	r2, #150	; 0x96
 800066e:	0192      	lsls	r2, r2, #6
 8000670:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000672:	4b11      	ldr	r3, [pc, #68]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000684:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 8000686:	220c      	movs	r2, #12
 8000688:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800068a:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000690:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000696:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 800069e:	2200      	movs	r2, #0
 80006a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006a2:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <MX_USART1_UART_Init+0x58>)
 80006a4:	0018      	movs	r0, r3
 80006a6:	f001 fd95 	bl	80021d4 <HAL_UART_Init>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006ae:	f000 f863 	bl	8000778 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	200000a4 	.word	0x200000a4
 80006bc:	40013800 	.word	0x40013800

080006c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b089      	sub	sp, #36	; 0x24
 80006c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c6:	240c      	movs	r4, #12
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	0018      	movs	r0, r3
 80006cc:	2314      	movs	r3, #20
 80006ce:	001a      	movs	r2, r3
 80006d0:	2100      	movs	r1, #0
 80006d2:	f002 fd2f 	bl	8003134 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	4b26      	ldr	r3, [pc, #152]	; (8000770 <MX_GPIO_Init+0xb0>)
 80006d8:	695a      	ldr	r2, [r3, #20]
 80006da:	4b25      	ldr	r3, [pc, #148]	; (8000770 <MX_GPIO_Init+0xb0>)
 80006dc:	2180      	movs	r1, #128	; 0x80
 80006de:	0289      	lsls	r1, r1, #10
 80006e0:	430a      	orrs	r2, r1
 80006e2:	615a      	str	r2, [r3, #20]
 80006e4:	4b22      	ldr	r3, [pc, #136]	; (8000770 <MX_GPIO_Init+0xb0>)
 80006e6:	695a      	ldr	r2, [r3, #20]
 80006e8:	2380      	movs	r3, #128	; 0x80
 80006ea:	029b      	lsls	r3, r3, #10
 80006ec:	4013      	ands	r3, r2
 80006ee:	60bb      	str	r3, [r7, #8]
 80006f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006f2:	4b1f      	ldr	r3, [pc, #124]	; (8000770 <MX_GPIO_Init+0xb0>)
 80006f4:	695a      	ldr	r2, [r3, #20]
 80006f6:	4b1e      	ldr	r3, [pc, #120]	; (8000770 <MX_GPIO_Init+0xb0>)
 80006f8:	2180      	movs	r1, #128	; 0x80
 80006fa:	0309      	lsls	r1, r1, #12
 80006fc:	430a      	orrs	r2, r1
 80006fe:	615a      	str	r2, [r3, #20]
 8000700:	4b1b      	ldr	r3, [pc, #108]	; (8000770 <MX_GPIO_Init+0xb0>)
 8000702:	695a      	ldr	r2, [r3, #20]
 8000704:	2380      	movs	r3, #128	; 0x80
 8000706:	031b      	lsls	r3, r3, #12
 8000708:	4013      	ands	r3, r2
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800070e:	23c0      	movs	r3, #192	; 0xc0
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	4818      	ldr	r0, [pc, #96]	; (8000774 <MX_GPIO_Init+0xb4>)
 8000714:	2200      	movs	r2, #0
 8000716:	0019      	movs	r1, r3
 8000718:	f000 fcb2 	bl	8001080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800071c:	193b      	adds	r3, r7, r4
 800071e:	2201      	movs	r2, #1
 8000720:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000722:	193b      	adds	r3, r7, r4
 8000724:	2290      	movs	r2, #144	; 0x90
 8000726:	0352      	lsls	r2, r2, #13
 8000728:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	193b      	adds	r3, r7, r4
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000730:	193a      	adds	r2, r7, r4
 8000732:	2390      	movs	r3, #144	; 0x90
 8000734:	05db      	lsls	r3, r3, #23
 8000736:	0011      	movs	r1, r2
 8000738:	0018      	movs	r0, r3
 800073a:	f000 fb31 	bl	8000da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800073e:	0021      	movs	r1, r4
 8000740:	187b      	adds	r3, r7, r1
 8000742:	22c0      	movs	r2, #192	; 0xc0
 8000744:	0092      	lsls	r2, r2, #2
 8000746:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000748:	187b      	adds	r3, r7, r1
 800074a:	2201      	movs	r2, #1
 800074c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800075a:	187b      	adds	r3, r7, r1
 800075c:	4a05      	ldr	r2, [pc, #20]	; (8000774 <MX_GPIO_Init+0xb4>)
 800075e:	0019      	movs	r1, r3
 8000760:	0010      	movs	r0, r2
 8000762:	f000 fb1d 	bl	8000da0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	46bd      	mov	sp, r7
 800076a:	b009      	add	sp, #36	; 0x24
 800076c:	bd90      	pop	{r4, r7, pc}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	40021000 	.word	0x40021000
 8000774:	48000800 	.word	0x48000800

08000778 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800077c:	b672      	cpsid	i
}
 800077e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000780:	e7fe      	b.n	8000780 <Error_Handler+0x8>
	...

08000784 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 800078c:	4b07      	ldr	r3, [pc, #28]	; (80007ac <RetargetInit+0x28>)
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	601a      	str	r2, [r3, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000792:	4b07      	ldr	r3, [pc, #28]	; (80007b0 <RetargetInit+0x2c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	6898      	ldr	r0, [r3, #8]
 8000798:	2300      	movs	r3, #0
 800079a:	2202      	movs	r2, #2
 800079c:	2100      	movs	r1, #0
 800079e:	f002 fbcb 	bl	8002f38 <setvbuf>
}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	46bd      	mov	sp, r7
 80007a6:	b002      	add	sp, #8
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	2000012c 	.word	0x2000012c
 80007b0:	20000064 	.word	0x20000064

080007b4 <_isatty>:

int _isatty(int fd) {
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	db04      	blt.n	80007cc <_isatty+0x18>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2b02      	cmp	r3, #2
 80007c6:	dc01      	bgt.n	80007cc <_isatty+0x18>
    return 1;
 80007c8:	2301      	movs	r3, #1
 80007ca:	e005      	b.n	80007d8 <_isatty+0x24>

  errno = EBADF;
 80007cc:	f002 fd08 	bl	80031e0 <__errno>
 80007d0:	0003      	movs	r3, r0
 80007d2:	2209      	movs	r2, #9
 80007d4:	601a      	str	r2, [r3, #0]
  return 0;
 80007d6:	2300      	movs	r3, #0
}
 80007d8:	0018      	movs	r0, r3
 80007da:	46bd      	mov	sp, r7
 80007dc:	b002      	add	sp, #8
 80007de:	bd80      	pop	{r7, pc}

080007e0 <_write>:

int _write(int fd, char* ptr, int len) {
 80007e0:	b5b0      	push	{r4, r5, r7, lr}
 80007e2:	b086      	sub	sp, #24
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	60b9      	str	r1, [r7, #8]
 80007ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d002      	beq.n	80007f8 <_write+0x18>
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	2b02      	cmp	r3, #2
 80007f6:	d114      	bne.n	8000822 <_write+0x42>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80007f8:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <_write+0x58>)
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	b29a      	uxth	r2, r3
 8000800:	2517      	movs	r5, #23
 8000802:	197c      	adds	r4, r7, r5
 8000804:	2301      	movs	r3, #1
 8000806:	425b      	negs	r3, r3
 8000808:	68b9      	ldr	r1, [r7, #8]
 800080a:	f001 fd37 	bl	800227c <HAL_UART_Transmit>
 800080e:	0003      	movs	r3, r0
 8000810:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 8000812:	197b      	adds	r3, r7, r5
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d101      	bne.n	800081e <_write+0x3e>
      return len;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	e008      	b.n	8000830 <_write+0x50>
    else
      return EIO;
 800081e:	2305      	movs	r3, #5
 8000820:	e006      	b.n	8000830 <_write+0x50>
  }
  errno = EBADF;
 8000822:	f002 fcdd 	bl	80031e0 <__errno>
 8000826:	0003      	movs	r3, r0
 8000828:	2209      	movs	r2, #9
 800082a:	601a      	str	r2, [r3, #0]
  return -1;
 800082c:	2301      	movs	r3, #1
 800082e:	425b      	negs	r3, r3
}
 8000830:	0018      	movs	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	b006      	add	sp, #24
 8000836:	bdb0      	pop	{r4, r5, r7, pc}
 8000838:	2000012c 	.word	0x2000012c

0800083c <_close>:

int _close(int fd) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2b00      	cmp	r3, #0
 8000848:	db04      	blt.n	8000854 <_close+0x18>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2b02      	cmp	r3, #2
 800084e:	dc01      	bgt.n	8000854 <_close+0x18>
    return 0;
 8000850:	2300      	movs	r3, #0
 8000852:	e006      	b.n	8000862 <_close+0x26>

  errno = EBADF;
 8000854:	f002 fcc4 	bl	80031e0 <__errno>
 8000858:	0003      	movs	r3, r0
 800085a:	2209      	movs	r2, #9
 800085c:	601a      	str	r2, [r3, #0]
  return -1;
 800085e:	2301      	movs	r3, #1
 8000860:	425b      	negs	r3, r3
}
 8000862:	0018      	movs	r0, r3
 8000864:	46bd      	mov	sp, r7
 8000866:	b002      	add	sp, #8
 8000868:	bd80      	pop	{r7, pc}

0800086a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800086a:	b580      	push	{r7, lr}
 800086c:	b084      	sub	sp, #16
 800086e:	af00      	add	r7, sp, #0
 8000870:	60f8      	str	r0, [r7, #12]
 8000872:	60b9      	str	r1, [r7, #8]
 8000874:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000876:	f002 fcb3 	bl	80031e0 <__errno>
 800087a:	0003      	movs	r3, r0
 800087c:	2209      	movs	r2, #9
 800087e:	601a      	str	r2, [r3, #0]
  return -1;
 8000880:	2301      	movs	r3, #1
 8000882:	425b      	negs	r3, r3
}
 8000884:	0018      	movs	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	b004      	add	sp, #16
 800088a:	bd80      	pop	{r7, pc}

0800088c <_read>:

int _read(int fd, char* ptr, int len) {
 800088c:	b5b0      	push	{r4, r5, r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d113      	bne.n	80008c6 <_read+0x3a>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800089e:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <_read+0x50>)
 80008a0:	6818      	ldr	r0, [r3, #0]
 80008a2:	2517      	movs	r5, #23
 80008a4:	197c      	adds	r4, r7, r5
 80008a6:	2301      	movs	r3, #1
 80008a8:	425b      	negs	r3, r3
 80008aa:	68b9      	ldr	r1, [r7, #8]
 80008ac:	2201      	movs	r2, #1
 80008ae:	f001 fd85 	bl	80023bc <HAL_UART_Receive>
 80008b2:	0003      	movs	r3, r0
 80008b4:	7023      	strb	r3, [r4, #0]
    if (hstatus == HAL_OK)
 80008b6:	197b      	adds	r3, r7, r5
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d101      	bne.n	80008c2 <_read+0x36>
      return 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	e008      	b.n	80008d4 <_read+0x48>
    else
      return EIO;
 80008c2:	2305      	movs	r3, #5
 80008c4:	e006      	b.n	80008d4 <_read+0x48>
  }
  errno = EBADF;
 80008c6:	f002 fc8b 	bl	80031e0 <__errno>
 80008ca:	0003      	movs	r3, r0
 80008cc:	2209      	movs	r2, #9
 80008ce:	601a      	str	r2, [r3, #0]
  return -1;
 80008d0:	2301      	movs	r3, #1
 80008d2:	425b      	negs	r3, r3
}
 80008d4:	0018      	movs	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b006      	add	sp, #24
 80008da:	bdb0      	pop	{r4, r5, r7, pc}
 80008dc:	2000012c 	.word	0x2000012c

080008e0 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	db08      	blt.n	8000902 <_fstat+0x22>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	dc05      	bgt.n	8000902 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	2280      	movs	r2, #128	; 0x80
 80008fa:	0192      	lsls	r2, r2, #6
 80008fc:	605a      	str	r2, [r3, #4]
    return 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	e005      	b.n	800090e <_fstat+0x2e>
  }

  errno = EBADF;
 8000902:	f002 fc6d 	bl	80031e0 <__errno>
 8000906:	0003      	movs	r3, r0
 8000908:	2209      	movs	r2, #9
 800090a:	601a      	str	r2, [r3, #0]
  return 0;
 800090c:	2300      	movs	r3, #0
}
 800090e:	0018      	movs	r0, r3
 8000910:	46bd      	mov	sp, r7
 8000912:	b002      	add	sp, #8
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	4b0f      	ldr	r3, [pc, #60]	; (800095c <HAL_MspInit+0x44>)
 8000920:	699a      	ldr	r2, [r3, #24]
 8000922:	4b0e      	ldr	r3, [pc, #56]	; (800095c <HAL_MspInit+0x44>)
 8000924:	2101      	movs	r1, #1
 8000926:	430a      	orrs	r2, r1
 8000928:	619a      	str	r2, [r3, #24]
 800092a:	4b0c      	ldr	r3, [pc, #48]	; (800095c <HAL_MspInit+0x44>)
 800092c:	699b      	ldr	r3, [r3, #24]
 800092e:	2201      	movs	r2, #1
 8000930:	4013      	ands	r3, r2
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <HAL_MspInit+0x44>)
 8000938:	69da      	ldr	r2, [r3, #28]
 800093a:	4b08      	ldr	r3, [pc, #32]	; (800095c <HAL_MspInit+0x44>)
 800093c:	2180      	movs	r1, #128	; 0x80
 800093e:	0549      	lsls	r1, r1, #21
 8000940:	430a      	orrs	r2, r1
 8000942:	61da      	str	r2, [r3, #28]
 8000944:	4b05      	ldr	r3, [pc, #20]	; (800095c <HAL_MspInit+0x44>)
 8000946:	69da      	ldr	r2, [r3, #28]
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	055b      	lsls	r3, r3, #21
 800094c:	4013      	ands	r3, r2
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	b002      	add	sp, #8
 8000958:	bd80      	pop	{r7, pc}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	40021000 	.word	0x40021000

08000960 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a06      	ldr	r2, [pc, #24]	; (8000988 <HAL_RTC_MspInit+0x28>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d106      	bne.n	8000980 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000972:	4b06      	ldr	r3, [pc, #24]	; (800098c <HAL_RTC_MspInit+0x2c>)
 8000974:	6a1a      	ldr	r2, [r3, #32]
 8000976:	4b05      	ldr	r3, [pc, #20]	; (800098c <HAL_RTC_MspInit+0x2c>)
 8000978:	2180      	movs	r1, #128	; 0x80
 800097a:	0209      	lsls	r1, r1, #8
 800097c:	430a      	orrs	r2, r1
 800097e:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b002      	add	sp, #8
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40002800 	.word	0x40002800
 800098c:	40021000 	.word	0x40021000

08000990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b08b      	sub	sp, #44	; 0x2c
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	2414      	movs	r4, #20
 800099a:	193b      	adds	r3, r7, r4
 800099c:	0018      	movs	r0, r3
 800099e:	2314      	movs	r3, #20
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f002 fbc6 	bl	8003134 <memset>
  if(huart->Instance==USART1)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a1d      	ldr	r2, [pc, #116]	; (8000a24 <HAL_UART_MspInit+0x94>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d133      	bne.n	8000a1a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009b2:	4b1d      	ldr	r3, [pc, #116]	; (8000a28 <HAL_UART_MspInit+0x98>)
 80009b4:	699a      	ldr	r2, [r3, #24]
 80009b6:	4b1c      	ldr	r3, [pc, #112]	; (8000a28 <HAL_UART_MspInit+0x98>)
 80009b8:	2180      	movs	r1, #128	; 0x80
 80009ba:	01c9      	lsls	r1, r1, #7
 80009bc:	430a      	orrs	r2, r1
 80009be:	619a      	str	r2, [r3, #24]
 80009c0:	4b19      	ldr	r3, [pc, #100]	; (8000a28 <HAL_UART_MspInit+0x98>)
 80009c2:	699a      	ldr	r2, [r3, #24]
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	01db      	lsls	r3, r3, #7
 80009c8:	4013      	ands	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <HAL_UART_MspInit+0x98>)
 80009d0:	695a      	ldr	r2, [r3, #20]
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <HAL_UART_MspInit+0x98>)
 80009d4:	2180      	movs	r1, #128	; 0x80
 80009d6:	0289      	lsls	r1, r1, #10
 80009d8:	430a      	orrs	r2, r1
 80009da:	615a      	str	r2, [r3, #20]
 80009dc:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <HAL_UART_MspInit+0x98>)
 80009de:	695a      	ldr	r2, [r3, #20]
 80009e0:	2380      	movs	r3, #128	; 0x80
 80009e2:	029b      	lsls	r3, r3, #10
 80009e4:	4013      	ands	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	22c0      	movs	r2, #192	; 0xc0
 80009ee:	00d2      	lsls	r2, r2, #3
 80009f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f2:	0021      	movs	r1, r4
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2202      	movs	r2, #2
 80009f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2203      	movs	r2, #3
 8000a04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2201      	movs	r2, #1
 8000a0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0c:	187a      	adds	r2, r7, r1
 8000a0e:	2390      	movs	r3, #144	; 0x90
 8000a10:	05db      	lsls	r3, r3, #23
 8000a12:	0011      	movs	r1, r2
 8000a14:	0018      	movs	r0, r3
 8000a16:	f000 f9c3 	bl	8000da0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a1a:	46c0      	nop			; (mov r8, r8)
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b00b      	add	sp, #44	; 0x2c
 8000a20:	bd90      	pop	{r4, r7, pc}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	40013800 	.word	0x40013800
 8000a28:	40021000 	.word	0x40021000

08000a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a30:	e7fe      	b.n	8000a30 <NMI_Handler+0x4>

08000a32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a36:	e7fe      	b.n	8000a36 <HardFault_Handler+0x4>

08000a38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a3c:	46c0      	nop			; (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a50:	f000 f8b2 	bl	8000bb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a54:	46c0      	nop			; (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
	...

08000a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a64:	4a14      	ldr	r2, [pc, #80]	; (8000ab8 <_sbrk+0x5c>)
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <_sbrk+0x60>)
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <_sbrk+0x64>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d102      	bne.n	8000a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a78:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <_sbrk+0x64>)
 8000a7a:	4a12      	ldr	r2, [pc, #72]	; (8000ac4 <_sbrk+0x68>)
 8000a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <_sbrk+0x64>)
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	18d3      	adds	r3, r2, r3
 8000a86:	693a      	ldr	r2, [r7, #16]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d207      	bcs.n	8000a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a8c:	f002 fba8 	bl	80031e0 <__errno>
 8000a90:	0003      	movs	r3, r0
 8000a92:	220c      	movs	r2, #12
 8000a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a96:	2301      	movs	r3, #1
 8000a98:	425b      	negs	r3, r3
 8000a9a:	e009      	b.n	8000ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <_sbrk+0x64>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aa2:	4b07      	ldr	r3, [pc, #28]	; (8000ac0 <_sbrk+0x64>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	18d2      	adds	r2, r2, r3
 8000aaa:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <_sbrk+0x64>)
 8000aac:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000aae:	68fb      	ldr	r3, [r7, #12]
}
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	b006      	add	sp, #24
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20002000 	.word	0x20002000
 8000abc:	00000400 	.word	0x00000400
 8000ac0:	20000130 	.word	0x20000130
 8000ac4:	20000288 	.word	0x20000288

08000ac8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000acc:	46c0      	nop			; (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
	...

08000ad4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ad4:	480d      	ldr	r0, [pc, #52]	; (8000b0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ad6:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000ad8:	f7ff fff6 	bl	8000ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000adc:	480c      	ldr	r0, [pc, #48]	; (8000b10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ade:	490d      	ldr	r1, [pc, #52]	; (8000b14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ae0:	4a0d      	ldr	r2, [pc, #52]	; (8000b18 <LoopForever+0xe>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae4:	e002      	b.n	8000aec <LoopCopyDataInit>

08000ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aea:	3304      	adds	r3, #4

08000aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af0:	d3f9      	bcc.n	8000ae6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000af2:	4a0a      	ldr	r2, [pc, #40]	; (8000b1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000af4:	4c0a      	ldr	r4, [pc, #40]	; (8000b20 <LoopForever+0x16>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af8:	e001      	b.n	8000afe <LoopFillZerobss>

08000afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000afc:	3204      	adds	r2, #4

08000afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b00:	d3fb      	bcc.n	8000afa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b02:	f002 fb73 	bl	80031ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b06:	f7ff fc7d 	bl	8000404 <main>

08000b0a <LoopForever>:

LoopForever:
    b LoopForever
 8000b0a:	e7fe      	b.n	8000b0a <LoopForever>
  ldr   r0, =_estack
 8000b0c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b14:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b18:	08004b48 	.word	0x08004b48
  ldr r2, =_sbss
 8000b1c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b20:	20000284 	.word	0x20000284

08000b24 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b24:	e7fe      	b.n	8000b24 <ADC1_COMP_IRQHandler>
	...

08000b28 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <HAL_Init+0x24>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_Init+0x24>)
 8000b32:	2110      	movs	r1, #16
 8000b34:	430a      	orrs	r2, r1
 8000b36:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f000 f809 	bl	8000b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b3e:	f7ff feeb 	bl	8000918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b42:	2300      	movs	r3, #0
}
 8000b44:	0018      	movs	r0, r3
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	40022000 	.word	0x40022000

08000b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b58:	4b14      	ldr	r3, [pc, #80]	; (8000bac <HAL_InitTick+0x5c>)
 8000b5a:	681c      	ldr	r4, [r3, #0]
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <HAL_InitTick+0x60>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	0019      	movs	r1, r3
 8000b62:	23fa      	movs	r3, #250	; 0xfa
 8000b64:	0098      	lsls	r0, r3, #2
 8000b66:	f7ff fad9 	bl	800011c <__udivsi3>
 8000b6a:	0003      	movs	r3, r0
 8000b6c:	0019      	movs	r1, r3
 8000b6e:	0020      	movs	r0, r4
 8000b70:	f7ff fad4 	bl	800011c <__udivsi3>
 8000b74:	0003      	movs	r3, r0
 8000b76:	0018      	movs	r0, r3
 8000b78:	f000 f905 	bl	8000d86 <HAL_SYSTICK_Config>
 8000b7c:	1e03      	subs	r3, r0, #0
 8000b7e:	d001      	beq.n	8000b84 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b80:	2301      	movs	r3, #1
 8000b82:	e00f      	b.n	8000ba4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2b03      	cmp	r3, #3
 8000b88:	d80b      	bhi.n	8000ba2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b8a:	6879      	ldr	r1, [r7, #4]
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	425b      	negs	r3, r3
 8000b90:	2200      	movs	r2, #0
 8000b92:	0018      	movs	r0, r3
 8000b94:	f000 f8e2 	bl	8000d5c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b98:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_InitTick+0x64>)
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	e000      	b.n	8000ba4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
}
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	b003      	add	sp, #12
 8000baa:	bd90      	pop	{r4, r7, pc}
 8000bac:	20000000 	.word	0x20000000
 8000bb0:	20000008 	.word	0x20000008
 8000bb4:	20000004 	.word	0x20000004

08000bb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bbc:	4b05      	ldr	r3, [pc, #20]	; (8000bd4 <HAL_IncTick+0x1c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	001a      	movs	r2, r3
 8000bc2:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <HAL_IncTick+0x20>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	18d2      	adds	r2, r2, r3
 8000bc8:	4b03      	ldr	r3, [pc, #12]	; (8000bd8 <HAL_IncTick+0x20>)
 8000bca:	601a      	str	r2, [r3, #0]
}
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	20000008 	.word	0x20000008
 8000bd8:	20000134 	.word	0x20000134

08000bdc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  return uwTick;
 8000be0:	4b02      	ldr	r3, [pc, #8]	; (8000bec <HAL_GetTick+0x10>)
 8000be2:	681b      	ldr	r3, [r3, #0]
}
 8000be4:	0018      	movs	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	20000134 	.word	0x20000134

08000bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf8:	f7ff fff0 	bl	8000bdc <HAL_GetTick>
 8000bfc:	0003      	movs	r3, r0
 8000bfe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	3301      	adds	r3, #1
 8000c08:	d005      	beq.n	8000c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <HAL_Delay+0x44>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	001a      	movs	r2, r3
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	189b      	adds	r3, r3, r2
 8000c14:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	f7ff ffe0 	bl	8000bdc <HAL_GetTick>
 8000c1c:	0002      	movs	r2, r0
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d8f7      	bhi.n	8000c18 <HAL_Delay+0x28>
  {
  }
}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b004      	add	sp, #16
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	20000008 	.word	0x20000008

08000c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c38:	b590      	push	{r4, r7, lr}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	0002      	movs	r2, r0
 8000c40:	6039      	str	r1, [r7, #0]
 8000c42:	1dfb      	adds	r3, r7, #7
 8000c44:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c46:	1dfb      	adds	r3, r7, #7
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	2b7f      	cmp	r3, #127	; 0x7f
 8000c4c:	d828      	bhi.n	8000ca0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c4e:	4a2f      	ldr	r2, [pc, #188]	; (8000d0c <__NVIC_SetPriority+0xd4>)
 8000c50:	1dfb      	adds	r3, r7, #7
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	b25b      	sxtb	r3, r3
 8000c56:	089b      	lsrs	r3, r3, #2
 8000c58:	33c0      	adds	r3, #192	; 0xc0
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	589b      	ldr	r3, [r3, r2]
 8000c5e:	1dfa      	adds	r2, r7, #7
 8000c60:	7812      	ldrb	r2, [r2, #0]
 8000c62:	0011      	movs	r1, r2
 8000c64:	2203      	movs	r2, #3
 8000c66:	400a      	ands	r2, r1
 8000c68:	00d2      	lsls	r2, r2, #3
 8000c6a:	21ff      	movs	r1, #255	; 0xff
 8000c6c:	4091      	lsls	r1, r2
 8000c6e:	000a      	movs	r2, r1
 8000c70:	43d2      	mvns	r2, r2
 8000c72:	401a      	ands	r2, r3
 8000c74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	019b      	lsls	r3, r3, #6
 8000c7a:	22ff      	movs	r2, #255	; 0xff
 8000c7c:	401a      	ands	r2, r3
 8000c7e:	1dfb      	adds	r3, r7, #7
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	0018      	movs	r0, r3
 8000c84:	2303      	movs	r3, #3
 8000c86:	4003      	ands	r3, r0
 8000c88:	00db      	lsls	r3, r3, #3
 8000c8a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c8c:	481f      	ldr	r0, [pc, #124]	; (8000d0c <__NVIC_SetPriority+0xd4>)
 8000c8e:	1dfb      	adds	r3, r7, #7
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	b25b      	sxtb	r3, r3
 8000c94:	089b      	lsrs	r3, r3, #2
 8000c96:	430a      	orrs	r2, r1
 8000c98:	33c0      	adds	r3, #192	; 0xc0
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c9e:	e031      	b.n	8000d04 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ca0:	4a1b      	ldr	r2, [pc, #108]	; (8000d10 <__NVIC_SetPriority+0xd8>)
 8000ca2:	1dfb      	adds	r3, r7, #7
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	0019      	movs	r1, r3
 8000ca8:	230f      	movs	r3, #15
 8000caa:	400b      	ands	r3, r1
 8000cac:	3b08      	subs	r3, #8
 8000cae:	089b      	lsrs	r3, r3, #2
 8000cb0:	3306      	adds	r3, #6
 8000cb2:	009b      	lsls	r3, r3, #2
 8000cb4:	18d3      	adds	r3, r2, r3
 8000cb6:	3304      	adds	r3, #4
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	1dfa      	adds	r2, r7, #7
 8000cbc:	7812      	ldrb	r2, [r2, #0]
 8000cbe:	0011      	movs	r1, r2
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	400a      	ands	r2, r1
 8000cc4:	00d2      	lsls	r2, r2, #3
 8000cc6:	21ff      	movs	r1, #255	; 0xff
 8000cc8:	4091      	lsls	r1, r2
 8000cca:	000a      	movs	r2, r1
 8000ccc:	43d2      	mvns	r2, r2
 8000cce:	401a      	ands	r2, r3
 8000cd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	019b      	lsls	r3, r3, #6
 8000cd6:	22ff      	movs	r2, #255	; 0xff
 8000cd8:	401a      	ands	r2, r3
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	0018      	movs	r0, r3
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	4003      	ands	r3, r0
 8000ce4:	00db      	lsls	r3, r3, #3
 8000ce6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce8:	4809      	ldr	r0, [pc, #36]	; (8000d10 <__NVIC_SetPriority+0xd8>)
 8000cea:	1dfb      	adds	r3, r7, #7
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	001c      	movs	r4, r3
 8000cf0:	230f      	movs	r3, #15
 8000cf2:	4023      	ands	r3, r4
 8000cf4:	3b08      	subs	r3, #8
 8000cf6:	089b      	lsrs	r3, r3, #2
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	3306      	adds	r3, #6
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	18c3      	adds	r3, r0, r3
 8000d00:	3304      	adds	r3, #4
 8000d02:	601a      	str	r2, [r3, #0]
}
 8000d04:	46c0      	nop			; (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b003      	add	sp, #12
 8000d0a:	bd90      	pop	{r4, r7, pc}
 8000d0c:	e000e100 	.word	0xe000e100
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	1e5a      	subs	r2, r3, #1
 8000d20:	2380      	movs	r3, #128	; 0x80
 8000d22:	045b      	lsls	r3, r3, #17
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d301      	bcc.n	8000d2c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d28:	2301      	movs	r3, #1
 8000d2a:	e010      	b.n	8000d4e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d2c:	4b0a      	ldr	r3, [pc, #40]	; (8000d58 <SysTick_Config+0x44>)
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	3a01      	subs	r2, #1
 8000d32:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d34:	2301      	movs	r3, #1
 8000d36:	425b      	negs	r3, r3
 8000d38:	2103      	movs	r1, #3
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f7ff ff7c 	bl	8000c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d40:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <SysTick_Config+0x44>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d46:	4b04      	ldr	r3, [pc, #16]	; (8000d58 <SysTick_Config+0x44>)
 8000d48:	2207      	movs	r2, #7
 8000d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d4c:	2300      	movs	r3, #0
}
 8000d4e:	0018      	movs	r0, r3
 8000d50:	46bd      	mov	sp, r7
 8000d52:	b002      	add	sp, #8
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	e000e010 	.word	0xe000e010

08000d5c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60b9      	str	r1, [r7, #8]
 8000d64:	607a      	str	r2, [r7, #4]
 8000d66:	210f      	movs	r1, #15
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	1c02      	adds	r2, r0, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d6e:	68ba      	ldr	r2, [r7, #8]
 8000d70:	187b      	adds	r3, r7, r1
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	b25b      	sxtb	r3, r3
 8000d76:	0011      	movs	r1, r2
 8000d78:	0018      	movs	r0, r3
 8000d7a:	f7ff ff5d 	bl	8000c38 <__NVIC_SetPriority>
}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	46bd      	mov	sp, r7
 8000d82:	b004      	add	sp, #16
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b082      	sub	sp, #8
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	0018      	movs	r0, r3
 8000d92:	f7ff ffbf 	bl	8000d14 <SysTick_Config>
 8000d96:	0003      	movs	r3, r0
}
 8000d98:	0018      	movs	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	b002      	add	sp, #8
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dae:	e14f      	b.n	8001050 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2101      	movs	r1, #1
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	4091      	lsls	r1, r2
 8000dba:	000a      	movs	r2, r1
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d100      	bne.n	8000dc8 <HAL_GPIO_Init+0x28>
 8000dc6:	e140      	b.n	800104a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2203      	movs	r2, #3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d005      	beq.n	8000de0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2203      	movs	r2, #3
 8000dda:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d130      	bne.n	8000e42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	2203      	movs	r2, #3
 8000dec:	409a      	lsls	r2, r3
 8000dee:	0013      	movs	r3, r2
 8000df0:	43da      	mvns	r2, r3
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	68da      	ldr	r2, [r3, #12]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	409a      	lsls	r2, r3
 8000e02:	0013      	movs	r3, r2
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e16:	2201      	movs	r2, #1
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	409a      	lsls	r2, r3
 8000e1c:	0013      	movs	r3, r2
 8000e1e:	43da      	mvns	r2, r3
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	091b      	lsrs	r3, r3, #4
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	401a      	ands	r2, r3
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	409a      	lsls	r2, r3
 8000e34:	0013      	movs	r3, r2
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	2203      	movs	r2, #3
 8000e48:	4013      	ands	r3, r2
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d017      	beq.n	8000e7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	2203      	movs	r2, #3
 8000e5a:	409a      	lsls	r2, r3
 8000e5c:	0013      	movs	r3, r2
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	689a      	ldr	r2, [r3, #8]
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	409a      	lsls	r2, r3
 8000e70:	0013      	movs	r3, r2
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	2203      	movs	r2, #3
 8000e84:	4013      	ands	r3, r2
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d123      	bne.n	8000ed2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	08da      	lsrs	r2, r3, #3
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	3208      	adds	r2, #8
 8000e92:	0092      	lsls	r2, r2, #2
 8000e94:	58d3      	ldr	r3, [r2, r3]
 8000e96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	2207      	movs	r2, #7
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	220f      	movs	r2, #15
 8000ea2:	409a      	lsls	r2, r3
 8000ea4:	0013      	movs	r3, r2
 8000ea6:	43da      	mvns	r2, r3
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	691a      	ldr	r2, [r3, #16]
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	2107      	movs	r1, #7
 8000eb6:	400b      	ands	r3, r1
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	409a      	lsls	r2, r3
 8000ebc:	0013      	movs	r3, r2
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	08da      	lsrs	r2, r3, #3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3208      	adds	r2, #8
 8000ecc:	0092      	lsls	r2, r2, #2
 8000ece:	6939      	ldr	r1, [r7, #16]
 8000ed0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	2203      	movs	r2, #3
 8000ede:	409a      	lsls	r2, r3
 8000ee0:	0013      	movs	r3, r2
 8000ee2:	43da      	mvns	r2, r3
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	2203      	movs	r2, #3
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	409a      	lsls	r2, r3
 8000ef8:	0013      	movs	r3, r2
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	23c0      	movs	r3, #192	; 0xc0
 8000f0c:	029b      	lsls	r3, r3, #10
 8000f0e:	4013      	ands	r3, r2
 8000f10:	d100      	bne.n	8000f14 <HAL_GPIO_Init+0x174>
 8000f12:	e09a      	b.n	800104a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f14:	4b54      	ldr	r3, [pc, #336]	; (8001068 <HAL_GPIO_Init+0x2c8>)
 8000f16:	699a      	ldr	r2, [r3, #24]
 8000f18:	4b53      	ldr	r3, [pc, #332]	; (8001068 <HAL_GPIO_Init+0x2c8>)
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	619a      	str	r2, [r3, #24]
 8000f20:	4b51      	ldr	r3, [pc, #324]	; (8001068 <HAL_GPIO_Init+0x2c8>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	2201      	movs	r2, #1
 8000f26:	4013      	ands	r3, r2
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f2c:	4a4f      	ldr	r2, [pc, #316]	; (800106c <HAL_GPIO_Init+0x2cc>)
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	089b      	lsrs	r3, r3, #2
 8000f32:	3302      	adds	r3, #2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	589b      	ldr	r3, [r3, r2]
 8000f38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	4013      	ands	r3, r2
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	220f      	movs	r2, #15
 8000f44:	409a      	lsls	r2, r3
 8000f46:	0013      	movs	r3, r2
 8000f48:	43da      	mvns	r2, r3
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	2390      	movs	r3, #144	; 0x90
 8000f54:	05db      	lsls	r3, r3, #23
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d013      	beq.n	8000f82 <HAL_GPIO_Init+0x1e2>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a44      	ldr	r2, [pc, #272]	; (8001070 <HAL_GPIO_Init+0x2d0>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d00d      	beq.n	8000f7e <HAL_GPIO_Init+0x1de>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a43      	ldr	r2, [pc, #268]	; (8001074 <HAL_GPIO_Init+0x2d4>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d007      	beq.n	8000f7a <HAL_GPIO_Init+0x1da>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a42      	ldr	r2, [pc, #264]	; (8001078 <HAL_GPIO_Init+0x2d8>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d101      	bne.n	8000f76 <HAL_GPIO_Init+0x1d6>
 8000f72:	2303      	movs	r3, #3
 8000f74:	e006      	b.n	8000f84 <HAL_GPIO_Init+0x1e4>
 8000f76:	2305      	movs	r3, #5
 8000f78:	e004      	b.n	8000f84 <HAL_GPIO_Init+0x1e4>
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	e002      	b.n	8000f84 <HAL_GPIO_Init+0x1e4>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e000      	b.n	8000f84 <HAL_GPIO_Init+0x1e4>
 8000f82:	2300      	movs	r3, #0
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	2103      	movs	r1, #3
 8000f88:	400a      	ands	r2, r1
 8000f8a:	0092      	lsls	r2, r2, #2
 8000f8c:	4093      	lsls	r3, r2
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f94:	4935      	ldr	r1, [pc, #212]	; (800106c <HAL_GPIO_Init+0x2cc>)
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	089b      	lsrs	r3, r3, #2
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fa2:	4b36      	ldr	r3, [pc, #216]	; (800107c <HAL_GPIO_Init+0x2dc>)
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	43da      	mvns	r2, r3
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685a      	ldr	r2, [r3, #4]
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	035b      	lsls	r3, r3, #13
 8000fba:	4013      	ands	r3, r2
 8000fbc:	d003      	beq.n	8000fc6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fc6:	4b2d      	ldr	r3, [pc, #180]	; (800107c <HAL_GPIO_Init+0x2dc>)
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000fcc:	4b2b      	ldr	r3, [pc, #172]	; (800107c <HAL_GPIO_Init+0x2dc>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	43da      	mvns	r2, r3
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	2380      	movs	r3, #128	; 0x80
 8000fe2:	039b      	lsls	r3, r3, #14
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <HAL_GPIO_Init+0x2dc>)
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000ff6:	4b21      	ldr	r3, [pc, #132]	; (800107c <HAL_GPIO_Init+0x2dc>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	43da      	mvns	r2, r3
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	4013      	ands	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685a      	ldr	r2, [r3, #4]
 800100a:	2380      	movs	r3, #128	; 0x80
 800100c:	029b      	lsls	r3, r3, #10
 800100e:	4013      	ands	r3, r2
 8001010:	d003      	beq.n	800101a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4313      	orrs	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <HAL_GPIO_Init+0x2dc>)
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001020:	4b16      	ldr	r3, [pc, #88]	; (800107c <HAL_GPIO_Init+0x2dc>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	43da      	mvns	r2, r3
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	4013      	ands	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685a      	ldr	r2, [r3, #4]
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	025b      	lsls	r3, r3, #9
 8001038:	4013      	ands	r3, r2
 800103a:	d003      	beq.n	8001044 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	4313      	orrs	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001044:	4b0d      	ldr	r3, [pc, #52]	; (800107c <HAL_GPIO_Init+0x2dc>)
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	3301      	adds	r3, #1
 800104e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	40da      	lsrs	r2, r3
 8001058:	1e13      	subs	r3, r2, #0
 800105a:	d000      	beq.n	800105e <HAL_GPIO_Init+0x2be>
 800105c:	e6a8      	b.n	8000db0 <HAL_GPIO_Init+0x10>
  } 
}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	46c0      	nop			; (mov r8, r8)
 8001062:	46bd      	mov	sp, r7
 8001064:	b006      	add	sp, #24
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40021000 	.word	0x40021000
 800106c:	40010000 	.word	0x40010000
 8001070:	48000400 	.word	0x48000400
 8001074:	48000800 	.word	0x48000800
 8001078:	48000c00 	.word	0x48000c00
 800107c:	40010400 	.word	0x40010400

08001080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	0008      	movs	r0, r1
 800108a:	0011      	movs	r1, r2
 800108c:	1cbb      	adds	r3, r7, #2
 800108e:	1c02      	adds	r2, r0, #0
 8001090:	801a      	strh	r2, [r3, #0]
 8001092:	1c7b      	adds	r3, r7, #1
 8001094:	1c0a      	adds	r2, r1, #0
 8001096:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001098:	1c7b      	adds	r3, r7, #1
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d004      	beq.n	80010aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010a0:	1cbb      	adds	r3, r7, #2
 80010a2:	881a      	ldrh	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010a8:	e003      	b.n	80010b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010aa:	1cbb      	adds	r3, r7, #2
 80010ac:	881a      	ldrh	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	46bd      	mov	sp, r7
 80010b6:	b002      	add	sp, #8
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d101      	bne.n	80010ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e301      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2201      	movs	r2, #1
 80010d4:	4013      	ands	r3, r2
 80010d6:	d100      	bne.n	80010da <HAL_RCC_OscConfig+0x1e>
 80010d8:	e08d      	b.n	80011f6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010da:	4bc3      	ldr	r3, [pc, #780]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	220c      	movs	r2, #12
 80010e0:	4013      	ands	r3, r2
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	d00e      	beq.n	8001104 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010e6:	4bc0      	ldr	r3, [pc, #768]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	220c      	movs	r2, #12
 80010ec:	4013      	ands	r3, r2
 80010ee:	2b08      	cmp	r3, #8
 80010f0:	d116      	bne.n	8001120 <HAL_RCC_OscConfig+0x64>
 80010f2:	4bbd      	ldr	r3, [pc, #756]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	025b      	lsls	r3, r3, #9
 80010fa:	401a      	ands	r2, r3
 80010fc:	2380      	movs	r3, #128	; 0x80
 80010fe:	025b      	lsls	r3, r3, #9
 8001100:	429a      	cmp	r2, r3
 8001102:	d10d      	bne.n	8001120 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001104:	4bb8      	ldr	r3, [pc, #736]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	2380      	movs	r3, #128	; 0x80
 800110a:	029b      	lsls	r3, r3, #10
 800110c:	4013      	ands	r3, r2
 800110e:	d100      	bne.n	8001112 <HAL_RCC_OscConfig+0x56>
 8001110:	e070      	b.n	80011f4 <HAL_RCC_OscConfig+0x138>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d000      	beq.n	800111c <HAL_RCC_OscConfig+0x60>
 800111a:	e06b      	b.n	80011f4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e2d8      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d107      	bne.n	8001138 <HAL_RCC_OscConfig+0x7c>
 8001128:	4baf      	ldr	r3, [pc, #700]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4bae      	ldr	r3, [pc, #696]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800112e:	2180      	movs	r1, #128	; 0x80
 8001130:	0249      	lsls	r1, r1, #9
 8001132:	430a      	orrs	r2, r1
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	e02f      	b.n	8001198 <HAL_RCC_OscConfig+0xdc>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d10c      	bne.n	800115a <HAL_RCC_OscConfig+0x9e>
 8001140:	4ba9      	ldr	r3, [pc, #676]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4ba8      	ldr	r3, [pc, #672]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001146:	49a9      	ldr	r1, [pc, #676]	; (80013ec <HAL_RCC_OscConfig+0x330>)
 8001148:	400a      	ands	r2, r1
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	4ba6      	ldr	r3, [pc, #664]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4ba5      	ldr	r3, [pc, #660]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001152:	49a7      	ldr	r1, [pc, #668]	; (80013f0 <HAL_RCC_OscConfig+0x334>)
 8001154:	400a      	ands	r2, r1
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	e01e      	b.n	8001198 <HAL_RCC_OscConfig+0xdc>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b05      	cmp	r3, #5
 8001160:	d10e      	bne.n	8001180 <HAL_RCC_OscConfig+0xc4>
 8001162:	4ba1      	ldr	r3, [pc, #644]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	4ba0      	ldr	r3, [pc, #640]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001168:	2180      	movs	r1, #128	; 0x80
 800116a:	02c9      	lsls	r1, r1, #11
 800116c:	430a      	orrs	r2, r1
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	4b9d      	ldr	r3, [pc, #628]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b9c      	ldr	r3, [pc, #624]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001176:	2180      	movs	r1, #128	; 0x80
 8001178:	0249      	lsls	r1, r1, #9
 800117a:	430a      	orrs	r2, r1
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	e00b      	b.n	8001198 <HAL_RCC_OscConfig+0xdc>
 8001180:	4b99      	ldr	r3, [pc, #612]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4b98      	ldr	r3, [pc, #608]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001186:	4999      	ldr	r1, [pc, #612]	; (80013ec <HAL_RCC_OscConfig+0x330>)
 8001188:	400a      	ands	r2, r1
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	4b96      	ldr	r3, [pc, #600]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	4b95      	ldr	r3, [pc, #596]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001192:	4997      	ldr	r1, [pc, #604]	; (80013f0 <HAL_RCC_OscConfig+0x334>)
 8001194:	400a      	ands	r2, r1
 8001196:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d014      	beq.n	80011ca <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a0:	f7ff fd1c 	bl	8000bdc <HAL_GetTick>
 80011a4:	0003      	movs	r3, r0
 80011a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a8:	e008      	b.n	80011bc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011aa:	f7ff fd17 	bl	8000bdc <HAL_GetTick>
 80011ae:	0002      	movs	r2, r0
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	2b64      	cmp	r3, #100	; 0x64
 80011b6:	d901      	bls.n	80011bc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80011b8:	2303      	movs	r3, #3
 80011ba:	e28a      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011bc:	4b8a      	ldr	r3, [pc, #552]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	029b      	lsls	r3, r3, #10
 80011c4:	4013      	ands	r3, r2
 80011c6:	d0f0      	beq.n	80011aa <HAL_RCC_OscConfig+0xee>
 80011c8:	e015      	b.n	80011f6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ca:	f7ff fd07 	bl	8000bdc <HAL_GetTick>
 80011ce:	0003      	movs	r3, r0
 80011d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d4:	f7ff fd02 	bl	8000bdc <HAL_GetTick>
 80011d8:	0002      	movs	r2, r0
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b64      	cmp	r3, #100	; 0x64
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e275      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011e6:	4b80      	ldr	r3, [pc, #512]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	2380      	movs	r3, #128	; 0x80
 80011ec:	029b      	lsls	r3, r3, #10
 80011ee:	4013      	ands	r3, r2
 80011f0:	d1f0      	bne.n	80011d4 <HAL_RCC_OscConfig+0x118>
 80011f2:	e000      	b.n	80011f6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2202      	movs	r2, #2
 80011fc:	4013      	ands	r3, r2
 80011fe:	d100      	bne.n	8001202 <HAL_RCC_OscConfig+0x146>
 8001200:	e069      	b.n	80012d6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001202:	4b79      	ldr	r3, [pc, #484]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	220c      	movs	r2, #12
 8001208:	4013      	ands	r3, r2
 800120a:	d00b      	beq.n	8001224 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800120c:	4b76      	ldr	r3, [pc, #472]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	220c      	movs	r2, #12
 8001212:	4013      	ands	r3, r2
 8001214:	2b08      	cmp	r3, #8
 8001216:	d11c      	bne.n	8001252 <HAL_RCC_OscConfig+0x196>
 8001218:	4b73      	ldr	r3, [pc, #460]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800121a:	685a      	ldr	r2, [r3, #4]
 800121c:	2380      	movs	r3, #128	; 0x80
 800121e:	025b      	lsls	r3, r3, #9
 8001220:	4013      	ands	r3, r2
 8001222:	d116      	bne.n	8001252 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001224:	4b70      	ldr	r3, [pc, #448]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2202      	movs	r2, #2
 800122a:	4013      	ands	r3, r2
 800122c:	d005      	beq.n	800123a <HAL_RCC_OscConfig+0x17e>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d001      	beq.n	800123a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e24b      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800123a:	4b6b      	ldr	r3, [pc, #428]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	22f8      	movs	r2, #248	; 0xf8
 8001240:	4393      	bics	r3, r2
 8001242:	0019      	movs	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	00da      	lsls	r2, r3, #3
 800124a:	4b67      	ldr	r3, [pc, #412]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800124c:	430a      	orrs	r2, r1
 800124e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001250:	e041      	b.n	80012d6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d024      	beq.n	80012a4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800125a:	4b63      	ldr	r3, [pc, #396]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	4b62      	ldr	r3, [pc, #392]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001260:	2101      	movs	r1, #1
 8001262:	430a      	orrs	r2, r1
 8001264:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001266:	f7ff fcb9 	bl	8000bdc <HAL_GetTick>
 800126a:	0003      	movs	r3, r0
 800126c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001270:	f7ff fcb4 	bl	8000bdc <HAL_GetTick>
 8001274:	0002      	movs	r2, r0
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b02      	cmp	r3, #2
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e227      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001282:	4b59      	ldr	r3, [pc, #356]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2202      	movs	r2, #2
 8001288:	4013      	ands	r3, r2
 800128a:	d0f1      	beq.n	8001270 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800128c:	4b56      	ldr	r3, [pc, #344]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	22f8      	movs	r2, #248	; 0xf8
 8001292:	4393      	bics	r3, r2
 8001294:	0019      	movs	r1, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	00da      	lsls	r2, r3, #3
 800129c:	4b52      	ldr	r3, [pc, #328]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800129e:	430a      	orrs	r2, r1
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	e018      	b.n	80012d6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012a4:	4b50      	ldr	r3, [pc, #320]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b4f      	ldr	r3, [pc, #316]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80012aa:	2101      	movs	r1, #1
 80012ac:	438a      	bics	r2, r1
 80012ae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b0:	f7ff fc94 	bl	8000bdc <HAL_GetTick>
 80012b4:	0003      	movs	r3, r0
 80012b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b8:	e008      	b.n	80012cc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012ba:	f7ff fc8f 	bl	8000bdc <HAL_GetTick>
 80012be:	0002      	movs	r2, r0
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d901      	bls.n	80012cc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e202      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012cc:	4b46      	ldr	r3, [pc, #280]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2202      	movs	r2, #2
 80012d2:	4013      	ands	r3, r2
 80012d4:	d1f1      	bne.n	80012ba <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2208      	movs	r2, #8
 80012dc:	4013      	ands	r3, r2
 80012de:	d036      	beq.n	800134e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	69db      	ldr	r3, [r3, #28]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d019      	beq.n	800131c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012e8:	4b3f      	ldr	r3, [pc, #252]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80012ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012ec:	4b3e      	ldr	r3, [pc, #248]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80012ee:	2101      	movs	r1, #1
 80012f0:	430a      	orrs	r2, r1
 80012f2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f4:	f7ff fc72 	bl	8000bdc <HAL_GetTick>
 80012f8:	0003      	movs	r3, r0
 80012fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012fe:	f7ff fc6d 	bl	8000bdc <HAL_GetTick>
 8001302:	0002      	movs	r2, r0
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e1e0      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001310:	4b35      	ldr	r3, [pc, #212]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	2202      	movs	r2, #2
 8001316:	4013      	ands	r3, r2
 8001318:	d0f1      	beq.n	80012fe <HAL_RCC_OscConfig+0x242>
 800131a:	e018      	b.n	800134e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800131c:	4b32      	ldr	r3, [pc, #200]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800131e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001320:	4b31      	ldr	r3, [pc, #196]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001322:	2101      	movs	r1, #1
 8001324:	438a      	bics	r2, r1
 8001326:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001328:	f7ff fc58 	bl	8000bdc <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001330:	e008      	b.n	8001344 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001332:	f7ff fc53 	bl	8000bdc <HAL_GetTick>
 8001336:	0002      	movs	r2, r0
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e1c6      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001344:	4b28      	ldr	r3, [pc, #160]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001348:	2202      	movs	r2, #2
 800134a:	4013      	ands	r3, r2
 800134c:	d1f1      	bne.n	8001332 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2204      	movs	r2, #4
 8001354:	4013      	ands	r3, r2
 8001356:	d100      	bne.n	800135a <HAL_RCC_OscConfig+0x29e>
 8001358:	e0b4      	b.n	80014c4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800135a:	201f      	movs	r0, #31
 800135c:	183b      	adds	r3, r7, r0
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001362:	4b21      	ldr	r3, [pc, #132]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001364:	69da      	ldr	r2, [r3, #28]
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	055b      	lsls	r3, r3, #21
 800136a:	4013      	ands	r3, r2
 800136c:	d110      	bne.n	8001390 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800136e:	4b1e      	ldr	r3, [pc, #120]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001370:	69da      	ldr	r2, [r3, #28]
 8001372:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 8001374:	2180      	movs	r1, #128	; 0x80
 8001376:	0549      	lsls	r1, r1, #21
 8001378:	430a      	orrs	r2, r1
 800137a:	61da      	str	r2, [r3, #28]
 800137c:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 800137e:	69da      	ldr	r2, [r3, #28]
 8001380:	2380      	movs	r3, #128	; 0x80
 8001382:	055b      	lsls	r3, r3, #21
 8001384:	4013      	ands	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800138a:	183b      	adds	r3, r7, r0
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001390:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <HAL_RCC_OscConfig+0x338>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	2380      	movs	r3, #128	; 0x80
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	4013      	ands	r3, r2
 800139a:	d11a      	bne.n	80013d2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800139c:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <HAL_RCC_OscConfig+0x338>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <HAL_RCC_OscConfig+0x338>)
 80013a2:	2180      	movs	r1, #128	; 0x80
 80013a4:	0049      	lsls	r1, r1, #1
 80013a6:	430a      	orrs	r2, r1
 80013a8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013aa:	f7ff fc17 	bl	8000bdc <HAL_GetTick>
 80013ae:	0003      	movs	r3, r0
 80013b0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013b4:	f7ff fc12 	bl	8000bdc <HAL_GetTick>
 80013b8:	0002      	movs	r2, r0
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b64      	cmp	r3, #100	; 0x64
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e185      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013c6:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <HAL_RCC_OscConfig+0x338>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	2380      	movs	r3, #128	; 0x80
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	4013      	ands	r3, r2
 80013d0:	d0f0      	beq.n	80013b4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d10e      	bne.n	80013f8 <HAL_RCC_OscConfig+0x33c>
 80013da:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80013dc:	6a1a      	ldr	r2, [r3, #32]
 80013de:	4b02      	ldr	r3, [pc, #8]	; (80013e8 <HAL_RCC_OscConfig+0x32c>)
 80013e0:	2101      	movs	r1, #1
 80013e2:	430a      	orrs	r2, r1
 80013e4:	621a      	str	r2, [r3, #32]
 80013e6:	e035      	b.n	8001454 <HAL_RCC_OscConfig+0x398>
 80013e8:	40021000 	.word	0x40021000
 80013ec:	fffeffff 	.word	0xfffeffff
 80013f0:	fffbffff 	.word	0xfffbffff
 80013f4:	40007000 	.word	0x40007000
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d10c      	bne.n	800141a <HAL_RCC_OscConfig+0x35e>
 8001400:	4bb6      	ldr	r3, [pc, #728]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001402:	6a1a      	ldr	r2, [r3, #32]
 8001404:	4bb5      	ldr	r3, [pc, #724]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001406:	2101      	movs	r1, #1
 8001408:	438a      	bics	r2, r1
 800140a:	621a      	str	r2, [r3, #32]
 800140c:	4bb3      	ldr	r3, [pc, #716]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800140e:	6a1a      	ldr	r2, [r3, #32]
 8001410:	4bb2      	ldr	r3, [pc, #712]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001412:	2104      	movs	r1, #4
 8001414:	438a      	bics	r2, r1
 8001416:	621a      	str	r2, [r3, #32]
 8001418:	e01c      	b.n	8001454 <HAL_RCC_OscConfig+0x398>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b05      	cmp	r3, #5
 8001420:	d10c      	bne.n	800143c <HAL_RCC_OscConfig+0x380>
 8001422:	4bae      	ldr	r3, [pc, #696]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001424:	6a1a      	ldr	r2, [r3, #32]
 8001426:	4bad      	ldr	r3, [pc, #692]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001428:	2104      	movs	r1, #4
 800142a:	430a      	orrs	r2, r1
 800142c:	621a      	str	r2, [r3, #32]
 800142e:	4bab      	ldr	r3, [pc, #684]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001430:	6a1a      	ldr	r2, [r3, #32]
 8001432:	4baa      	ldr	r3, [pc, #680]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001434:	2101      	movs	r1, #1
 8001436:	430a      	orrs	r2, r1
 8001438:	621a      	str	r2, [r3, #32]
 800143a:	e00b      	b.n	8001454 <HAL_RCC_OscConfig+0x398>
 800143c:	4ba7      	ldr	r3, [pc, #668]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800143e:	6a1a      	ldr	r2, [r3, #32]
 8001440:	4ba6      	ldr	r3, [pc, #664]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001442:	2101      	movs	r1, #1
 8001444:	438a      	bics	r2, r1
 8001446:	621a      	str	r2, [r3, #32]
 8001448:	4ba4      	ldr	r3, [pc, #656]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800144a:	6a1a      	ldr	r2, [r3, #32]
 800144c:	4ba3      	ldr	r3, [pc, #652]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800144e:	2104      	movs	r1, #4
 8001450:	438a      	bics	r2, r1
 8001452:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d014      	beq.n	8001486 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145c:	f7ff fbbe 	bl	8000bdc <HAL_GetTick>
 8001460:	0003      	movs	r3, r0
 8001462:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001464:	e009      	b.n	800147a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001466:	f7ff fbb9 	bl	8000bdc <HAL_GetTick>
 800146a:	0002      	movs	r2, r0
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	4a9b      	ldr	r2, [pc, #620]	; (80016e0 <HAL_RCC_OscConfig+0x624>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e12b      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147a:	4b98      	ldr	r3, [pc, #608]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800147c:	6a1b      	ldr	r3, [r3, #32]
 800147e:	2202      	movs	r2, #2
 8001480:	4013      	ands	r3, r2
 8001482:	d0f0      	beq.n	8001466 <HAL_RCC_OscConfig+0x3aa>
 8001484:	e013      	b.n	80014ae <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001486:	f7ff fba9 	bl	8000bdc <HAL_GetTick>
 800148a:	0003      	movs	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800148e:	e009      	b.n	80014a4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001490:	f7ff fba4 	bl	8000bdc <HAL_GetTick>
 8001494:	0002      	movs	r2, r0
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	4a91      	ldr	r2, [pc, #580]	; (80016e0 <HAL_RCC_OscConfig+0x624>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e116      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014a4:	4b8d      	ldr	r3, [pc, #564]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80014a6:	6a1b      	ldr	r3, [r3, #32]
 80014a8:	2202      	movs	r2, #2
 80014aa:	4013      	ands	r3, r2
 80014ac:	d1f0      	bne.n	8001490 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014ae:	231f      	movs	r3, #31
 80014b0:	18fb      	adds	r3, r7, r3
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d105      	bne.n	80014c4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014b8:	4b88      	ldr	r3, [pc, #544]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80014ba:	69da      	ldr	r2, [r3, #28]
 80014bc:	4b87      	ldr	r3, [pc, #540]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80014be:	4989      	ldr	r1, [pc, #548]	; (80016e4 <HAL_RCC_OscConfig+0x628>)
 80014c0:	400a      	ands	r2, r1
 80014c2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2210      	movs	r2, #16
 80014ca:	4013      	ands	r3, r2
 80014cc:	d063      	beq.n	8001596 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	695b      	ldr	r3, [r3, #20]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d12a      	bne.n	800152c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014d6:	4b81      	ldr	r3, [pc, #516]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80014d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014da:	4b80      	ldr	r3, [pc, #512]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80014dc:	2104      	movs	r1, #4
 80014de:	430a      	orrs	r2, r1
 80014e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80014e2:	4b7e      	ldr	r3, [pc, #504]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80014e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014e6:	4b7d      	ldr	r3, [pc, #500]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80014e8:	2101      	movs	r1, #1
 80014ea:	430a      	orrs	r2, r1
 80014ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ee:	f7ff fb75 	bl	8000bdc <HAL_GetTick>
 80014f2:	0003      	movs	r3, r0
 80014f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014f8:	f7ff fb70 	bl	8000bdc <HAL_GetTick>
 80014fc:	0002      	movs	r2, r0
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e0e3      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800150a:	4b74      	ldr	r3, [pc, #464]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800150c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800150e:	2202      	movs	r2, #2
 8001510:	4013      	ands	r3, r2
 8001512:	d0f1      	beq.n	80014f8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001514:	4b71      	ldr	r3, [pc, #452]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001518:	22f8      	movs	r2, #248	; 0xf8
 800151a:	4393      	bics	r3, r2
 800151c:	0019      	movs	r1, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	00da      	lsls	r2, r3, #3
 8001524:	4b6d      	ldr	r3, [pc, #436]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001526:	430a      	orrs	r2, r1
 8001528:	635a      	str	r2, [r3, #52]	; 0x34
 800152a:	e034      	b.n	8001596 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	695b      	ldr	r3, [r3, #20]
 8001530:	3305      	adds	r3, #5
 8001532:	d111      	bne.n	8001558 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001534:	4b69      	ldr	r3, [pc, #420]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001536:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001538:	4b68      	ldr	r3, [pc, #416]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800153a:	2104      	movs	r1, #4
 800153c:	438a      	bics	r2, r1
 800153e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001540:	4b66      	ldr	r3, [pc, #408]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001544:	22f8      	movs	r2, #248	; 0xf8
 8001546:	4393      	bics	r3, r2
 8001548:	0019      	movs	r1, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	00da      	lsls	r2, r3, #3
 8001550:	4b62      	ldr	r3, [pc, #392]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001552:	430a      	orrs	r2, r1
 8001554:	635a      	str	r2, [r3, #52]	; 0x34
 8001556:	e01e      	b.n	8001596 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001558:	4b60      	ldr	r3, [pc, #384]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800155a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800155c:	4b5f      	ldr	r3, [pc, #380]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800155e:	2104      	movs	r1, #4
 8001560:	430a      	orrs	r2, r1
 8001562:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001564:	4b5d      	ldr	r3, [pc, #372]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001566:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001568:	4b5c      	ldr	r3, [pc, #368]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800156a:	2101      	movs	r1, #1
 800156c:	438a      	bics	r2, r1
 800156e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001570:	f7ff fb34 	bl	8000bdc <HAL_GetTick>
 8001574:	0003      	movs	r3, r0
 8001576:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001578:	e008      	b.n	800158c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800157a:	f7ff fb2f 	bl	8000bdc <HAL_GetTick>
 800157e:	0002      	movs	r2, r0
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e0a2      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800158c:	4b53      	ldr	r3, [pc, #332]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800158e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001590:	2202      	movs	r2, #2
 8001592:	4013      	ands	r3, r2
 8001594:	d1f1      	bne.n	800157a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a1b      	ldr	r3, [r3, #32]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d100      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4e4>
 800159e:	e097      	b.n	80016d0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015a0:	4b4e      	ldr	r3, [pc, #312]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	220c      	movs	r2, #12
 80015a6:	4013      	ands	r3, r2
 80015a8:	2b08      	cmp	r3, #8
 80015aa:	d100      	bne.n	80015ae <HAL_RCC_OscConfig+0x4f2>
 80015ac:	e06b      	b.n	8001686 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a1b      	ldr	r3, [r3, #32]
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d14c      	bne.n	8001650 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b6:	4b49      	ldr	r3, [pc, #292]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	4b48      	ldr	r3, [pc, #288]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80015bc:	494a      	ldr	r1, [pc, #296]	; (80016e8 <HAL_RCC_OscConfig+0x62c>)
 80015be:	400a      	ands	r2, r1
 80015c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c2:	f7ff fb0b 	bl	8000bdc <HAL_GetTick>
 80015c6:	0003      	movs	r3, r0
 80015c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff fb06 	bl	8000bdc <HAL_GetTick>
 80015d0:	0002      	movs	r2, r0
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e079      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015de:	4b3f      	ldr	r3, [pc, #252]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	049b      	lsls	r3, r3, #18
 80015e6:	4013      	ands	r3, r2
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015ea:	4b3c      	ldr	r3, [pc, #240]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80015ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ee:	220f      	movs	r2, #15
 80015f0:	4393      	bics	r3, r2
 80015f2:	0019      	movs	r1, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f8:	4b38      	ldr	r3, [pc, #224]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 80015fa:	430a      	orrs	r2, r1
 80015fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80015fe:	4b37      	ldr	r3, [pc, #220]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	4a3a      	ldr	r2, [pc, #232]	; (80016ec <HAL_RCC_OscConfig+0x630>)
 8001604:	4013      	ands	r3, r2
 8001606:	0019      	movs	r1, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001610:	431a      	orrs	r2, r3
 8001612:	4b32      	ldr	r3, [pc, #200]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001614:	430a      	orrs	r2, r1
 8001616:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001618:	4b30      	ldr	r3, [pc, #192]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4b2f      	ldr	r3, [pc, #188]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800161e:	2180      	movs	r1, #128	; 0x80
 8001620:	0449      	lsls	r1, r1, #17
 8001622:	430a      	orrs	r2, r1
 8001624:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001626:	f7ff fad9 	bl	8000bdc <HAL_GetTick>
 800162a:	0003      	movs	r3, r0
 800162c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001630:	f7ff fad4 	bl	8000bdc <HAL_GetTick>
 8001634:	0002      	movs	r2, r0
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e047      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001642:	4b26      	ldr	r3, [pc, #152]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	2380      	movs	r3, #128	; 0x80
 8001648:	049b      	lsls	r3, r3, #18
 800164a:	4013      	ands	r3, r2
 800164c:	d0f0      	beq.n	8001630 <HAL_RCC_OscConfig+0x574>
 800164e:	e03f      	b.n	80016d0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001650:	4b22      	ldr	r3, [pc, #136]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b21      	ldr	r3, [pc, #132]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001656:	4924      	ldr	r1, [pc, #144]	; (80016e8 <HAL_RCC_OscConfig+0x62c>)
 8001658:	400a      	ands	r2, r1
 800165a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165c:	f7ff fabe 	bl	8000bdc <HAL_GetTick>
 8001660:	0003      	movs	r3, r0
 8001662:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001664:	e008      	b.n	8001678 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001666:	f7ff fab9 	bl	8000bdc <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	2b02      	cmp	r3, #2
 8001672:	d901      	bls.n	8001678 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e02c      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001678:	4b18      	ldr	r3, [pc, #96]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	049b      	lsls	r3, r3, #18
 8001680:	4013      	ands	r3, r2
 8001682:	d1f0      	bne.n	8001666 <HAL_RCC_OscConfig+0x5aa>
 8001684:	e024      	b.n	80016d0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d101      	bne.n	8001692 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e01f      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001692:	4b12      	ldr	r3, [pc, #72]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001698:	4b10      	ldr	r3, [pc, #64]	; (80016dc <HAL_RCC_OscConfig+0x620>)
 800169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800169c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800169e:	697a      	ldr	r2, [r7, #20]
 80016a0:	2380      	movs	r3, #128	; 0x80
 80016a2:	025b      	lsls	r3, r3, #9
 80016a4:	401a      	ands	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d10e      	bne.n	80016cc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	220f      	movs	r2, #15
 80016b2:	401a      	ands	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d107      	bne.n	80016cc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	23f0      	movs	r3, #240	; 0xf0
 80016c0:	039b      	lsls	r3, r3, #14
 80016c2:	401a      	ands	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d001      	beq.n	80016d0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	0018      	movs	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b008      	add	sp, #32
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			; (mov r8, r8)
 80016dc:	40021000 	.word	0x40021000
 80016e0:	00001388 	.word	0x00001388
 80016e4:	efffffff 	.word	0xefffffff
 80016e8:	feffffff 	.word	0xfeffffff
 80016ec:	ffc2ffff 	.word	0xffc2ffff

080016f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d101      	bne.n	8001704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e0b3      	b.n	800186c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001704:	4b5b      	ldr	r3, [pc, #364]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2201      	movs	r2, #1
 800170a:	4013      	ands	r3, r2
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d911      	bls.n	8001736 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001712:	4b58      	ldr	r3, [pc, #352]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2201      	movs	r2, #1
 8001718:	4393      	bics	r3, r2
 800171a:	0019      	movs	r1, r3
 800171c:	4b55      	ldr	r3, [pc, #340]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001724:	4b53      	ldr	r3, [pc, #332]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2201      	movs	r2, #1
 800172a:	4013      	ands	r3, r2
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	429a      	cmp	r2, r3
 8001730:	d001      	beq.n	8001736 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e09a      	b.n	800186c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2202      	movs	r2, #2
 800173c:	4013      	ands	r3, r2
 800173e:	d015      	beq.n	800176c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2204      	movs	r2, #4
 8001746:	4013      	ands	r3, r2
 8001748:	d006      	beq.n	8001758 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800174a:	4b4b      	ldr	r3, [pc, #300]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	4b4a      	ldr	r3, [pc, #296]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 8001750:	21e0      	movs	r1, #224	; 0xe0
 8001752:	00c9      	lsls	r1, r1, #3
 8001754:	430a      	orrs	r2, r1
 8001756:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001758:	4b47      	ldr	r3, [pc, #284]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	22f0      	movs	r2, #240	; 0xf0
 800175e:	4393      	bics	r3, r2
 8001760:	0019      	movs	r1, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	689a      	ldr	r2, [r3, #8]
 8001766:	4b44      	ldr	r3, [pc, #272]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 8001768:	430a      	orrs	r2, r1
 800176a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2201      	movs	r2, #1
 8001772:	4013      	ands	r3, r2
 8001774:	d040      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d107      	bne.n	800178e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800177e:	4b3e      	ldr	r3, [pc, #248]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	029b      	lsls	r3, r3, #10
 8001786:	4013      	ands	r3, r2
 8001788:	d114      	bne.n	80017b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e06e      	b.n	800186c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d107      	bne.n	80017a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001796:	4b38      	ldr	r3, [pc, #224]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	049b      	lsls	r3, r3, #18
 800179e:	4013      	ands	r3, r2
 80017a0:	d108      	bne.n	80017b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e062      	b.n	800186c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a6:	4b34      	ldr	r3, [pc, #208]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2202      	movs	r2, #2
 80017ac:	4013      	ands	r3, r2
 80017ae:	d101      	bne.n	80017b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e05b      	b.n	800186c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017b4:	4b30      	ldr	r3, [pc, #192]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	2203      	movs	r2, #3
 80017ba:	4393      	bics	r3, r2
 80017bc:	0019      	movs	r1, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	4b2d      	ldr	r3, [pc, #180]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 80017c4:	430a      	orrs	r2, r1
 80017c6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017c8:	f7ff fa08 	bl	8000bdc <HAL_GetTick>
 80017cc:	0003      	movs	r3, r0
 80017ce:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d0:	e009      	b.n	80017e6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d2:	f7ff fa03 	bl	8000bdc <HAL_GetTick>
 80017d6:	0002      	movs	r2, r0
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	4a27      	ldr	r2, [pc, #156]	; (800187c <HAL_RCC_ClockConfig+0x18c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e042      	b.n	800186c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017e6:	4b24      	ldr	r3, [pc, #144]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	220c      	movs	r2, #12
 80017ec:	401a      	ands	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d1ec      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017f8:	4b1e      	ldr	r3, [pc, #120]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2201      	movs	r2, #1
 80017fe:	4013      	ands	r3, r2
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	429a      	cmp	r2, r3
 8001804:	d211      	bcs.n	800182a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001806:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2201      	movs	r2, #1
 800180c:	4393      	bics	r3, r2
 800180e:	0019      	movs	r1, r3
 8001810:	4b18      	ldr	r3, [pc, #96]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 8001812:	683a      	ldr	r2, [r7, #0]
 8001814:	430a      	orrs	r2, r1
 8001816:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001818:	4b16      	ldr	r3, [pc, #88]	; (8001874 <HAL_RCC_ClockConfig+0x184>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2201      	movs	r2, #1
 800181e:	4013      	ands	r3, r2
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	429a      	cmp	r2, r3
 8001824:	d001      	beq.n	800182a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e020      	b.n	800186c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2204      	movs	r2, #4
 8001830:	4013      	ands	r3, r2
 8001832:	d009      	beq.n	8001848 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001834:	4b10      	ldr	r3, [pc, #64]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	4a11      	ldr	r2, [pc, #68]	; (8001880 <HAL_RCC_ClockConfig+0x190>)
 800183a:	4013      	ands	r3, r2
 800183c:	0019      	movs	r1, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68da      	ldr	r2, [r3, #12]
 8001842:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 8001844:	430a      	orrs	r2, r1
 8001846:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001848:	f000 f820 	bl	800188c <HAL_RCC_GetSysClockFreq>
 800184c:	0001      	movs	r1, r0
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <HAL_RCC_ClockConfig+0x188>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	091b      	lsrs	r3, r3, #4
 8001854:	220f      	movs	r2, #15
 8001856:	4013      	ands	r3, r2
 8001858:	4a0a      	ldr	r2, [pc, #40]	; (8001884 <HAL_RCC_ClockConfig+0x194>)
 800185a:	5cd3      	ldrb	r3, [r2, r3]
 800185c:	000a      	movs	r2, r1
 800185e:	40da      	lsrs	r2, r3
 8001860:	4b09      	ldr	r3, [pc, #36]	; (8001888 <HAL_RCC_ClockConfig+0x198>)
 8001862:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001864:	2000      	movs	r0, #0
 8001866:	f7ff f973 	bl	8000b50 <HAL_InitTick>
  
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
}
 800186c:	0018      	movs	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	b004      	add	sp, #16
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40022000 	.word	0x40022000
 8001878:	40021000 	.word	0x40021000
 800187c:	00001388 	.word	0x00001388
 8001880:	fffff8ff 	.word	0xfffff8ff
 8001884:	080049b8 	.word	0x080049b8
 8001888:	20000000 	.word	0x20000000

0800188c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	2300      	movs	r3, #0
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80018a6:	4b20      	ldr	r3, [pc, #128]	; (8001928 <HAL_RCC_GetSysClockFreq+0x9c>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	220c      	movs	r2, #12
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b04      	cmp	r3, #4
 80018b4:	d002      	beq.n	80018bc <HAL_RCC_GetSysClockFreq+0x30>
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d003      	beq.n	80018c2 <HAL_RCC_GetSysClockFreq+0x36>
 80018ba:	e02c      	b.n	8001916 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018bc:	4b1b      	ldr	r3, [pc, #108]	; (800192c <HAL_RCC_GetSysClockFreq+0xa0>)
 80018be:	613b      	str	r3, [r7, #16]
      break;
 80018c0:	e02c      	b.n	800191c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	0c9b      	lsrs	r3, r3, #18
 80018c6:	220f      	movs	r2, #15
 80018c8:	4013      	ands	r3, r2
 80018ca:	4a19      	ldr	r2, [pc, #100]	; (8001930 <HAL_RCC_GetSysClockFreq+0xa4>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80018d0:	4b15      	ldr	r3, [pc, #84]	; (8001928 <HAL_RCC_GetSysClockFreq+0x9c>)
 80018d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d4:	220f      	movs	r2, #15
 80018d6:	4013      	ands	r3, r2
 80018d8:	4a16      	ldr	r2, [pc, #88]	; (8001934 <HAL_RCC_GetSysClockFreq+0xa8>)
 80018da:	5cd3      	ldrb	r3, [r2, r3]
 80018dc:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	025b      	lsls	r3, r3, #9
 80018e4:	4013      	ands	r3, r2
 80018e6:	d009      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	4810      	ldr	r0, [pc, #64]	; (800192c <HAL_RCC_GetSysClockFreq+0xa0>)
 80018ec:	f7fe fc16 	bl	800011c <__udivsi3>
 80018f0:	0003      	movs	r3, r0
 80018f2:	001a      	movs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4353      	muls	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	e009      	b.n	8001910 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80018fc:	6879      	ldr	r1, [r7, #4]
 80018fe:	000a      	movs	r2, r1
 8001900:	0152      	lsls	r2, r2, #5
 8001902:	1a52      	subs	r2, r2, r1
 8001904:	0193      	lsls	r3, r2, #6
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	185b      	adds	r3, r3, r1
 800190c:	021b      	lsls	r3, r3, #8
 800190e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	613b      	str	r3, [r7, #16]
      break;
 8001914:	e002      	b.n	800191c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001916:	4b05      	ldr	r3, [pc, #20]	; (800192c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001918:	613b      	str	r3, [r7, #16]
      break;
 800191a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800191c:	693b      	ldr	r3, [r7, #16]
}
 800191e:	0018      	movs	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	b006      	add	sp, #24
 8001924:	bd80      	pop	{r7, pc}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	40021000 	.word	0x40021000
 800192c:	007a1200 	.word	0x007a1200
 8001930:	080049d0 	.word	0x080049d0
 8001934:	080049e0 	.word	0x080049e0

08001938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800193c:	4b02      	ldr	r3, [pc, #8]	; (8001948 <HAL_RCC_GetHCLKFreq+0x10>)
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	0018      	movs	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	20000000 	.word	0x20000000

0800194c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001950:	f7ff fff2 	bl	8001938 <HAL_RCC_GetHCLKFreq>
 8001954:	0001      	movs	r1, r0
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	0a1b      	lsrs	r3, r3, #8
 800195c:	2207      	movs	r2, #7
 800195e:	4013      	ands	r3, r2
 8001960:	4a04      	ldr	r2, [pc, #16]	; (8001974 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001962:	5cd3      	ldrb	r3, [r2, r3]
 8001964:	40d9      	lsrs	r1, r3
 8001966:	000b      	movs	r3, r1
}    
 8001968:	0018      	movs	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	46c0      	nop			; (mov r8, r8)
 8001970:	40021000 	.word	0x40021000
 8001974:	080049c8 	.word	0x080049c8

08001978 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001984:	2300      	movs	r3, #0
 8001986:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	025b      	lsls	r3, r3, #9
 8001990:	4013      	ands	r3, r2
 8001992:	d100      	bne.n	8001996 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001994:	e08e      	b.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001996:	2017      	movs	r0, #23
 8001998:	183b      	adds	r3, r7, r0
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800199e:	4b5f      	ldr	r3, [pc, #380]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019a0:	69da      	ldr	r2, [r3, #28]
 80019a2:	2380      	movs	r3, #128	; 0x80
 80019a4:	055b      	lsls	r3, r3, #21
 80019a6:	4013      	ands	r3, r2
 80019a8:	d110      	bne.n	80019cc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019aa:	4b5c      	ldr	r3, [pc, #368]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019ac:	69da      	ldr	r2, [r3, #28]
 80019ae:	4b5b      	ldr	r3, [pc, #364]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019b0:	2180      	movs	r1, #128	; 0x80
 80019b2:	0549      	lsls	r1, r1, #21
 80019b4:	430a      	orrs	r2, r1
 80019b6:	61da      	str	r2, [r3, #28]
 80019b8:	4b58      	ldr	r3, [pc, #352]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80019ba:	69da      	ldr	r2, [r3, #28]
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	055b      	lsls	r3, r3, #21
 80019c0:	4013      	ands	r3, r2
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019c6:	183b      	adds	r3, r7, r0
 80019c8:	2201      	movs	r2, #1
 80019ca:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019cc:	4b54      	ldr	r3, [pc, #336]	; (8001b20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	4013      	ands	r3, r2
 80019d6:	d11a      	bne.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019d8:	4b51      	ldr	r3, [pc, #324]	; (8001b20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b50      	ldr	r3, [pc, #320]	; (8001b20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	0049      	lsls	r1, r1, #1
 80019e2:	430a      	orrs	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019e6:	f7ff f8f9 	bl	8000bdc <HAL_GetTick>
 80019ea:	0003      	movs	r3, r0
 80019ec:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ee:	e008      	b.n	8001a02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019f0:	f7ff f8f4 	bl	8000bdc <HAL_GetTick>
 80019f4:	0002      	movs	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	; 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e087      	b.n	8001b12 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a02:	4b47      	ldr	r3, [pc, #284]	; (8001b20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	2380      	movs	r3, #128	; 0x80
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a0e:	4b43      	ldr	r3, [pc, #268]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a10:	6a1a      	ldr	r2, [r3, #32]
 8001a12:	23c0      	movs	r3, #192	; 0xc0
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	4013      	ands	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d034      	beq.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	23c0      	movs	r3, #192	; 0xc0
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	4013      	ands	r3, r2
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d02c      	beq.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a30:	4b3a      	ldr	r3, [pc, #232]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	4a3b      	ldr	r2, [pc, #236]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a36:	4013      	ands	r3, r2
 8001a38:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a3a:	4b38      	ldr	r3, [pc, #224]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a3c:	6a1a      	ldr	r2, [r3, #32]
 8001a3e:	4b37      	ldr	r3, [pc, #220]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a40:	2180      	movs	r1, #128	; 0x80
 8001a42:	0249      	lsls	r1, r1, #9
 8001a44:	430a      	orrs	r2, r1
 8001a46:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a48:	4b34      	ldr	r3, [pc, #208]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a4a:	6a1a      	ldr	r2, [r3, #32]
 8001a4c:	4b33      	ldr	r3, [pc, #204]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a4e:	4936      	ldr	r1, [pc, #216]	; (8001b28 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001a50:	400a      	ands	r2, r1
 8001a52:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a54:	4b31      	ldr	r3, [pc, #196]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d013      	beq.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7ff f8bb 	bl	8000bdc <HAL_GetTick>
 8001a66:	0003      	movs	r3, r0
 8001a68:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a6a:	e009      	b.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6c:	f7ff f8b6 	bl	8000bdc <HAL_GetTick>
 8001a70:	0002      	movs	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	4a2d      	ldr	r2, [pc, #180]	; (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e048      	b.n	8001b12 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a80:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	2202      	movs	r2, #2
 8001a86:	4013      	ands	r3, r2
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a8a:	4b24      	ldr	r3, [pc, #144]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a8c:	6a1b      	ldr	r3, [r3, #32]
 8001a8e:	4a25      	ldr	r2, [pc, #148]	; (8001b24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	0019      	movs	r1, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	4b20      	ldr	r3, [pc, #128]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a9e:	2317      	movs	r3, #23
 8001aa0:	18fb      	adds	r3, r7, r3
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d105      	bne.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001aaa:	69da      	ldr	r2, [r3, #28]
 8001aac:	4b1b      	ldr	r3, [pc, #108]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001aae:	4920      	ldr	r1, [pc, #128]	; (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ab0:	400a      	ands	r2, r1
 8001ab2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	4013      	ands	r3, r2
 8001abc:	d009      	beq.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001abe:	4b17      	ldr	r3, [pc, #92]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	4393      	bics	r3, r2
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	4b13      	ldr	r3, [pc, #76]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2220      	movs	r2, #32
 8001ad8:	4013      	ands	r3, r2
 8001ada:	d009      	beq.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001adc:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae0:	2210      	movs	r2, #16
 8001ae2:	4393      	bics	r3, r2
 8001ae4:	0019      	movs	r1, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001aec:	430a      	orrs	r2, r1
 8001aee:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	4013      	ands	r3, r2
 8001afa:	d009      	beq.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b00:	2240      	movs	r2, #64	; 0x40
 8001b02:	4393      	bics	r3, r2
 8001b04:	0019      	movs	r1, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	691a      	ldr	r2, [r3, #16]
 8001b0a:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	0018      	movs	r0, r3
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b006      	add	sp, #24
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40007000 	.word	0x40007000
 8001b24:	fffffcff 	.word	0xfffffcff
 8001b28:	fffeffff 	.word	0xfffeffff
 8001b2c:	00001388 	.word	0x00001388
 8001b30:	efffffff 	.word	0xefffffff

08001b34 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001b34:	b5b0      	push	{r4, r5, r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	2201      	movs	r2, #1
 8001b42:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e081      	b.n	8001c52 <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	7f5b      	ldrb	r3, [r3, #29]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d106      	bne.n	8001b66 <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	0018      	movs	r0, r3
 8001b62:	f7fe fefd 	bl	8000960 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2202      	movs	r2, #2
 8001b6a:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	2210      	movs	r2, #16
 8001b74:	4013      	ands	r3, r2
 8001b76:	2b10      	cmp	r3, #16
 8001b78:	d05c      	beq.n	8001c34 <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	22ca      	movs	r2, #202	; 0xca
 8001b80:	625a      	str	r2, [r3, #36]	; 0x24
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2253      	movs	r2, #83	; 0x53
 8001b88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001b8a:	250f      	movs	r5, #15
 8001b8c:	197c      	adds	r4, r7, r5
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	0018      	movs	r0, r3
 8001b92:	f000 fa73 	bl	800207c <RTC_EnterInitMode>
 8001b96:	0003      	movs	r3, r0
 8001b98:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8001b9a:	0028      	movs	r0, r5
 8001b9c:	183b      	adds	r3, r7, r0
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d12c      	bne.n	8001bfe <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	689a      	ldr	r2, [r3, #8]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	492b      	ldr	r1, [pc, #172]	; (8001c5c <HAL_RTC_Init+0x128>)
 8001bb0:	400a      	ands	r2, r1
 8001bb2:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6899      	ldr	r1, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	695b      	ldr	r3, [r3, #20]
 8001bc8:	431a      	orrs	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	68d2      	ldr	r2, [r2, #12]
 8001bda:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6919      	ldr	r1, [r3, #16]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	041a      	lsls	r2, r3, #16
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	430a      	orrs	r2, r1
 8001bee:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001bf0:	183c      	adds	r4, r7, r0
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f000 fa84 	bl	8002102 <RTC_ExitInitMode>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8001bfe:	230f      	movs	r3, #15
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d110      	bne.n	8001c2a <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4913      	ldr	r1, [pc, #76]	; (8001c60 <HAL_RTC_Init+0x12c>)
 8001c14:	400a      	ands	r2, r1
 8001c16:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699a      	ldr	r2, [r3, #24]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	430a      	orrs	r2, r1
 8001c28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	22ff      	movs	r2, #255	; 0xff
 8001c30:	625a      	str	r2, [r3, #36]	; 0x24
 8001c32:	e003      	b.n	8001c3c <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001c34:	230f      	movs	r3, #15
 8001c36:	18fb      	adds	r3, r7, r3
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8001c3c:	230f      	movs	r3, #15
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d102      	bne.n	8001c4c <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2201      	movs	r2, #1
 8001c4a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001c4c:	230f      	movs	r3, #15
 8001c4e:	18fb      	adds	r3, r7, r3
 8001c50:	781b      	ldrb	r3, [r3, #0]
}
 8001c52:	0018      	movs	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b004      	add	sp, #16
 8001c58:	bdb0      	pop	{r4, r5, r7, pc}
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	ff8fffbf 	.word	0xff8fffbf
 8001c60:	fffbffff 	.word	0xfffbffff

08001c64 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001c64:	b5b0      	push	{r4, r5, r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	7f1b      	ldrb	r3, [r3, #28]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d101      	bne.n	8001c80 <HAL_RTC_SetTime+0x1c>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e08e      	b.n	8001d9e <HAL_RTC_SetTime+0x13a>
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2201      	movs	r2, #1
 8001c84:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2202      	movs	r2, #2
 8001c8a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d125      	bne.n	8001cde <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	2240      	movs	r2, #64	; 0x40
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d102      	bne.n	8001ca4 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f000 fa53 	bl	8002154 <RTC_ByteToBcd2>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	785b      	ldrb	r3, [r3, #1]
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	f000 fa4c 	bl	8002154 <RTC_ByteToBcd2>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001cc0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	789b      	ldrb	r3, [r3, #2]
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 fa44 	bl	8002154 <RTC_ByteToBcd2>
 8001ccc:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001cce:	0022      	movs	r2, r4
 8001cd0:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	78db      	ldrb	r3, [r3, #3]
 8001cd6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	e017      	b.n	8001d0e <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	2240      	movs	r2, #64	; 0x40
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d102      	bne.n	8001cf0 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	2200      	movs	r2, #0
 8001cee:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	785b      	ldrb	r3, [r3, #1]
 8001cfa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001cfc:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001d02:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	78db      	ldrb	r3, [r3, #3]
 8001d08:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	22ca      	movs	r2, #202	; 0xca
 8001d14:	625a      	str	r2, [r3, #36]	; 0x24
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2253      	movs	r2, #83	; 0x53
 8001d1c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001d1e:	2513      	movs	r5, #19
 8001d20:	197c      	adds	r4, r7, r5
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	0018      	movs	r0, r3
 8001d26:	f000 f9a9 	bl	800207c <RTC_EnterInitMode>
 8001d2a:	0003      	movs	r3, r0
 8001d2c:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8001d2e:	0028      	movs	r0, r5
 8001d30:	183b      	adds	r3, r7, r0
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d120      	bne.n	8001d7a <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	491a      	ldr	r1, [pc, #104]	; (8001da8 <HAL_RTC_SetTime+0x144>)
 8001d40:	400a      	ands	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689a      	ldr	r2, [r3, #8]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4917      	ldr	r1, [pc, #92]	; (8001dac <HAL_RTC_SetTime+0x148>)
 8001d50:	400a      	ands	r2, r1
 8001d52:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6899      	ldr	r1, [r3, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	431a      	orrs	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001d6c:	183c      	adds	r4, r7, r0
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	0018      	movs	r0, r3
 8001d72:	f000 f9c6 	bl	8002102 <RTC_ExitInitMode>
 8001d76:	0003      	movs	r3, r0
 8001d78:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8001d7a:	2313      	movs	r3, #19
 8001d7c:	18fb      	adds	r3, r7, r3
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d102      	bne.n	8001d8a <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2201      	movs	r2, #1
 8001d88:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	22ff      	movs	r2, #255	; 0xff
 8001d90:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	771a      	strb	r2, [r3, #28]

  return status;
 8001d98:	2313      	movs	r3, #19
 8001d9a:	18fb      	adds	r3, r7, r3
 8001d9c:	781b      	ldrb	r3, [r3, #0]
}
 8001d9e:	0018      	movs	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	b006      	add	sp, #24
 8001da4:	bdb0      	pop	{r4, r5, r7, pc}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	007f7f7f 	.word	0x007f7f7f
 8001dac:	fffbffff 	.word	0xfffbffff

08001db0 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	045b      	lsls	r3, r3, #17
 8001dd2:	0c5a      	lsrs	r2, r3, #17
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a22      	ldr	r2, [pc, #136]	; (8001e68 <HAL_RTC_GetTime+0xb8>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	0c1b      	lsrs	r3, r3, #16
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	223f      	movs	r2, #63	; 0x3f
 8001dec:	4013      	ands	r3, r2
 8001dee:	b2da      	uxtb	r2, r3
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	0a1b      	lsrs	r3, r3, #8
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	227f      	movs	r2, #127	; 0x7f
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	227f      	movs	r2, #127	; 0x7f
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	0d9b      	lsrs	r3, r3, #22
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2201      	movs	r2, #1
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d11a      	bne.n	8001e5e <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f000 f9b2 	bl	8002196 <RTC_Bcd2ToByte>
 8001e32:	0003      	movs	r3, r0
 8001e34:	001a      	movs	r2, r3
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	785b      	ldrb	r3, [r3, #1]
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f000 f9a9 	bl	8002196 <RTC_Bcd2ToByte>
 8001e44:	0003      	movs	r3, r0
 8001e46:	001a      	movs	r2, r3
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	789b      	ldrb	r3, [r3, #2]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f000 f9a0 	bl	8002196 <RTC_Bcd2ToByte>
 8001e56:	0003      	movs	r3, r0
 8001e58:	001a      	movs	r2, r3
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	0018      	movs	r0, r3
 8001e62:	46bd      	mov	sp, r7
 8001e64:	b006      	add	sp, #24
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	007f7f7f 	.word	0x007f7f7f

08001e6c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001e6c:	b5b0      	push	{r4, r5, r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	7f1b      	ldrb	r3, [r3, #28]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d101      	bne.n	8001e88 <HAL_RTC_SetDate+0x1c>
 8001e84:	2302      	movs	r3, #2
 8001e86:	e07a      	b.n	8001f7e <HAL_RTC_SetDate+0x112>
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2202      	movs	r2, #2
 8001e92:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10e      	bne.n	8001eb8 <HAL_RTC_SetDate+0x4c>
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	785b      	ldrb	r3, [r3, #1]
 8001e9e:	001a      	movs	r2, r3
 8001ea0:	2310      	movs	r3, #16
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d008      	beq.n	8001eb8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	785b      	ldrb	r3, [r3, #1]
 8001eaa:	2210      	movs	r2, #16
 8001eac:	4393      	bics	r3, r2
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	330a      	adds	r3, #10
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d11c      	bne.n	8001ef8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	78db      	ldrb	r3, [r3, #3]
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f000 f946 	bl	8002154 <RTC_ByteToBcd2>
 8001ec8:	0003      	movs	r3, r0
 8001eca:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	785b      	ldrb	r3, [r3, #1]
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f000 f93f 	bl	8002154 <RTC_ByteToBcd2>
 8001ed6:	0003      	movs	r3, r0
 8001ed8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001eda:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	789b      	ldrb	r3, [r3, #2]
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f000 f937 	bl	8002154 <RTC_ByteToBcd2>
 8001ee6:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001ee8:	0022      	movs	r2, r4
 8001eea:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	e00e      	b.n	8001f16 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	78db      	ldrb	r3, [r3, #3]
 8001efc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	785b      	ldrb	r3, [r3, #1]
 8001f02:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001f04:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001f0a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001f12:	4313      	orrs	r3, r2
 8001f14:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	22ca      	movs	r2, #202	; 0xca
 8001f1c:	625a      	str	r2, [r3, #36]	; 0x24
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2253      	movs	r2, #83	; 0x53
 8001f24:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001f26:	2513      	movs	r5, #19
 8001f28:	197c      	adds	r4, r7, r5
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f000 f8a5 	bl	800207c <RTC_EnterInitMode>
 8001f32:	0003      	movs	r3, r0
 8001f34:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8001f36:	0028      	movs	r0, r5
 8001f38:	183b      	adds	r3, r7, r0
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d10c      	bne.n	8001f5a <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	4910      	ldr	r1, [pc, #64]	; (8001f88 <HAL_RTC_SetDate+0x11c>)
 8001f48:	400a      	ands	r2, r1
 8001f4a:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001f4c:	183c      	adds	r4, r7, r0
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	0018      	movs	r0, r3
 8001f52:	f000 f8d6 	bl	8002102 <RTC_ExitInitMode>
 8001f56:	0003      	movs	r3, r0
 8001f58:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8001f5a:	2313      	movs	r3, #19
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d102      	bne.n	8001f6a <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2201      	movs	r2, #1
 8001f68:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	22ff      	movs	r2, #255	; 0xff
 8001f70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]

  return status;
 8001f78:	2313      	movs	r3, #19
 8001f7a:	18fb      	adds	r3, r7, r3
 8001f7c:	781b      	ldrb	r3, [r3, #0]
}
 8001f7e:	0018      	movs	r0, r3
 8001f80:	46bd      	mov	sp, r7
 8001f82:	b006      	add	sp, #24
 8001f84:	bdb0      	pop	{r4, r5, r7, pc}
 8001f86:	46c0      	nop			; (mov r8, r8)
 8001f88:	00ffff3f 	.word	0x00ffff3f

08001f8c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	4a21      	ldr	r2, [pc, #132]	; (8002028 <HAL_RTC_GetDate+0x9c>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	0c1b      	lsrs	r3, r3, #16
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	0a1b      	lsrs	r3, r3, #8
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	221f      	movs	r2, #31
 8001fba:	4013      	ands	r3, r2
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	223f      	movs	r2, #63	; 0x3f
 8001fc8:	4013      	ands	r3, r2
 8001fca:	b2da      	uxtb	r2, r3
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	0b5b      	lsrs	r3, r3, #13
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2207      	movs	r2, #7
 8001fd8:	4013      	ands	r3, r2
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d11a      	bne.n	800201c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	78db      	ldrb	r3, [r3, #3]
 8001fea:	0018      	movs	r0, r3
 8001fec:	f000 f8d3 	bl	8002196 <RTC_Bcd2ToByte>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	001a      	movs	r2, r3
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	785b      	ldrb	r3, [r3, #1]
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f000 f8ca 	bl	8002196 <RTC_Bcd2ToByte>
 8002002:	0003      	movs	r3, r0
 8002004:	001a      	movs	r2, r3
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	789b      	ldrb	r3, [r3, #2]
 800200e:	0018      	movs	r0, r3
 8002010:	f000 f8c1 	bl	8002196 <RTC_Bcd2ToByte>
 8002014:	0003      	movs	r3, r0
 8002016:	001a      	movs	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	0018      	movs	r0, r3
 8002020:	46bd      	mov	sp, r7
 8002022:	b006      	add	sp, #24
 8002024:	bd80      	pop	{r7, pc}
 8002026:	46c0      	nop			; (mov r8, r8)
 8002028:	00ffff3f 	.word	0x00ffff3f

0800202c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002034:	2300      	movs	r3, #0
 8002036:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a0e      	ldr	r2, [pc, #56]	; (8002078 <HAL_RTC_WaitForSynchro+0x4c>)
 800203e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002040:	f7fe fdcc 	bl	8000bdc <HAL_GetTick>
 8002044:	0003      	movs	r3, r0
 8002046:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002048:	e00a      	b.n	8002060 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800204a:	f7fe fdc7 	bl	8000bdc <HAL_GetTick>
 800204e:	0002      	movs	r2, r0
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	1ad2      	subs	r2, r2, r3
 8002054:	23fa      	movs	r3, #250	; 0xfa
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	429a      	cmp	r2, r3
 800205a:	d901      	bls.n	8002060 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e006      	b.n	800206e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	2220      	movs	r2, #32
 8002068:	4013      	ands	r3, r2
 800206a:	d0ee      	beq.n	800204a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	0018      	movs	r0, r3
 8002070:	46bd      	mov	sp, r7
 8002072:	b004      	add	sp, #16
 8002074:	bd80      	pop	{r7, pc}
 8002076:	46c0      	nop			; (mov r8, r8)
 8002078:	00017959 	.word	0x00017959

0800207c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002084:	2300      	movs	r3, #0
 8002086:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002088:	230f      	movs	r3, #15
 800208a:	18fb      	adds	r3, r7, r3
 800208c:	2200      	movs	r2, #0
 800208e:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	2240      	movs	r2, #64	; 0x40
 8002098:	4013      	ands	r3, r2
 800209a:	d12b      	bne.n	80020f4 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68da      	ldr	r2, [r3, #12]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2180      	movs	r1, #128	; 0x80
 80020a8:	430a      	orrs	r2, r1
 80020aa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80020ac:	f7fe fd96 	bl	8000bdc <HAL_GetTick>
 80020b0:	0003      	movs	r3, r0
 80020b2:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80020b4:	e013      	b.n	80020de <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80020b6:	f7fe fd91 	bl	8000bdc <HAL_GetTick>
 80020ba:	0002      	movs	r2, r0
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	1ad2      	subs	r2, r2, r3
 80020c0:	200f      	movs	r0, #15
 80020c2:	183b      	adds	r3, r7, r0
 80020c4:	1839      	adds	r1, r7, r0
 80020c6:	7809      	ldrb	r1, [r1, #0]
 80020c8:	7019      	strb	r1, [r3, #0]
 80020ca:	23fa      	movs	r3, #250	; 0xfa
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d905      	bls.n	80020de <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2204      	movs	r2, #4
 80020d6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80020d8:	183b      	adds	r3, r7, r0
 80020da:	2201      	movs	r2, #1
 80020dc:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2240      	movs	r2, #64	; 0x40
 80020e6:	4013      	ands	r3, r2
 80020e8:	d104      	bne.n	80020f4 <RTC_EnterInitMode+0x78>
 80020ea:	230f      	movs	r3, #15
 80020ec:	18fb      	adds	r3, r7, r3
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d1e0      	bne.n	80020b6 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80020f4:	230f      	movs	r3, #15
 80020f6:	18fb      	adds	r3, r7, r3
 80020f8:	781b      	ldrb	r3, [r3, #0]
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b004      	add	sp, #16
 8002100:	bd80      	pop	{r7, pc}

08002102 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002102:	b590      	push	{r4, r7, lr}
 8002104:	b085      	sub	sp, #20
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800210a:	240f      	movs	r4, #15
 800210c:	193b      	adds	r3, r7, r4
 800210e:	2200      	movs	r2, #0
 8002110:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2180      	movs	r1, #128	; 0x80
 800211e:	438a      	bics	r2, r1
 8002120:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2220      	movs	r2, #32
 800212a:	4013      	ands	r3, r2
 800212c:	d10b      	bne.n	8002146 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	0018      	movs	r0, r3
 8002132:	f7ff ff7b 	bl	800202c <HAL_RTC_WaitForSynchro>
 8002136:	1e03      	subs	r3, r0, #0
 8002138:	d005      	beq.n	8002146 <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2204      	movs	r2, #4
 800213e:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002140:	193b      	adds	r3, r7, r4
 8002142:	2201      	movs	r2, #1
 8002144:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002146:	230f      	movs	r3, #15
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	781b      	ldrb	r3, [r3, #0]
}
 800214c:	0018      	movs	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	b005      	add	sp, #20
 8002152:	bd90      	pop	{r4, r7, pc}

08002154 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	0002      	movs	r2, r0
 800215c:	1dfb      	adds	r3, r7, #7
 800215e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002164:	e007      	b.n	8002176 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	3301      	adds	r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800216c:	1dfb      	adds	r3, r7, #7
 800216e:	1dfa      	adds	r2, r7, #7
 8002170:	7812      	ldrb	r2, [r2, #0]
 8002172:	3a0a      	subs	r2, #10
 8002174:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8002176:	1dfb      	adds	r3, r7, #7
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b09      	cmp	r3, #9
 800217c:	d8f3      	bhi.n	8002166 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	b2db      	uxtb	r3, r3
 8002182:	011b      	lsls	r3, r3, #4
 8002184:	b2da      	uxtb	r2, r3
 8002186:	1dfb      	adds	r3, r7, #7
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	4313      	orrs	r3, r2
 800218c:	b2db      	uxtb	r3, r3
}
 800218e:	0018      	movs	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	b004      	add	sp, #16
 8002194:	bd80      	pop	{r7, pc}

08002196 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b084      	sub	sp, #16
 800219a:	af00      	add	r7, sp, #0
 800219c:	0002      	movs	r2, r0
 800219e:	1dfb      	adds	r3, r7, #7
 80021a0:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80021a6:	1dfb      	adds	r3, r7, #7
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	001a      	movs	r2, r3
 80021b0:	0013      	movs	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	189b      	adds	r3, r3, r2
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	1dfb      	adds	r3, r7, #7
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	210f      	movs	r1, #15
 80021c4:	400b      	ands	r3, r1
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	18d3      	adds	r3, r2, r3
 80021ca:	b2db      	uxtb	r3, r3
}
 80021cc:	0018      	movs	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b004      	add	sp, #16
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e044      	b.n	8002270 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d107      	bne.n	80021fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2278      	movs	r2, #120	; 0x78
 80021f2:	2100      	movs	r1, #0
 80021f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	0018      	movs	r0, r3
 80021fa:	f7fe fbc9 	bl	8000990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2224      	movs	r2, #36	; 0x24
 8002202:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2101      	movs	r1, #1
 8002210:	438a      	bics	r2, r1
 8002212:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	0018      	movs	r0, r3
 8002218:	f000 f9a4 	bl	8002564 <UART_SetConfig>
 800221c:	0003      	movs	r3, r0
 800221e:	2b01      	cmp	r3, #1
 8002220:	d101      	bne.n	8002226 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e024      	b.n	8002270 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	0018      	movs	r0, r3
 8002232:	f000 fad7 	bl	80027e4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	490d      	ldr	r1, [pc, #52]	; (8002278 <HAL_UART_Init+0xa4>)
 8002242:	400a      	ands	r2, r1
 8002244:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	212a      	movs	r1, #42	; 0x2a
 8002252:	438a      	bics	r2, r1
 8002254:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2101      	movs	r1, #1
 8002262:	430a      	orrs	r2, r1
 8002264:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	0018      	movs	r0, r3
 800226a:	f000 fb6f 	bl	800294c <UART_CheckIdleState>
 800226e:	0003      	movs	r3, r0
}
 8002270:	0018      	movs	r0, r3
 8002272:	46bd      	mov	sp, r7
 8002274:	b002      	add	sp, #8
 8002276:	bd80      	pop	{r7, pc}
 8002278:	ffffb7ff 	.word	0xffffb7ff

0800227c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	; 0x28
 8002280:	af02      	add	r7, sp, #8
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	603b      	str	r3, [r7, #0]
 8002288:	1dbb      	adds	r3, r7, #6
 800228a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002290:	2b20      	cmp	r3, #32
 8002292:	d000      	beq.n	8002296 <HAL_UART_Transmit+0x1a>
 8002294:	e08d      	b.n	80023b2 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d003      	beq.n	80022a4 <HAL_UART_Transmit+0x28>
 800229c:	1dbb      	adds	r3, r7, #6
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e085      	b.n	80023b4 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	015b      	lsls	r3, r3, #5
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d109      	bne.n	80022c8 <HAL_UART_Transmit+0x4c>
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d105      	bne.n	80022c8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2201      	movs	r2, #1
 80022c0:	4013      	ands	r3, r2
 80022c2:	d001      	beq.n	80022c8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e075      	b.n	80023b4 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2284      	movs	r2, #132	; 0x84
 80022cc:	2100      	movs	r1, #0
 80022ce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2221      	movs	r2, #33	; 0x21
 80022d4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022d6:	f7fe fc81 	bl	8000bdc <HAL_GetTick>
 80022da:	0003      	movs	r3, r0
 80022dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	1dba      	adds	r2, r7, #6
 80022e2:	2150      	movs	r1, #80	; 0x50
 80022e4:	8812      	ldrh	r2, [r2, #0]
 80022e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	1dba      	adds	r2, r7, #6
 80022ec:	2152      	movs	r1, #82	; 0x52
 80022ee:	8812      	ldrh	r2, [r2, #0]
 80022f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	015b      	lsls	r3, r3, #5
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d108      	bne.n	8002310 <HAL_UART_Transmit+0x94>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d104      	bne.n	8002310 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	61bb      	str	r3, [r7, #24]
 800230e:	e003      	b.n	8002318 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002314:	2300      	movs	r3, #0
 8002316:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002318:	e030      	b.n	800237c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	9300      	str	r3, [sp, #0]
 8002322:	0013      	movs	r3, r2
 8002324:	2200      	movs	r2, #0
 8002326:	2180      	movs	r1, #128	; 0x80
 8002328:	f000 fbb8 	bl	8002a9c <UART_WaitOnFlagUntilTimeout>
 800232c:	1e03      	subs	r3, r0, #0
 800232e:	d004      	beq.n	800233a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2220      	movs	r2, #32
 8002334:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e03c      	b.n	80023b4 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10b      	bne.n	8002358 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	881a      	ldrh	r2, [r3, #0]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	05d2      	lsls	r2, r2, #23
 800234a:	0dd2      	lsrs	r2, r2, #23
 800234c:	b292      	uxth	r2, r2
 800234e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	3302      	adds	r3, #2
 8002354:	61bb      	str	r3, [r7, #24]
 8002356:	e008      	b.n	800236a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	781a      	ldrb	r2, [r3, #0]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	b292      	uxth	r2, r2
 8002362:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	3301      	adds	r3, #1
 8002368:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2252      	movs	r2, #82	; 0x52
 800236e:	5a9b      	ldrh	r3, [r3, r2]
 8002370:	b29b      	uxth	r3, r3
 8002372:	3b01      	subs	r3, #1
 8002374:	b299      	uxth	r1, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2252      	movs	r2, #82	; 0x52
 800237a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2252      	movs	r2, #82	; 0x52
 8002380:	5a9b      	ldrh	r3, [r3, r2]
 8002382:	b29b      	uxth	r3, r3
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1c8      	bne.n	800231a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	0013      	movs	r3, r2
 8002392:	2200      	movs	r2, #0
 8002394:	2140      	movs	r1, #64	; 0x40
 8002396:	f000 fb81 	bl	8002a9c <UART_WaitOnFlagUntilTimeout>
 800239a:	1e03      	subs	r3, r0, #0
 800239c:	d004      	beq.n	80023a8 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2220      	movs	r2, #32
 80023a2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e005      	b.n	80023b4 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2220      	movs	r2, #32
 80023ac:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	e000      	b.n	80023b4 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80023b2:	2302      	movs	r3, #2
  }
}
 80023b4:	0018      	movs	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b008      	add	sp, #32
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08a      	sub	sp, #40	; 0x28
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	1dbb      	adds	r3, r7, #6
 80023ca:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2280      	movs	r2, #128	; 0x80
 80023d0:	589b      	ldr	r3, [r3, r2]
 80023d2:	2b20      	cmp	r3, #32
 80023d4:	d000      	beq.n	80023d8 <HAL_UART_Receive+0x1c>
 80023d6:	e0bd      	b.n	8002554 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_UART_Receive+0x2a>
 80023de:	1dbb      	adds	r3, r7, #6
 80023e0:	881b      	ldrh	r3, [r3, #0]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e0b5      	b.n	8002556 <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	015b      	lsls	r3, r3, #5
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d109      	bne.n	800240a <HAL_UART_Receive+0x4e>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	2201      	movs	r2, #1
 8002402:	4013      	ands	r3, r2
 8002404:	d001      	beq.n	800240a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e0a5      	b.n	8002556 <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2284      	movs	r2, #132	; 0x84
 800240e:	2100      	movs	r1, #0
 8002410:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2280      	movs	r2, #128	; 0x80
 8002416:	2122      	movs	r1, #34	; 0x22
 8002418:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002420:	f7fe fbdc 	bl	8000bdc <HAL_GetTick>
 8002424:	0003      	movs	r3, r0
 8002426:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	1dba      	adds	r2, r7, #6
 800242c:	2158      	movs	r1, #88	; 0x58
 800242e:	8812      	ldrh	r2, [r2, #0]
 8002430:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	1dba      	adds	r2, r7, #6
 8002436:	215a      	movs	r1, #90	; 0x5a
 8002438:	8812      	ldrh	r2, [r2, #0]
 800243a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	2380      	movs	r3, #128	; 0x80
 8002442:	015b      	lsls	r3, r3, #5
 8002444:	429a      	cmp	r2, r3
 8002446:	d10d      	bne.n	8002464 <HAL_UART_Receive+0xa8>
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d104      	bne.n	800245a <HAL_UART_Receive+0x9e>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	225c      	movs	r2, #92	; 0x5c
 8002454:	4942      	ldr	r1, [pc, #264]	; (8002560 <HAL_UART_Receive+0x1a4>)
 8002456:	5299      	strh	r1, [r3, r2]
 8002458:	e01a      	b.n	8002490 <HAL_UART_Receive+0xd4>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	225c      	movs	r2, #92	; 0x5c
 800245e:	21ff      	movs	r1, #255	; 0xff
 8002460:	5299      	strh	r1, [r3, r2]
 8002462:	e015      	b.n	8002490 <HAL_UART_Receive+0xd4>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d10d      	bne.n	8002488 <HAL_UART_Receive+0xcc>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d104      	bne.n	800247e <HAL_UART_Receive+0xc2>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	225c      	movs	r2, #92	; 0x5c
 8002478:	21ff      	movs	r1, #255	; 0xff
 800247a:	5299      	strh	r1, [r3, r2]
 800247c:	e008      	b.n	8002490 <HAL_UART_Receive+0xd4>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	225c      	movs	r2, #92	; 0x5c
 8002482:	217f      	movs	r1, #127	; 0x7f
 8002484:	5299      	strh	r1, [r3, r2]
 8002486:	e003      	b.n	8002490 <HAL_UART_Receive+0xd4>
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	225c      	movs	r2, #92	; 0x5c
 800248c:	2100      	movs	r1, #0
 800248e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002490:	2312      	movs	r3, #18
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	215c      	movs	r1, #92	; 0x5c
 8002498:	5a52      	ldrh	r2, [r2, r1]
 800249a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	015b      	lsls	r3, r3, #5
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d108      	bne.n	80024ba <HAL_UART_Receive+0xfe>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d104      	bne.n	80024ba <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	e003      	b.n	80024c2 <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80024c2:	e03b      	b.n	800253c <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	0013      	movs	r3, r2
 80024ce:	2200      	movs	r2, #0
 80024d0:	2120      	movs	r1, #32
 80024d2:	f000 fae3 	bl	8002a9c <UART_WaitOnFlagUntilTimeout>
 80024d6:	1e03      	subs	r3, r0, #0
 80024d8:	d005      	beq.n	80024e6 <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2280      	movs	r2, #128	; 0x80
 80024de:	2120      	movs	r1, #32
 80024e0:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e037      	b.n	8002556 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d10e      	bne.n	800250a <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	2212      	movs	r2, #18
 80024f6:	18ba      	adds	r2, r7, r2
 80024f8:	8812      	ldrh	r2, [r2, #0]
 80024fa:	4013      	ands	r3, r2
 80024fc:	b29a      	uxth	r2, r3
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	3302      	adds	r3, #2
 8002506:	61bb      	str	r3, [r7, #24]
 8002508:	e00f      	b.n	800252a <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002510:	b29b      	uxth	r3, r3
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2212      	movs	r2, #18
 8002516:	18ba      	adds	r2, r7, r2
 8002518:	8812      	ldrh	r2, [r2, #0]
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	4013      	ands	r3, r2
 800251e:	b2da      	uxtb	r2, r3
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	3301      	adds	r3, #1
 8002528:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	225a      	movs	r2, #90	; 0x5a
 800252e:	5a9b      	ldrh	r3, [r3, r2]
 8002530:	b29b      	uxth	r3, r3
 8002532:	3b01      	subs	r3, #1
 8002534:	b299      	uxth	r1, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	225a      	movs	r2, #90	; 0x5a
 800253a:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	225a      	movs	r2, #90	; 0x5a
 8002540:	5a9b      	ldrh	r3, [r3, r2]
 8002542:	b29b      	uxth	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1bd      	bne.n	80024c4 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2280      	movs	r2, #128	; 0x80
 800254c:	2120      	movs	r1, #32
 800254e:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	e000      	b.n	8002556 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8002554:	2302      	movs	r3, #2
  }
}
 8002556:	0018      	movs	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	b008      	add	sp, #32
 800255c:	bd80      	pop	{r7, pc}
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	000001ff 	.word	0x000001ff

08002564 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b088      	sub	sp, #32
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800256c:	231e      	movs	r3, #30
 800256e:	18fb      	adds	r3, r7, r3
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	431a      	orrs	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a8d      	ldr	r2, [pc, #564]	; (80027c8 <UART_SetConfig+0x264>)
 8002594:	4013      	ands	r3, r2
 8002596:	0019      	movs	r1, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	430a      	orrs	r2, r1
 80025a0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	4a88      	ldr	r2, [pc, #544]	; (80027cc <UART_SetConfig+0x268>)
 80025aa:	4013      	ands	r3, r2
 80025ac:	0019      	movs	r1, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	4a7f      	ldr	r2, [pc, #508]	; (80027d0 <UART_SetConfig+0x26c>)
 80025d2:	4013      	ands	r3, r2
 80025d4:	0019      	movs	r1, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	430a      	orrs	r2, r1
 80025de:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a7b      	ldr	r2, [pc, #492]	; (80027d4 <UART_SetConfig+0x270>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d127      	bne.n	800263a <UART_SetConfig+0xd6>
 80025ea:	4b7b      	ldr	r3, [pc, #492]	; (80027d8 <UART_SetConfig+0x274>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	2203      	movs	r2, #3
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	d00d      	beq.n	8002612 <UART_SetConfig+0xae>
 80025f6:	d81b      	bhi.n	8002630 <UART_SetConfig+0xcc>
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d014      	beq.n	8002626 <UART_SetConfig+0xc2>
 80025fc:	d818      	bhi.n	8002630 <UART_SetConfig+0xcc>
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d002      	beq.n	8002608 <UART_SetConfig+0xa4>
 8002602:	2b01      	cmp	r3, #1
 8002604:	d00a      	beq.n	800261c <UART_SetConfig+0xb8>
 8002606:	e013      	b.n	8002630 <UART_SetConfig+0xcc>
 8002608:	231f      	movs	r3, #31
 800260a:	18fb      	adds	r3, r7, r3
 800260c:	2200      	movs	r2, #0
 800260e:	701a      	strb	r2, [r3, #0]
 8002610:	e021      	b.n	8002656 <UART_SetConfig+0xf2>
 8002612:	231f      	movs	r3, #31
 8002614:	18fb      	adds	r3, r7, r3
 8002616:	2202      	movs	r2, #2
 8002618:	701a      	strb	r2, [r3, #0]
 800261a:	e01c      	b.n	8002656 <UART_SetConfig+0xf2>
 800261c:	231f      	movs	r3, #31
 800261e:	18fb      	adds	r3, r7, r3
 8002620:	2204      	movs	r2, #4
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	e017      	b.n	8002656 <UART_SetConfig+0xf2>
 8002626:	231f      	movs	r3, #31
 8002628:	18fb      	adds	r3, r7, r3
 800262a:	2208      	movs	r2, #8
 800262c:	701a      	strb	r2, [r3, #0]
 800262e:	e012      	b.n	8002656 <UART_SetConfig+0xf2>
 8002630:	231f      	movs	r3, #31
 8002632:	18fb      	adds	r3, r7, r3
 8002634:	2210      	movs	r2, #16
 8002636:	701a      	strb	r2, [r3, #0]
 8002638:	e00d      	b.n	8002656 <UART_SetConfig+0xf2>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a67      	ldr	r2, [pc, #412]	; (80027dc <UART_SetConfig+0x278>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d104      	bne.n	800264e <UART_SetConfig+0xea>
 8002644:	231f      	movs	r3, #31
 8002646:	18fb      	adds	r3, r7, r3
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
 800264c:	e003      	b.n	8002656 <UART_SetConfig+0xf2>
 800264e:	231f      	movs	r3, #31
 8002650:	18fb      	adds	r3, r7, r3
 8002652:	2210      	movs	r2, #16
 8002654:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69da      	ldr	r2, [r3, #28]
 800265a:	2380      	movs	r3, #128	; 0x80
 800265c:	021b      	lsls	r3, r3, #8
 800265e:	429a      	cmp	r2, r3
 8002660:	d15c      	bne.n	800271c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002662:	231f      	movs	r3, #31
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b08      	cmp	r3, #8
 800266a:	d015      	beq.n	8002698 <UART_SetConfig+0x134>
 800266c:	dc18      	bgt.n	80026a0 <UART_SetConfig+0x13c>
 800266e:	2b04      	cmp	r3, #4
 8002670:	d00d      	beq.n	800268e <UART_SetConfig+0x12a>
 8002672:	dc15      	bgt.n	80026a0 <UART_SetConfig+0x13c>
 8002674:	2b00      	cmp	r3, #0
 8002676:	d002      	beq.n	800267e <UART_SetConfig+0x11a>
 8002678:	2b02      	cmp	r3, #2
 800267a:	d005      	beq.n	8002688 <UART_SetConfig+0x124>
 800267c:	e010      	b.n	80026a0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800267e:	f7ff f965 	bl	800194c <HAL_RCC_GetPCLK1Freq>
 8002682:	0003      	movs	r3, r0
 8002684:	61bb      	str	r3, [r7, #24]
        break;
 8002686:	e012      	b.n	80026ae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002688:	4b55      	ldr	r3, [pc, #340]	; (80027e0 <UART_SetConfig+0x27c>)
 800268a:	61bb      	str	r3, [r7, #24]
        break;
 800268c:	e00f      	b.n	80026ae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800268e:	f7ff f8fd 	bl	800188c <HAL_RCC_GetSysClockFreq>
 8002692:	0003      	movs	r3, r0
 8002694:	61bb      	str	r3, [r7, #24]
        break;
 8002696:	e00a      	b.n	80026ae <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002698:	2380      	movs	r3, #128	; 0x80
 800269a:	021b      	lsls	r3, r3, #8
 800269c:	61bb      	str	r3, [r7, #24]
        break;
 800269e:	e006      	b.n	80026ae <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80026a4:	231e      	movs	r3, #30
 80026a6:	18fb      	adds	r3, r7, r3
 80026a8:	2201      	movs	r2, #1
 80026aa:	701a      	strb	r2, [r3, #0]
        break;
 80026ac:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d100      	bne.n	80026b6 <UART_SetConfig+0x152>
 80026b4:	e07a      	b.n	80027ac <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	005a      	lsls	r2, r3, #1
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	085b      	lsrs	r3, r3, #1
 80026c0:	18d2      	adds	r2, r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	0019      	movs	r1, r3
 80026c8:	0010      	movs	r0, r2
 80026ca:	f7fd fd27 	bl	800011c <__udivsi3>
 80026ce:	0003      	movs	r3, r0
 80026d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	2b0f      	cmp	r3, #15
 80026d6:	d91c      	bls.n	8002712 <UART_SetConfig+0x1ae>
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	2380      	movs	r3, #128	; 0x80
 80026dc:	025b      	lsls	r3, r3, #9
 80026de:	429a      	cmp	r2, r3
 80026e0:	d217      	bcs.n	8002712 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	200e      	movs	r0, #14
 80026e8:	183b      	adds	r3, r7, r0
 80026ea:	210f      	movs	r1, #15
 80026ec:	438a      	bics	r2, r1
 80026ee:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	085b      	lsrs	r3, r3, #1
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	2207      	movs	r2, #7
 80026f8:	4013      	ands	r3, r2
 80026fa:	b299      	uxth	r1, r3
 80026fc:	183b      	adds	r3, r7, r0
 80026fe:	183a      	adds	r2, r7, r0
 8002700:	8812      	ldrh	r2, [r2, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	183a      	adds	r2, r7, r0
 800270c:	8812      	ldrh	r2, [r2, #0]
 800270e:	60da      	str	r2, [r3, #12]
 8002710:	e04c      	b.n	80027ac <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002712:	231e      	movs	r3, #30
 8002714:	18fb      	adds	r3, r7, r3
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	e047      	b.n	80027ac <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 800271c:	231f      	movs	r3, #31
 800271e:	18fb      	adds	r3, r7, r3
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b08      	cmp	r3, #8
 8002724:	d015      	beq.n	8002752 <UART_SetConfig+0x1ee>
 8002726:	dc18      	bgt.n	800275a <UART_SetConfig+0x1f6>
 8002728:	2b04      	cmp	r3, #4
 800272a:	d00d      	beq.n	8002748 <UART_SetConfig+0x1e4>
 800272c:	dc15      	bgt.n	800275a <UART_SetConfig+0x1f6>
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <UART_SetConfig+0x1d4>
 8002732:	2b02      	cmp	r3, #2
 8002734:	d005      	beq.n	8002742 <UART_SetConfig+0x1de>
 8002736:	e010      	b.n	800275a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002738:	f7ff f908 	bl	800194c <HAL_RCC_GetPCLK1Freq>
 800273c:	0003      	movs	r3, r0
 800273e:	61bb      	str	r3, [r7, #24]
        break;
 8002740:	e012      	b.n	8002768 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002742:	4b27      	ldr	r3, [pc, #156]	; (80027e0 <UART_SetConfig+0x27c>)
 8002744:	61bb      	str	r3, [r7, #24]
        break;
 8002746:	e00f      	b.n	8002768 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002748:	f7ff f8a0 	bl	800188c <HAL_RCC_GetSysClockFreq>
 800274c:	0003      	movs	r3, r0
 800274e:	61bb      	str	r3, [r7, #24]
        break;
 8002750:	e00a      	b.n	8002768 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002752:	2380      	movs	r3, #128	; 0x80
 8002754:	021b      	lsls	r3, r3, #8
 8002756:	61bb      	str	r3, [r7, #24]
        break;
 8002758:	e006      	b.n	8002768 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800275a:	2300      	movs	r3, #0
 800275c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800275e:	231e      	movs	r3, #30
 8002760:	18fb      	adds	r3, r7, r3
 8002762:	2201      	movs	r2, #1
 8002764:	701a      	strb	r2, [r3, #0]
        break;
 8002766:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d01e      	beq.n	80027ac <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	085a      	lsrs	r2, r3, #1
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	18d2      	adds	r2, r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	0019      	movs	r1, r3
 800277e:	0010      	movs	r0, r2
 8002780:	f7fd fccc 	bl	800011c <__udivsi3>
 8002784:	0003      	movs	r3, r0
 8002786:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	2b0f      	cmp	r3, #15
 800278c:	d90a      	bls.n	80027a4 <UART_SetConfig+0x240>
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	2380      	movs	r3, #128	; 0x80
 8002792:	025b      	lsls	r3, r3, #9
 8002794:	429a      	cmp	r2, r3
 8002796:	d205      	bcs.n	80027a4 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	b29a      	uxth	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	e003      	b.n	80027ac <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80027a4:	231e      	movs	r3, #30
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	2201      	movs	r2, #1
 80027aa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80027b8:	231e      	movs	r3, #30
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	781b      	ldrb	r3, [r3, #0]
}
 80027be:	0018      	movs	r0, r3
 80027c0:	46bd      	mov	sp, r7
 80027c2:	b008      	add	sp, #32
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	ffff69f3 	.word	0xffff69f3
 80027cc:	ffffcfff 	.word	0xffffcfff
 80027d0:	fffff4ff 	.word	0xfffff4ff
 80027d4:	40013800 	.word	0x40013800
 80027d8:	40021000 	.word	0x40021000
 80027dc:	40004400 	.word	0x40004400
 80027e0:	007a1200 	.word	0x007a1200

080027e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f0:	2201      	movs	r2, #1
 80027f2:	4013      	ands	r3, r2
 80027f4:	d00b      	beq.n	800280e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4a4a      	ldr	r2, [pc, #296]	; (8002928 <UART_AdvFeatureConfig+0x144>)
 80027fe:	4013      	ands	r3, r2
 8002800:	0019      	movs	r1, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002812:	2202      	movs	r2, #2
 8002814:	4013      	ands	r3, r2
 8002816:	d00b      	beq.n	8002830 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	4a43      	ldr	r2, [pc, #268]	; (800292c <UART_AdvFeatureConfig+0x148>)
 8002820:	4013      	ands	r3, r2
 8002822:	0019      	movs	r1, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	430a      	orrs	r2, r1
 800282e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	2204      	movs	r2, #4
 8002836:	4013      	ands	r3, r2
 8002838:	d00b      	beq.n	8002852 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	4a3b      	ldr	r2, [pc, #236]	; (8002930 <UART_AdvFeatureConfig+0x14c>)
 8002842:	4013      	ands	r3, r2
 8002844:	0019      	movs	r1, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	430a      	orrs	r2, r1
 8002850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	2208      	movs	r2, #8
 8002858:	4013      	ands	r3, r2
 800285a:	d00b      	beq.n	8002874 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4a34      	ldr	r2, [pc, #208]	; (8002934 <UART_AdvFeatureConfig+0x150>)
 8002864:	4013      	ands	r3, r2
 8002866:	0019      	movs	r1, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002878:	2210      	movs	r2, #16
 800287a:	4013      	ands	r3, r2
 800287c:	d00b      	beq.n	8002896 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	4a2c      	ldr	r2, [pc, #176]	; (8002938 <UART_AdvFeatureConfig+0x154>)
 8002886:	4013      	ands	r3, r2
 8002888:	0019      	movs	r1, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	430a      	orrs	r2, r1
 8002894:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289a:	2220      	movs	r2, #32
 800289c:	4013      	ands	r3, r2
 800289e:	d00b      	beq.n	80028b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	4a25      	ldr	r2, [pc, #148]	; (800293c <UART_AdvFeatureConfig+0x158>)
 80028a8:	4013      	ands	r3, r2
 80028aa:	0019      	movs	r1, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	430a      	orrs	r2, r1
 80028b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	2240      	movs	r2, #64	; 0x40
 80028be:	4013      	ands	r3, r2
 80028c0:	d01d      	beq.n	80028fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	4a1d      	ldr	r2, [pc, #116]	; (8002940 <UART_AdvFeatureConfig+0x15c>)
 80028ca:	4013      	ands	r3, r2
 80028cc:	0019      	movs	r1, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028de:	2380      	movs	r3, #128	; 0x80
 80028e0:	035b      	lsls	r3, r3, #13
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d10b      	bne.n	80028fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	4a15      	ldr	r2, [pc, #84]	; (8002944 <UART_AdvFeatureConfig+0x160>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	0019      	movs	r1, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	2280      	movs	r2, #128	; 0x80
 8002904:	4013      	ands	r3, r2
 8002906:	d00b      	beq.n	8002920 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	4a0e      	ldr	r2, [pc, #56]	; (8002948 <UART_AdvFeatureConfig+0x164>)
 8002910:	4013      	ands	r3, r2
 8002912:	0019      	movs	r1, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	430a      	orrs	r2, r1
 800291e:	605a      	str	r2, [r3, #4]
  }
}
 8002920:	46c0      	nop			; (mov r8, r8)
 8002922:	46bd      	mov	sp, r7
 8002924:	b002      	add	sp, #8
 8002926:	bd80      	pop	{r7, pc}
 8002928:	fffdffff 	.word	0xfffdffff
 800292c:	fffeffff 	.word	0xfffeffff
 8002930:	fffbffff 	.word	0xfffbffff
 8002934:	ffff7fff 	.word	0xffff7fff
 8002938:	ffffefff 	.word	0xffffefff
 800293c:	ffffdfff 	.word	0xffffdfff
 8002940:	ffefffff 	.word	0xffefffff
 8002944:	ff9fffff 	.word	0xff9fffff
 8002948:	fff7ffff 	.word	0xfff7ffff

0800294c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b092      	sub	sp, #72	; 0x48
 8002950:	af02      	add	r7, sp, #8
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2284      	movs	r2, #132	; 0x84
 8002958:	2100      	movs	r1, #0
 800295a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800295c:	f7fe f93e 	bl	8000bdc <HAL_GetTick>
 8002960:	0003      	movs	r3, r0
 8002962:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2208      	movs	r2, #8
 800296c:	4013      	ands	r3, r2
 800296e:	2b08      	cmp	r3, #8
 8002970:	d12c      	bne.n	80029cc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002974:	2280      	movs	r2, #128	; 0x80
 8002976:	0391      	lsls	r1, r2, #14
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	4a46      	ldr	r2, [pc, #280]	; (8002a94 <UART_CheckIdleState+0x148>)
 800297c:	9200      	str	r2, [sp, #0]
 800297e:	2200      	movs	r2, #0
 8002980:	f000 f88c 	bl	8002a9c <UART_WaitOnFlagUntilTimeout>
 8002984:	1e03      	subs	r3, r0, #0
 8002986:	d021      	beq.n	80029cc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002988:	f3ef 8310 	mrs	r3, PRIMASK
 800298c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002990:	63bb      	str	r3, [r7, #56]	; 0x38
 8002992:	2301      	movs	r3, #1
 8002994:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002998:	f383 8810 	msr	PRIMASK, r3
}
 800299c:	46c0      	nop			; (mov r8, r8)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2180      	movs	r1, #128	; 0x80
 80029aa:	438a      	bics	r2, r1
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029b4:	f383 8810 	msr	PRIMASK, r3
}
 80029b8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2220      	movs	r2, #32
 80029be:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2278      	movs	r2, #120	; 0x78
 80029c4:	2100      	movs	r1, #0
 80029c6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e05f      	b.n	8002a8c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2204      	movs	r2, #4
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b04      	cmp	r3, #4
 80029d8:	d146      	bne.n	8002a68 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029dc:	2280      	movs	r2, #128	; 0x80
 80029de:	03d1      	lsls	r1, r2, #15
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	4a2c      	ldr	r2, [pc, #176]	; (8002a94 <UART_CheckIdleState+0x148>)
 80029e4:	9200      	str	r2, [sp, #0]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f000 f858 	bl	8002a9c <UART_WaitOnFlagUntilTimeout>
 80029ec:	1e03      	subs	r3, r0, #0
 80029ee:	d03b      	beq.n	8002a68 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029f0:	f3ef 8310 	mrs	r3, PRIMASK
 80029f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80029f6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029f8:	637b      	str	r3, [r7, #52]	; 0x34
 80029fa:	2301      	movs	r3, #1
 80029fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	f383 8810 	msr	PRIMASK, r3
}
 8002a04:	46c0      	nop			; (mov r8, r8)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4921      	ldr	r1, [pc, #132]	; (8002a98 <UART_CheckIdleState+0x14c>)
 8002a12:	400a      	ands	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]
 8002a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	f383 8810 	msr	PRIMASK, r3
}
 8002a20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a22:	f3ef 8310 	mrs	r3, PRIMASK
 8002a26:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a28:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a2a:	633b      	str	r3, [r7, #48]	; 0x30
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	f383 8810 	msr	PRIMASK, r3
}
 8002a36:	46c0      	nop			; (mov r8, r8)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2101      	movs	r1, #1
 8002a44:	438a      	bics	r2, r1
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	f383 8810 	msr	PRIMASK, r3
}
 8002a52:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2280      	movs	r2, #128	; 0x80
 8002a58:	2120      	movs	r1, #32
 8002a5a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2278      	movs	r2, #120	; 0x78
 8002a60:	2100      	movs	r1, #0
 8002a62:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e011      	b.n	8002a8c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2280      	movs	r2, #128	; 0x80
 8002a72:	2120      	movs	r1, #32
 8002a74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2278      	movs	r2, #120	; 0x78
 8002a86:	2100      	movs	r1, #0
 8002a88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b010      	add	sp, #64	; 0x40
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	01ffffff 	.word	0x01ffffff
 8002a98:	fffffedf 	.word	0xfffffedf

08002a9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	1dfb      	adds	r3, r7, #7
 8002aaa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aac:	e04b      	b.n	8002b46 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	d048      	beq.n	8002b46 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab4:	f7fe f892 	bl	8000bdc <HAL_GetTick>
 8002ab8:	0002      	movs	r2, r0
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d302      	bcc.n	8002aca <UART_WaitOnFlagUntilTimeout+0x2e>
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e04b      	b.n	8002b66 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d035      	beq.n	8002b46 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	2208      	movs	r2, #8
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d111      	bne.n	8002b0c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2208      	movs	r2, #8
 8002aee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	0018      	movs	r0, r3
 8002af4:	f000 f83c 	bl	8002b70 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2284      	movs	r2, #132	; 0x84
 8002afc:	2108      	movs	r1, #8
 8002afe:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2278      	movs	r2, #120	; 0x78
 8002b04:	2100      	movs	r1, #0
 8002b06:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e02c      	b.n	8002b66 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	69da      	ldr	r2, [r3, #28]
 8002b12:	2380      	movs	r3, #128	; 0x80
 8002b14:	011b      	lsls	r3, r3, #4
 8002b16:	401a      	ands	r2, r3
 8002b18:	2380      	movs	r3, #128	; 0x80
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d112      	bne.n	8002b46 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2280      	movs	r2, #128	; 0x80
 8002b26:	0112      	lsls	r2, r2, #4
 8002b28:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f000 f81f 	bl	8002b70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2284      	movs	r2, #132	; 0x84
 8002b36:	2120      	movs	r1, #32
 8002b38:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2278      	movs	r2, #120	; 0x78
 8002b3e:	2100      	movs	r1, #0
 8002b40:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e00f      	b.n	8002b66 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	69db      	ldr	r3, [r3, #28]
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	68ba      	ldr	r2, [r7, #8]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	425a      	negs	r2, r3
 8002b56:	4153      	adcs	r3, r2
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	001a      	movs	r2, r3
 8002b5c:	1dfb      	adds	r3, r7, #7
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d0a4      	beq.n	8002aae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	0018      	movs	r0, r3
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	b004      	add	sp, #16
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08e      	sub	sp, #56	; 0x38
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b78:	f3ef 8310 	mrs	r3, PRIMASK
 8002b7c:	617b      	str	r3, [r7, #20]
  return(result);
 8002b7e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b80:	637b      	str	r3, [r7, #52]	; 0x34
 8002b82:	2301      	movs	r3, #1
 8002b84:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	f383 8810 	msr	PRIMASK, r3
}
 8002b8c:	46c0      	nop			; (mov r8, r8)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4926      	ldr	r1, [pc, #152]	; (8002c34 <UART_EndRxTransfer+0xc4>)
 8002b9a:	400a      	ands	r2, r1
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	f383 8810 	msr	PRIMASK, r3
}
 8002ba8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002baa:	f3ef 8310 	mrs	r3, PRIMASK
 8002bae:	623b      	str	r3, [r7, #32]
  return(result);
 8002bb0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bb2:	633b      	str	r3, [r7, #48]	; 0x30
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bba:	f383 8810 	msr	PRIMASK, r3
}
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2101      	movs	r1, #1
 8002bcc:	438a      	bics	r2, r1
 8002bce:	609a      	str	r2, [r3, #8]
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd6:	f383 8810 	msr	PRIMASK, r3
}
 8002bda:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d118      	bne.n	8002c16 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002be4:	f3ef 8310 	mrs	r3, PRIMASK
 8002be8:	60bb      	str	r3, [r7, #8]
  return(result);
 8002bea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bee:	2301      	movs	r3, #1
 8002bf0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f383 8810 	msr	PRIMASK, r3
}
 8002bf8:	46c0      	nop			; (mov r8, r8)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2110      	movs	r1, #16
 8002c06:	438a      	bics	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	f383 8810 	msr	PRIMASK, r3
}
 8002c14:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2280      	movs	r2, #128	; 0x80
 8002c1a:	2120      	movs	r1, #32
 8002c1c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002c2a:	46c0      	nop			; (mov r8, r8)
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	b00e      	add	sp, #56	; 0x38
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	fffffedf 	.word	0xfffffedf

08002c38 <atoi>:
 8002c38:	b510      	push	{r4, lr}
 8002c3a:	220a      	movs	r2, #10
 8002c3c:	2100      	movs	r1, #0
 8002c3e:	f000 f88b 	bl	8002d58 <strtol>
 8002c42:	bd10      	pop	{r4, pc}

08002c44 <_strtol_l.constprop.0>:
 8002c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c46:	b087      	sub	sp, #28
 8002c48:	001e      	movs	r6, r3
 8002c4a:	9005      	str	r0, [sp, #20]
 8002c4c:	9101      	str	r1, [sp, #4]
 8002c4e:	9202      	str	r2, [sp, #8]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d048      	beq.n	8002ce6 <_strtol_l.constprop.0+0xa2>
 8002c54:	000b      	movs	r3, r1
 8002c56:	2e24      	cmp	r6, #36	; 0x24
 8002c58:	d845      	bhi.n	8002ce6 <_strtol_l.constprop.0+0xa2>
 8002c5a:	4a3b      	ldr	r2, [pc, #236]	; (8002d48 <_strtol_l.constprop.0+0x104>)
 8002c5c:	2108      	movs	r1, #8
 8002c5e:	4694      	mov	ip, r2
 8002c60:	001a      	movs	r2, r3
 8002c62:	4660      	mov	r0, ip
 8002c64:	7814      	ldrb	r4, [r2, #0]
 8002c66:	3301      	adds	r3, #1
 8002c68:	5d00      	ldrb	r0, [r0, r4]
 8002c6a:	001d      	movs	r5, r3
 8002c6c:	0007      	movs	r7, r0
 8002c6e:	400f      	ands	r7, r1
 8002c70:	4208      	tst	r0, r1
 8002c72:	d1f5      	bne.n	8002c60 <_strtol_l.constprop.0+0x1c>
 8002c74:	2c2d      	cmp	r4, #45	; 0x2d
 8002c76:	d13d      	bne.n	8002cf4 <_strtol_l.constprop.0+0xb0>
 8002c78:	2701      	movs	r7, #1
 8002c7a:	781c      	ldrb	r4, [r3, #0]
 8002c7c:	1c95      	adds	r5, r2, #2
 8002c7e:	2e00      	cmp	r6, #0
 8002c80:	d05e      	beq.n	8002d40 <_strtol_l.constprop.0+0xfc>
 8002c82:	2e10      	cmp	r6, #16
 8002c84:	d109      	bne.n	8002c9a <_strtol_l.constprop.0+0x56>
 8002c86:	2c30      	cmp	r4, #48	; 0x30
 8002c88:	d107      	bne.n	8002c9a <_strtol_l.constprop.0+0x56>
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	782b      	ldrb	r3, [r5, #0]
 8002c8e:	4393      	bics	r3, r2
 8002c90:	2b58      	cmp	r3, #88	; 0x58
 8002c92:	d150      	bne.n	8002d36 <_strtol_l.constprop.0+0xf2>
 8002c94:	2610      	movs	r6, #16
 8002c96:	786c      	ldrb	r4, [r5, #1]
 8002c98:	3502      	adds	r5, #2
 8002c9a:	4b2c      	ldr	r3, [pc, #176]	; (8002d4c <_strtol_l.constprop.0+0x108>)
 8002c9c:	0031      	movs	r1, r6
 8002c9e:	18fb      	adds	r3, r7, r3
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	9303      	str	r3, [sp, #12]
 8002ca4:	f7fd fac0 	bl	8000228 <__aeabi_uidivmod>
 8002ca8:	2200      	movs	r2, #0
 8002caa:	9104      	str	r1, [sp, #16]
 8002cac:	2101      	movs	r1, #1
 8002cae:	4684      	mov	ip, r0
 8002cb0:	0010      	movs	r0, r2
 8002cb2:	4249      	negs	r1, r1
 8002cb4:	0023      	movs	r3, r4
 8002cb6:	3b30      	subs	r3, #48	; 0x30
 8002cb8:	2b09      	cmp	r3, #9
 8002cba:	d903      	bls.n	8002cc4 <_strtol_l.constprop.0+0x80>
 8002cbc:	3b11      	subs	r3, #17
 8002cbe:	2b19      	cmp	r3, #25
 8002cc0:	d81d      	bhi.n	8002cfe <_strtol_l.constprop.0+0xba>
 8002cc2:	330a      	adds	r3, #10
 8002cc4:	429e      	cmp	r6, r3
 8002cc6:	dd1e      	ble.n	8002d06 <_strtol_l.constprop.0+0xc2>
 8002cc8:	1c54      	adds	r4, r2, #1
 8002cca:	d009      	beq.n	8002ce0 <_strtol_l.constprop.0+0x9c>
 8002ccc:	000a      	movs	r2, r1
 8002cce:	4584      	cmp	ip, r0
 8002cd0:	d306      	bcc.n	8002ce0 <_strtol_l.constprop.0+0x9c>
 8002cd2:	d102      	bne.n	8002cda <_strtol_l.constprop.0+0x96>
 8002cd4:	9c04      	ldr	r4, [sp, #16]
 8002cd6:	429c      	cmp	r4, r3
 8002cd8:	db02      	blt.n	8002ce0 <_strtol_l.constprop.0+0x9c>
 8002cda:	2201      	movs	r2, #1
 8002cdc:	4370      	muls	r0, r6
 8002cde:	1818      	adds	r0, r3, r0
 8002ce0:	782c      	ldrb	r4, [r5, #0]
 8002ce2:	3501      	adds	r5, #1
 8002ce4:	e7e6      	b.n	8002cb4 <_strtol_l.constprop.0+0x70>
 8002ce6:	f000 fa7b 	bl	80031e0 <__errno>
 8002cea:	2316      	movs	r3, #22
 8002cec:	6003      	str	r3, [r0, #0]
 8002cee:	2000      	movs	r0, #0
 8002cf0:	b007      	add	sp, #28
 8002cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cf4:	2c2b      	cmp	r4, #43	; 0x2b
 8002cf6:	d1c2      	bne.n	8002c7e <_strtol_l.constprop.0+0x3a>
 8002cf8:	781c      	ldrb	r4, [r3, #0]
 8002cfa:	1c95      	adds	r5, r2, #2
 8002cfc:	e7bf      	b.n	8002c7e <_strtol_l.constprop.0+0x3a>
 8002cfe:	0023      	movs	r3, r4
 8002d00:	3b61      	subs	r3, #97	; 0x61
 8002d02:	2b19      	cmp	r3, #25
 8002d04:	d9dd      	bls.n	8002cc2 <_strtol_l.constprop.0+0x7e>
 8002d06:	1c53      	adds	r3, r2, #1
 8002d08:	d109      	bne.n	8002d1e <_strtol_l.constprop.0+0xda>
 8002d0a:	2322      	movs	r3, #34	; 0x22
 8002d0c:	9a05      	ldr	r2, [sp, #20]
 8002d0e:	9803      	ldr	r0, [sp, #12]
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	9b02      	ldr	r3, [sp, #8]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0eb      	beq.n	8002cf0 <_strtol_l.constprop.0+0xac>
 8002d18:	1e6b      	subs	r3, r5, #1
 8002d1a:	9301      	str	r3, [sp, #4]
 8002d1c:	e007      	b.n	8002d2e <_strtol_l.constprop.0+0xea>
 8002d1e:	2f00      	cmp	r7, #0
 8002d20:	d000      	beq.n	8002d24 <_strtol_l.constprop.0+0xe0>
 8002d22:	4240      	negs	r0, r0
 8002d24:	9b02      	ldr	r3, [sp, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0e2      	beq.n	8002cf0 <_strtol_l.constprop.0+0xac>
 8002d2a:	2a00      	cmp	r2, #0
 8002d2c:	d1f4      	bne.n	8002d18 <_strtol_l.constprop.0+0xd4>
 8002d2e:	9b02      	ldr	r3, [sp, #8]
 8002d30:	9a01      	ldr	r2, [sp, #4]
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	e7dc      	b.n	8002cf0 <_strtol_l.constprop.0+0xac>
 8002d36:	2430      	movs	r4, #48	; 0x30
 8002d38:	2e00      	cmp	r6, #0
 8002d3a:	d1ae      	bne.n	8002c9a <_strtol_l.constprop.0+0x56>
 8002d3c:	3608      	adds	r6, #8
 8002d3e:	e7ac      	b.n	8002c9a <_strtol_l.constprop.0+0x56>
 8002d40:	2c30      	cmp	r4, #48	; 0x30
 8002d42:	d0a2      	beq.n	8002c8a <_strtol_l.constprop.0+0x46>
 8002d44:	260a      	movs	r6, #10
 8002d46:	e7a8      	b.n	8002c9a <_strtol_l.constprop.0+0x56>
 8002d48:	080049f1 	.word	0x080049f1
 8002d4c:	7fffffff 	.word	0x7fffffff

08002d50 <_strtol_r>:
 8002d50:	b510      	push	{r4, lr}
 8002d52:	f7ff ff77 	bl	8002c44 <_strtol_l.constprop.0>
 8002d56:	bd10      	pop	{r4, pc}

08002d58 <strtol>:
 8002d58:	b510      	push	{r4, lr}
 8002d5a:	4c04      	ldr	r4, [pc, #16]	; (8002d6c <strtol+0x14>)
 8002d5c:	0013      	movs	r3, r2
 8002d5e:	000a      	movs	r2, r1
 8002d60:	0001      	movs	r1, r0
 8002d62:	6820      	ldr	r0, [r4, #0]
 8002d64:	f7ff ff6e 	bl	8002c44 <_strtol_l.constprop.0>
 8002d68:	bd10      	pop	{r4, pc}
 8002d6a:	46c0      	nop			; (mov r8, r8)
 8002d6c:	20000064 	.word	0x20000064

08002d70 <std>:
 8002d70:	2300      	movs	r3, #0
 8002d72:	b510      	push	{r4, lr}
 8002d74:	0004      	movs	r4, r0
 8002d76:	6003      	str	r3, [r0, #0]
 8002d78:	6043      	str	r3, [r0, #4]
 8002d7a:	6083      	str	r3, [r0, #8]
 8002d7c:	8181      	strh	r1, [r0, #12]
 8002d7e:	6643      	str	r3, [r0, #100]	; 0x64
 8002d80:	81c2      	strh	r2, [r0, #14]
 8002d82:	6103      	str	r3, [r0, #16]
 8002d84:	6143      	str	r3, [r0, #20]
 8002d86:	6183      	str	r3, [r0, #24]
 8002d88:	0019      	movs	r1, r3
 8002d8a:	2208      	movs	r2, #8
 8002d8c:	305c      	adds	r0, #92	; 0x5c
 8002d8e:	f000 f9d1 	bl	8003134 <memset>
 8002d92:	4b0b      	ldr	r3, [pc, #44]	; (8002dc0 <std+0x50>)
 8002d94:	6224      	str	r4, [r4, #32]
 8002d96:	6263      	str	r3, [r4, #36]	; 0x24
 8002d98:	4b0a      	ldr	r3, [pc, #40]	; (8002dc4 <std+0x54>)
 8002d9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <std+0x58>)
 8002d9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002da0:	4b0a      	ldr	r3, [pc, #40]	; (8002dcc <std+0x5c>)
 8002da2:	6323      	str	r3, [r4, #48]	; 0x30
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <std+0x60>)
 8002da6:	429c      	cmp	r4, r3
 8002da8:	d005      	beq.n	8002db6 <std+0x46>
 8002daa:	4b0a      	ldr	r3, [pc, #40]	; (8002dd4 <std+0x64>)
 8002dac:	429c      	cmp	r4, r3
 8002dae:	d002      	beq.n	8002db6 <std+0x46>
 8002db0:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <std+0x68>)
 8002db2:	429c      	cmp	r4, r3
 8002db4:	d103      	bne.n	8002dbe <std+0x4e>
 8002db6:	0020      	movs	r0, r4
 8002db8:	3058      	adds	r0, #88	; 0x58
 8002dba:	f000 fa3b 	bl	8003234 <__retarget_lock_init_recursive>
 8002dbe:	bd10      	pop	{r4, pc}
 8002dc0:	0800309d 	.word	0x0800309d
 8002dc4:	080030c5 	.word	0x080030c5
 8002dc8:	080030fd 	.word	0x080030fd
 8002dcc:	08003129 	.word	0x08003129
 8002dd0:	20000138 	.word	0x20000138
 8002dd4:	200001a0 	.word	0x200001a0
 8002dd8:	20000208 	.word	0x20000208

08002ddc <stdio_exit_handler>:
 8002ddc:	b510      	push	{r4, lr}
 8002dde:	4a03      	ldr	r2, [pc, #12]	; (8002dec <stdio_exit_handler+0x10>)
 8002de0:	4903      	ldr	r1, [pc, #12]	; (8002df0 <stdio_exit_handler+0x14>)
 8002de2:	4804      	ldr	r0, [pc, #16]	; (8002df4 <stdio_exit_handler+0x18>)
 8002de4:	f000 f86c 	bl	8002ec0 <_fwalk_sglue>
 8002de8:	bd10      	pop	{r4, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	2000000c 	.word	0x2000000c
 8002df0:	080040f5 	.word	0x080040f5
 8002df4:	20000018 	.word	0x20000018

08002df8 <cleanup_stdio>:
 8002df8:	6841      	ldr	r1, [r0, #4]
 8002dfa:	4b0b      	ldr	r3, [pc, #44]	; (8002e28 <cleanup_stdio+0x30>)
 8002dfc:	b510      	push	{r4, lr}
 8002dfe:	0004      	movs	r4, r0
 8002e00:	4299      	cmp	r1, r3
 8002e02:	d001      	beq.n	8002e08 <cleanup_stdio+0x10>
 8002e04:	f001 f976 	bl	80040f4 <_fflush_r>
 8002e08:	68a1      	ldr	r1, [r4, #8]
 8002e0a:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <cleanup_stdio+0x34>)
 8002e0c:	4299      	cmp	r1, r3
 8002e0e:	d002      	beq.n	8002e16 <cleanup_stdio+0x1e>
 8002e10:	0020      	movs	r0, r4
 8002e12:	f001 f96f 	bl	80040f4 <_fflush_r>
 8002e16:	68e1      	ldr	r1, [r4, #12]
 8002e18:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <cleanup_stdio+0x38>)
 8002e1a:	4299      	cmp	r1, r3
 8002e1c:	d002      	beq.n	8002e24 <cleanup_stdio+0x2c>
 8002e1e:	0020      	movs	r0, r4
 8002e20:	f001 f968 	bl	80040f4 <_fflush_r>
 8002e24:	bd10      	pop	{r4, pc}
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	20000138 	.word	0x20000138
 8002e2c:	200001a0 	.word	0x200001a0
 8002e30:	20000208 	.word	0x20000208

08002e34 <global_stdio_init.part.0>:
 8002e34:	b510      	push	{r4, lr}
 8002e36:	4b09      	ldr	r3, [pc, #36]	; (8002e5c <global_stdio_init.part.0+0x28>)
 8002e38:	4a09      	ldr	r2, [pc, #36]	; (8002e60 <global_stdio_init.part.0+0x2c>)
 8002e3a:	2104      	movs	r1, #4
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	4809      	ldr	r0, [pc, #36]	; (8002e64 <global_stdio_init.part.0+0x30>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	f7ff ff95 	bl	8002d70 <std>
 8002e46:	2201      	movs	r2, #1
 8002e48:	2109      	movs	r1, #9
 8002e4a:	4807      	ldr	r0, [pc, #28]	; (8002e68 <global_stdio_init.part.0+0x34>)
 8002e4c:	f7ff ff90 	bl	8002d70 <std>
 8002e50:	2202      	movs	r2, #2
 8002e52:	2112      	movs	r1, #18
 8002e54:	4805      	ldr	r0, [pc, #20]	; (8002e6c <global_stdio_init.part.0+0x38>)
 8002e56:	f7ff ff8b 	bl	8002d70 <std>
 8002e5a:	bd10      	pop	{r4, pc}
 8002e5c:	20000270 	.word	0x20000270
 8002e60:	08002ddd 	.word	0x08002ddd
 8002e64:	20000138 	.word	0x20000138
 8002e68:	200001a0 	.word	0x200001a0
 8002e6c:	20000208 	.word	0x20000208

08002e70 <__sfp_lock_acquire>:
 8002e70:	b510      	push	{r4, lr}
 8002e72:	4802      	ldr	r0, [pc, #8]	; (8002e7c <__sfp_lock_acquire+0xc>)
 8002e74:	f000 f9df 	bl	8003236 <__retarget_lock_acquire_recursive>
 8002e78:	bd10      	pop	{r4, pc}
 8002e7a:	46c0      	nop			; (mov r8, r8)
 8002e7c:	20000279 	.word	0x20000279

08002e80 <__sfp_lock_release>:
 8002e80:	b510      	push	{r4, lr}
 8002e82:	4802      	ldr	r0, [pc, #8]	; (8002e8c <__sfp_lock_release+0xc>)
 8002e84:	f000 f9d8 	bl	8003238 <__retarget_lock_release_recursive>
 8002e88:	bd10      	pop	{r4, pc}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	20000279 	.word	0x20000279

08002e90 <__sinit>:
 8002e90:	b510      	push	{r4, lr}
 8002e92:	0004      	movs	r4, r0
 8002e94:	f7ff ffec 	bl	8002e70 <__sfp_lock_acquire>
 8002e98:	6a23      	ldr	r3, [r4, #32]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <__sinit+0x14>
 8002e9e:	f7ff ffef 	bl	8002e80 <__sfp_lock_release>
 8002ea2:	bd10      	pop	{r4, pc}
 8002ea4:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <__sinit+0x28>)
 8002ea6:	6223      	str	r3, [r4, #32]
 8002ea8:	4b04      	ldr	r3, [pc, #16]	; (8002ebc <__sinit+0x2c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f6      	bne.n	8002e9e <__sinit+0xe>
 8002eb0:	f7ff ffc0 	bl	8002e34 <global_stdio_init.part.0>
 8002eb4:	e7f3      	b.n	8002e9e <__sinit+0xe>
 8002eb6:	46c0      	nop			; (mov r8, r8)
 8002eb8:	08002df9 	.word	0x08002df9
 8002ebc:	20000270 	.word	0x20000270

08002ec0 <_fwalk_sglue>:
 8002ec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ec2:	0014      	movs	r4, r2
 8002ec4:	2600      	movs	r6, #0
 8002ec6:	9000      	str	r0, [sp, #0]
 8002ec8:	9101      	str	r1, [sp, #4]
 8002eca:	68a5      	ldr	r5, [r4, #8]
 8002ecc:	6867      	ldr	r7, [r4, #4]
 8002ece:	3f01      	subs	r7, #1
 8002ed0:	d504      	bpl.n	8002edc <_fwalk_sglue+0x1c>
 8002ed2:	6824      	ldr	r4, [r4, #0]
 8002ed4:	2c00      	cmp	r4, #0
 8002ed6:	d1f8      	bne.n	8002eca <_fwalk_sglue+0xa>
 8002ed8:	0030      	movs	r0, r6
 8002eda:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002edc:	89ab      	ldrh	r3, [r5, #12]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d908      	bls.n	8002ef4 <_fwalk_sglue+0x34>
 8002ee2:	220e      	movs	r2, #14
 8002ee4:	5eab      	ldrsh	r3, [r5, r2]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	d004      	beq.n	8002ef4 <_fwalk_sglue+0x34>
 8002eea:	0029      	movs	r1, r5
 8002eec:	9800      	ldr	r0, [sp, #0]
 8002eee:	9b01      	ldr	r3, [sp, #4]
 8002ef0:	4798      	blx	r3
 8002ef2:	4306      	orrs	r6, r0
 8002ef4:	3568      	adds	r5, #104	; 0x68
 8002ef6:	e7ea      	b.n	8002ece <_fwalk_sglue+0xe>

08002ef8 <iprintf>:
 8002ef8:	b40f      	push	{r0, r1, r2, r3}
 8002efa:	b507      	push	{r0, r1, r2, lr}
 8002efc:	4905      	ldr	r1, [pc, #20]	; (8002f14 <iprintf+0x1c>)
 8002efe:	ab04      	add	r3, sp, #16
 8002f00:	6808      	ldr	r0, [r1, #0]
 8002f02:	cb04      	ldmia	r3!, {r2}
 8002f04:	6881      	ldr	r1, [r0, #8]
 8002f06:	9301      	str	r3, [sp, #4]
 8002f08:	f000 fac8 	bl	800349c <_vfiprintf_r>
 8002f0c:	b003      	add	sp, #12
 8002f0e:	bc08      	pop	{r3}
 8002f10:	b004      	add	sp, #16
 8002f12:	4718      	bx	r3
 8002f14:	20000064 	.word	0x20000064

08002f18 <iscanf>:
 8002f18:	b40f      	push	{r0, r1, r2, r3}
 8002f1a:	b507      	push	{r0, r1, r2, lr}
 8002f1c:	4905      	ldr	r1, [pc, #20]	; (8002f34 <iscanf+0x1c>)
 8002f1e:	ab04      	add	r3, sp, #16
 8002f20:	6808      	ldr	r0, [r1, #0]
 8002f22:	cb04      	ldmia	r3!, {r2}
 8002f24:	6841      	ldr	r1, [r0, #4]
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	f000 fee4 	bl	8003cf4 <_vfiscanf_r>
 8002f2c:	b003      	add	sp, #12
 8002f2e:	bc08      	pop	{r3}
 8002f30:	b004      	add	sp, #16
 8002f32:	4718      	bx	r3
 8002f34:	20000064 	.word	0x20000064

08002f38 <setvbuf>:
 8002f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f3a:	001d      	movs	r5, r3
 8002f3c:	4b55      	ldr	r3, [pc, #340]	; (8003094 <setvbuf+0x15c>)
 8002f3e:	b085      	sub	sp, #20
 8002f40:	681e      	ldr	r6, [r3, #0]
 8002f42:	0004      	movs	r4, r0
 8002f44:	000f      	movs	r7, r1
 8002f46:	9200      	str	r2, [sp, #0]
 8002f48:	2e00      	cmp	r6, #0
 8002f4a:	d005      	beq.n	8002f58 <setvbuf+0x20>
 8002f4c:	6a33      	ldr	r3, [r6, #32]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d102      	bne.n	8002f58 <setvbuf+0x20>
 8002f52:	0030      	movs	r0, r6
 8002f54:	f7ff ff9c 	bl	8002e90 <__sinit>
 8002f58:	9b00      	ldr	r3, [sp, #0]
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d005      	beq.n	8002f6a <setvbuf+0x32>
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d900      	bls.n	8002f64 <setvbuf+0x2c>
 8002f62:	e093      	b.n	800308c <setvbuf+0x154>
 8002f64:	2d00      	cmp	r5, #0
 8002f66:	da00      	bge.n	8002f6a <setvbuf+0x32>
 8002f68:	e090      	b.n	800308c <setvbuf+0x154>
 8002f6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f6c:	07db      	lsls	r3, r3, #31
 8002f6e:	d405      	bmi.n	8002f7c <setvbuf+0x44>
 8002f70:	89a3      	ldrh	r3, [r4, #12]
 8002f72:	059b      	lsls	r3, r3, #22
 8002f74:	d402      	bmi.n	8002f7c <setvbuf+0x44>
 8002f76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f78:	f000 f95d 	bl	8003236 <__retarget_lock_acquire_recursive>
 8002f7c:	0021      	movs	r1, r4
 8002f7e:	0030      	movs	r0, r6
 8002f80:	f001 f8b8 	bl	80040f4 <_fflush_r>
 8002f84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f86:	2900      	cmp	r1, #0
 8002f88:	d008      	beq.n	8002f9c <setvbuf+0x64>
 8002f8a:	0023      	movs	r3, r4
 8002f8c:	3344      	adds	r3, #68	; 0x44
 8002f8e:	4299      	cmp	r1, r3
 8002f90:	d002      	beq.n	8002f98 <setvbuf+0x60>
 8002f92:	0030      	movs	r0, r6
 8002f94:	f000 f952 	bl	800323c <_free_r>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	6363      	str	r3, [r4, #52]	; 0x34
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61a3      	str	r3, [r4, #24]
 8002fa0:	6063      	str	r3, [r4, #4]
 8002fa2:	89a3      	ldrh	r3, [r4, #12]
 8002fa4:	061b      	lsls	r3, r3, #24
 8002fa6:	d503      	bpl.n	8002fb0 <setvbuf+0x78>
 8002fa8:	0030      	movs	r0, r6
 8002faa:	6921      	ldr	r1, [r4, #16]
 8002fac:	f000 f946 	bl	800323c <_free_r>
 8002fb0:	89a3      	ldrh	r3, [r4, #12]
 8002fb2:	4a39      	ldr	r2, [pc, #228]	; (8003098 <setvbuf+0x160>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	81a3      	strh	r3, [r4, #12]
 8002fb8:	9b00      	ldr	r3, [sp, #0]
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d060      	beq.n	8003080 <setvbuf+0x148>
 8002fbe:	ab03      	add	r3, sp, #12
 8002fc0:	0021      	movs	r1, r4
 8002fc2:	0030      	movs	r0, r6
 8002fc4:	aa02      	add	r2, sp, #8
 8002fc6:	f001 f8c1 	bl	800414c <__swhatbuf_r>
 8002fca:	89a3      	ldrh	r3, [r4, #12]
 8002fcc:	4303      	orrs	r3, r0
 8002fce:	81a3      	strh	r3, [r4, #12]
 8002fd0:	2d00      	cmp	r5, #0
 8002fd2:	d124      	bne.n	800301e <setvbuf+0xe6>
 8002fd4:	9d02      	ldr	r5, [sp, #8]
 8002fd6:	0028      	movs	r0, r5
 8002fd8:	f000 f97a 	bl	80032d0 <malloc>
 8002fdc:	9501      	str	r5, [sp, #4]
 8002fde:	1e07      	subs	r7, r0, #0
 8002fe0:	d148      	bne.n	8003074 <setvbuf+0x13c>
 8002fe2:	9b02      	ldr	r3, [sp, #8]
 8002fe4:	9301      	str	r3, [sp, #4]
 8002fe6:	42ab      	cmp	r3, r5
 8002fe8:	d13f      	bne.n	800306a <setvbuf+0x132>
 8002fea:	2501      	movs	r5, #1
 8002fec:	426d      	negs	r5, r5
 8002fee:	2302      	movs	r3, #2
 8002ff0:	89a2      	ldrh	r2, [r4, #12]
 8002ff2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	60a2      	str	r2, [r4, #8]
 8002ffa:	0022      	movs	r2, r4
 8002ffc:	3247      	adds	r2, #71	; 0x47
 8002ffe:	6022      	str	r2, [r4, #0]
 8003000:	6122      	str	r2, [r4, #16]
 8003002:	2201      	movs	r2, #1
 8003004:	b21b      	sxth	r3, r3
 8003006:	81a3      	strh	r3, [r4, #12]
 8003008:	6162      	str	r2, [r4, #20]
 800300a:	4211      	tst	r1, r2
 800300c:	d104      	bne.n	8003018 <setvbuf+0xe0>
 800300e:	059b      	lsls	r3, r3, #22
 8003010:	d402      	bmi.n	8003018 <setvbuf+0xe0>
 8003012:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003014:	f000 f910 	bl	8003238 <__retarget_lock_release_recursive>
 8003018:	0028      	movs	r0, r5
 800301a:	b005      	add	sp, #20
 800301c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800301e:	2f00      	cmp	r7, #0
 8003020:	d0d9      	beq.n	8002fd6 <setvbuf+0x9e>
 8003022:	6a33      	ldr	r3, [r6, #32]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d102      	bne.n	800302e <setvbuf+0xf6>
 8003028:	0030      	movs	r0, r6
 800302a:	f7ff ff31 	bl	8002e90 <__sinit>
 800302e:	9b00      	ldr	r3, [sp, #0]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d103      	bne.n	800303c <setvbuf+0x104>
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	9a00      	ldr	r2, [sp, #0]
 8003038:	431a      	orrs	r2, r3
 800303a:	81a2      	strh	r2, [r4, #12]
 800303c:	89a3      	ldrh	r3, [r4, #12]
 800303e:	2208      	movs	r2, #8
 8003040:	0019      	movs	r1, r3
 8003042:	6027      	str	r7, [r4, #0]
 8003044:	6127      	str	r7, [r4, #16]
 8003046:	6165      	str	r5, [r4, #20]
 8003048:	4011      	ands	r1, r2
 800304a:	4213      	tst	r3, r2
 800304c:	d01c      	beq.n	8003088 <setvbuf+0x150>
 800304e:	07da      	lsls	r2, r3, #31
 8003050:	d518      	bpl.n	8003084 <setvbuf+0x14c>
 8003052:	2200      	movs	r2, #0
 8003054:	426d      	negs	r5, r5
 8003056:	60a2      	str	r2, [r4, #8]
 8003058:	61a5      	str	r5, [r4, #24]
 800305a:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800305c:	2201      	movs	r2, #1
 800305e:	000d      	movs	r5, r1
 8003060:	4015      	ands	r5, r2
 8003062:	4211      	tst	r1, r2
 8003064:	d0d3      	beq.n	800300e <setvbuf+0xd6>
 8003066:	2500      	movs	r5, #0
 8003068:	e7d6      	b.n	8003018 <setvbuf+0xe0>
 800306a:	9801      	ldr	r0, [sp, #4]
 800306c:	f000 f930 	bl	80032d0 <malloc>
 8003070:	1e07      	subs	r7, r0, #0
 8003072:	d0ba      	beq.n	8002fea <setvbuf+0xb2>
 8003074:	2380      	movs	r3, #128	; 0x80
 8003076:	89a2      	ldrh	r2, [r4, #12]
 8003078:	9d01      	ldr	r5, [sp, #4]
 800307a:	4313      	orrs	r3, r2
 800307c:	81a3      	strh	r3, [r4, #12]
 800307e:	e7d0      	b.n	8003022 <setvbuf+0xea>
 8003080:	2500      	movs	r5, #0
 8003082:	e7b4      	b.n	8002fee <setvbuf+0xb6>
 8003084:	60a5      	str	r5, [r4, #8]
 8003086:	e7e8      	b.n	800305a <setvbuf+0x122>
 8003088:	60a1      	str	r1, [r4, #8]
 800308a:	e7e6      	b.n	800305a <setvbuf+0x122>
 800308c:	2501      	movs	r5, #1
 800308e:	426d      	negs	r5, r5
 8003090:	e7c2      	b.n	8003018 <setvbuf+0xe0>
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	20000064 	.word	0x20000064
 8003098:	fffff35c 	.word	0xfffff35c

0800309c <__sread>:
 800309c:	b570      	push	{r4, r5, r6, lr}
 800309e:	000c      	movs	r4, r1
 80030a0:	250e      	movs	r5, #14
 80030a2:	5f49      	ldrsh	r1, [r1, r5]
 80030a4:	f000 f874 	bl	8003190 <_read_r>
 80030a8:	2800      	cmp	r0, #0
 80030aa:	db03      	blt.n	80030b4 <__sread+0x18>
 80030ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80030ae:	181b      	adds	r3, r3, r0
 80030b0:	6563      	str	r3, [r4, #84]	; 0x54
 80030b2:	bd70      	pop	{r4, r5, r6, pc}
 80030b4:	89a3      	ldrh	r3, [r4, #12]
 80030b6:	4a02      	ldr	r2, [pc, #8]	; (80030c0 <__sread+0x24>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	81a3      	strh	r3, [r4, #12]
 80030bc:	e7f9      	b.n	80030b2 <__sread+0x16>
 80030be:	46c0      	nop			; (mov r8, r8)
 80030c0:	ffffefff 	.word	0xffffefff

080030c4 <__swrite>:
 80030c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030c6:	001f      	movs	r7, r3
 80030c8:	898b      	ldrh	r3, [r1, #12]
 80030ca:	0005      	movs	r5, r0
 80030cc:	000c      	movs	r4, r1
 80030ce:	0016      	movs	r6, r2
 80030d0:	05db      	lsls	r3, r3, #23
 80030d2:	d505      	bpl.n	80030e0 <__swrite+0x1c>
 80030d4:	230e      	movs	r3, #14
 80030d6:	5ec9      	ldrsh	r1, [r1, r3]
 80030d8:	2200      	movs	r2, #0
 80030da:	2302      	movs	r3, #2
 80030dc:	f000 f844 	bl	8003168 <_lseek_r>
 80030e0:	89a3      	ldrh	r3, [r4, #12]
 80030e2:	4a05      	ldr	r2, [pc, #20]	; (80030f8 <__swrite+0x34>)
 80030e4:	0028      	movs	r0, r5
 80030e6:	4013      	ands	r3, r2
 80030e8:	81a3      	strh	r3, [r4, #12]
 80030ea:	0032      	movs	r2, r6
 80030ec:	230e      	movs	r3, #14
 80030ee:	5ee1      	ldrsh	r1, [r4, r3]
 80030f0:	003b      	movs	r3, r7
 80030f2:	f000 f861 	bl	80031b8 <_write_r>
 80030f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030f8:	ffffefff 	.word	0xffffefff

080030fc <__sseek>:
 80030fc:	b570      	push	{r4, r5, r6, lr}
 80030fe:	000c      	movs	r4, r1
 8003100:	250e      	movs	r5, #14
 8003102:	5f49      	ldrsh	r1, [r1, r5]
 8003104:	f000 f830 	bl	8003168 <_lseek_r>
 8003108:	89a3      	ldrh	r3, [r4, #12]
 800310a:	1c42      	adds	r2, r0, #1
 800310c:	d103      	bne.n	8003116 <__sseek+0x1a>
 800310e:	4a05      	ldr	r2, [pc, #20]	; (8003124 <__sseek+0x28>)
 8003110:	4013      	ands	r3, r2
 8003112:	81a3      	strh	r3, [r4, #12]
 8003114:	bd70      	pop	{r4, r5, r6, pc}
 8003116:	2280      	movs	r2, #128	; 0x80
 8003118:	0152      	lsls	r2, r2, #5
 800311a:	4313      	orrs	r3, r2
 800311c:	81a3      	strh	r3, [r4, #12]
 800311e:	6560      	str	r0, [r4, #84]	; 0x54
 8003120:	e7f8      	b.n	8003114 <__sseek+0x18>
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	ffffefff 	.word	0xffffefff

08003128 <__sclose>:
 8003128:	b510      	push	{r4, lr}
 800312a:	230e      	movs	r3, #14
 800312c:	5ec9      	ldrsh	r1, [r1, r3]
 800312e:	f000 f809 	bl	8003144 <_close_r>
 8003132:	bd10      	pop	{r4, pc}

08003134 <memset>:
 8003134:	0003      	movs	r3, r0
 8003136:	1882      	adds	r2, r0, r2
 8003138:	4293      	cmp	r3, r2
 800313a:	d100      	bne.n	800313e <memset+0xa>
 800313c:	4770      	bx	lr
 800313e:	7019      	strb	r1, [r3, #0]
 8003140:	3301      	adds	r3, #1
 8003142:	e7f9      	b.n	8003138 <memset+0x4>

08003144 <_close_r>:
 8003144:	2300      	movs	r3, #0
 8003146:	b570      	push	{r4, r5, r6, lr}
 8003148:	4d06      	ldr	r5, [pc, #24]	; (8003164 <_close_r+0x20>)
 800314a:	0004      	movs	r4, r0
 800314c:	0008      	movs	r0, r1
 800314e:	602b      	str	r3, [r5, #0]
 8003150:	f7fd fb74 	bl	800083c <_close>
 8003154:	1c43      	adds	r3, r0, #1
 8003156:	d103      	bne.n	8003160 <_close_r+0x1c>
 8003158:	682b      	ldr	r3, [r5, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d000      	beq.n	8003160 <_close_r+0x1c>
 800315e:	6023      	str	r3, [r4, #0]
 8003160:	bd70      	pop	{r4, r5, r6, pc}
 8003162:	46c0      	nop			; (mov r8, r8)
 8003164:	20000274 	.word	0x20000274

08003168 <_lseek_r>:
 8003168:	b570      	push	{r4, r5, r6, lr}
 800316a:	0004      	movs	r4, r0
 800316c:	0008      	movs	r0, r1
 800316e:	0011      	movs	r1, r2
 8003170:	001a      	movs	r2, r3
 8003172:	2300      	movs	r3, #0
 8003174:	4d05      	ldr	r5, [pc, #20]	; (800318c <_lseek_r+0x24>)
 8003176:	602b      	str	r3, [r5, #0]
 8003178:	f7fd fb77 	bl	800086a <_lseek>
 800317c:	1c43      	adds	r3, r0, #1
 800317e:	d103      	bne.n	8003188 <_lseek_r+0x20>
 8003180:	682b      	ldr	r3, [r5, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d000      	beq.n	8003188 <_lseek_r+0x20>
 8003186:	6023      	str	r3, [r4, #0]
 8003188:	bd70      	pop	{r4, r5, r6, pc}
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	20000274 	.word	0x20000274

08003190 <_read_r>:
 8003190:	b570      	push	{r4, r5, r6, lr}
 8003192:	0004      	movs	r4, r0
 8003194:	0008      	movs	r0, r1
 8003196:	0011      	movs	r1, r2
 8003198:	001a      	movs	r2, r3
 800319a:	2300      	movs	r3, #0
 800319c:	4d05      	ldr	r5, [pc, #20]	; (80031b4 <_read_r+0x24>)
 800319e:	602b      	str	r3, [r5, #0]
 80031a0:	f7fd fb74 	bl	800088c <_read>
 80031a4:	1c43      	adds	r3, r0, #1
 80031a6:	d103      	bne.n	80031b0 <_read_r+0x20>
 80031a8:	682b      	ldr	r3, [r5, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d000      	beq.n	80031b0 <_read_r+0x20>
 80031ae:	6023      	str	r3, [r4, #0]
 80031b0:	bd70      	pop	{r4, r5, r6, pc}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	20000274 	.word	0x20000274

080031b8 <_write_r>:
 80031b8:	b570      	push	{r4, r5, r6, lr}
 80031ba:	0004      	movs	r4, r0
 80031bc:	0008      	movs	r0, r1
 80031be:	0011      	movs	r1, r2
 80031c0:	001a      	movs	r2, r3
 80031c2:	2300      	movs	r3, #0
 80031c4:	4d05      	ldr	r5, [pc, #20]	; (80031dc <_write_r+0x24>)
 80031c6:	602b      	str	r3, [r5, #0]
 80031c8:	f7fd fb0a 	bl	80007e0 <_write>
 80031cc:	1c43      	adds	r3, r0, #1
 80031ce:	d103      	bne.n	80031d8 <_write_r+0x20>
 80031d0:	682b      	ldr	r3, [r5, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d000      	beq.n	80031d8 <_write_r+0x20>
 80031d6:	6023      	str	r3, [r4, #0]
 80031d8:	bd70      	pop	{r4, r5, r6, pc}
 80031da:	46c0      	nop			; (mov r8, r8)
 80031dc:	20000274 	.word	0x20000274

080031e0 <__errno>:
 80031e0:	4b01      	ldr	r3, [pc, #4]	; (80031e8 <__errno+0x8>)
 80031e2:	6818      	ldr	r0, [r3, #0]
 80031e4:	4770      	bx	lr
 80031e6:	46c0      	nop			; (mov r8, r8)
 80031e8:	20000064 	.word	0x20000064

080031ec <__libc_init_array>:
 80031ec:	b570      	push	{r4, r5, r6, lr}
 80031ee:	2600      	movs	r6, #0
 80031f0:	4c0c      	ldr	r4, [pc, #48]	; (8003224 <__libc_init_array+0x38>)
 80031f2:	4d0d      	ldr	r5, [pc, #52]	; (8003228 <__libc_init_array+0x3c>)
 80031f4:	1b64      	subs	r4, r4, r5
 80031f6:	10a4      	asrs	r4, r4, #2
 80031f8:	42a6      	cmp	r6, r4
 80031fa:	d109      	bne.n	8003210 <__libc_init_array+0x24>
 80031fc:	2600      	movs	r6, #0
 80031fe:	f001 fb45 	bl	800488c <_init>
 8003202:	4c0a      	ldr	r4, [pc, #40]	; (800322c <__libc_init_array+0x40>)
 8003204:	4d0a      	ldr	r5, [pc, #40]	; (8003230 <__libc_init_array+0x44>)
 8003206:	1b64      	subs	r4, r4, r5
 8003208:	10a4      	asrs	r4, r4, #2
 800320a:	42a6      	cmp	r6, r4
 800320c:	d105      	bne.n	800321a <__libc_init_array+0x2e>
 800320e:	bd70      	pop	{r4, r5, r6, pc}
 8003210:	00b3      	lsls	r3, r6, #2
 8003212:	58eb      	ldr	r3, [r5, r3]
 8003214:	4798      	blx	r3
 8003216:	3601      	adds	r6, #1
 8003218:	e7ee      	b.n	80031f8 <__libc_init_array+0xc>
 800321a:	00b3      	lsls	r3, r6, #2
 800321c:	58eb      	ldr	r3, [r5, r3]
 800321e:	4798      	blx	r3
 8003220:	3601      	adds	r6, #1
 8003222:	e7f2      	b.n	800320a <__libc_init_array+0x1e>
 8003224:	08004b40 	.word	0x08004b40
 8003228:	08004b40 	.word	0x08004b40
 800322c:	08004b44 	.word	0x08004b44
 8003230:	08004b40 	.word	0x08004b40

08003234 <__retarget_lock_init_recursive>:
 8003234:	4770      	bx	lr

08003236 <__retarget_lock_acquire_recursive>:
 8003236:	4770      	bx	lr

08003238 <__retarget_lock_release_recursive>:
 8003238:	4770      	bx	lr
	...

0800323c <_free_r>:
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	0005      	movs	r5, r0
 8003240:	2900      	cmp	r1, #0
 8003242:	d010      	beq.n	8003266 <_free_r+0x2a>
 8003244:	1f0c      	subs	r4, r1, #4
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	da00      	bge.n	800324e <_free_r+0x12>
 800324c:	18e4      	adds	r4, r4, r3
 800324e:	0028      	movs	r0, r5
 8003250:	f000 f8ec 	bl	800342c <__malloc_lock>
 8003254:	4a1d      	ldr	r2, [pc, #116]	; (80032cc <_free_r+0x90>)
 8003256:	6813      	ldr	r3, [r2, #0]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d105      	bne.n	8003268 <_free_r+0x2c>
 800325c:	6063      	str	r3, [r4, #4]
 800325e:	6014      	str	r4, [r2, #0]
 8003260:	0028      	movs	r0, r5
 8003262:	f000 f8eb 	bl	800343c <__malloc_unlock>
 8003266:	bd70      	pop	{r4, r5, r6, pc}
 8003268:	42a3      	cmp	r3, r4
 800326a:	d908      	bls.n	800327e <_free_r+0x42>
 800326c:	6820      	ldr	r0, [r4, #0]
 800326e:	1821      	adds	r1, r4, r0
 8003270:	428b      	cmp	r3, r1
 8003272:	d1f3      	bne.n	800325c <_free_r+0x20>
 8003274:	6819      	ldr	r1, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	1809      	adds	r1, r1, r0
 800327a:	6021      	str	r1, [r4, #0]
 800327c:	e7ee      	b.n	800325c <_free_r+0x20>
 800327e:	001a      	movs	r2, r3
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <_free_r+0x4e>
 8003286:	42a3      	cmp	r3, r4
 8003288:	d9f9      	bls.n	800327e <_free_r+0x42>
 800328a:	6811      	ldr	r1, [r2, #0]
 800328c:	1850      	adds	r0, r2, r1
 800328e:	42a0      	cmp	r0, r4
 8003290:	d10b      	bne.n	80032aa <_free_r+0x6e>
 8003292:	6820      	ldr	r0, [r4, #0]
 8003294:	1809      	adds	r1, r1, r0
 8003296:	1850      	adds	r0, r2, r1
 8003298:	6011      	str	r1, [r2, #0]
 800329a:	4283      	cmp	r3, r0
 800329c:	d1e0      	bne.n	8003260 <_free_r+0x24>
 800329e:	6818      	ldr	r0, [r3, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	1841      	adds	r1, r0, r1
 80032a4:	6011      	str	r1, [r2, #0]
 80032a6:	6053      	str	r3, [r2, #4]
 80032a8:	e7da      	b.n	8003260 <_free_r+0x24>
 80032aa:	42a0      	cmp	r0, r4
 80032ac:	d902      	bls.n	80032b4 <_free_r+0x78>
 80032ae:	230c      	movs	r3, #12
 80032b0:	602b      	str	r3, [r5, #0]
 80032b2:	e7d5      	b.n	8003260 <_free_r+0x24>
 80032b4:	6820      	ldr	r0, [r4, #0]
 80032b6:	1821      	adds	r1, r4, r0
 80032b8:	428b      	cmp	r3, r1
 80032ba:	d103      	bne.n	80032c4 <_free_r+0x88>
 80032bc:	6819      	ldr	r1, [r3, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	1809      	adds	r1, r1, r0
 80032c2:	6021      	str	r1, [r4, #0]
 80032c4:	6063      	str	r3, [r4, #4]
 80032c6:	6054      	str	r4, [r2, #4]
 80032c8:	e7ca      	b.n	8003260 <_free_r+0x24>
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	2000027c 	.word	0x2000027c

080032d0 <malloc>:
 80032d0:	b510      	push	{r4, lr}
 80032d2:	4b03      	ldr	r3, [pc, #12]	; (80032e0 <malloc+0x10>)
 80032d4:	0001      	movs	r1, r0
 80032d6:	6818      	ldr	r0, [r3, #0]
 80032d8:	f000 f826 	bl	8003328 <_malloc_r>
 80032dc:	bd10      	pop	{r4, pc}
 80032de:	46c0      	nop			; (mov r8, r8)
 80032e0:	20000064 	.word	0x20000064

080032e4 <sbrk_aligned>:
 80032e4:	b570      	push	{r4, r5, r6, lr}
 80032e6:	4e0f      	ldr	r6, [pc, #60]	; (8003324 <sbrk_aligned+0x40>)
 80032e8:	000d      	movs	r5, r1
 80032ea:	6831      	ldr	r1, [r6, #0]
 80032ec:	0004      	movs	r4, r0
 80032ee:	2900      	cmp	r1, #0
 80032f0:	d102      	bne.n	80032f8 <sbrk_aligned+0x14>
 80032f2:	f001 f9e7 	bl	80046c4 <_sbrk_r>
 80032f6:	6030      	str	r0, [r6, #0]
 80032f8:	0029      	movs	r1, r5
 80032fa:	0020      	movs	r0, r4
 80032fc:	f001 f9e2 	bl	80046c4 <_sbrk_r>
 8003300:	1c43      	adds	r3, r0, #1
 8003302:	d00a      	beq.n	800331a <sbrk_aligned+0x36>
 8003304:	2303      	movs	r3, #3
 8003306:	1cc5      	adds	r5, r0, #3
 8003308:	439d      	bics	r5, r3
 800330a:	42a8      	cmp	r0, r5
 800330c:	d007      	beq.n	800331e <sbrk_aligned+0x3a>
 800330e:	1a29      	subs	r1, r5, r0
 8003310:	0020      	movs	r0, r4
 8003312:	f001 f9d7 	bl	80046c4 <_sbrk_r>
 8003316:	3001      	adds	r0, #1
 8003318:	d101      	bne.n	800331e <sbrk_aligned+0x3a>
 800331a:	2501      	movs	r5, #1
 800331c:	426d      	negs	r5, r5
 800331e:	0028      	movs	r0, r5
 8003320:	bd70      	pop	{r4, r5, r6, pc}
 8003322:	46c0      	nop			; (mov r8, r8)
 8003324:	20000280 	.word	0x20000280

08003328 <_malloc_r>:
 8003328:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800332a:	2203      	movs	r2, #3
 800332c:	1ccb      	adds	r3, r1, #3
 800332e:	4393      	bics	r3, r2
 8003330:	3308      	adds	r3, #8
 8003332:	0006      	movs	r6, r0
 8003334:	001f      	movs	r7, r3
 8003336:	2b0c      	cmp	r3, #12
 8003338:	d238      	bcs.n	80033ac <_malloc_r+0x84>
 800333a:	270c      	movs	r7, #12
 800333c:	42b9      	cmp	r1, r7
 800333e:	d837      	bhi.n	80033b0 <_malloc_r+0x88>
 8003340:	0030      	movs	r0, r6
 8003342:	f000 f873 	bl	800342c <__malloc_lock>
 8003346:	4b38      	ldr	r3, [pc, #224]	; (8003428 <_malloc_r+0x100>)
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	001c      	movs	r4, r3
 800334e:	2c00      	cmp	r4, #0
 8003350:	d133      	bne.n	80033ba <_malloc_r+0x92>
 8003352:	0039      	movs	r1, r7
 8003354:	0030      	movs	r0, r6
 8003356:	f7ff ffc5 	bl	80032e4 <sbrk_aligned>
 800335a:	0004      	movs	r4, r0
 800335c:	1c43      	adds	r3, r0, #1
 800335e:	d15e      	bne.n	800341e <_malloc_r+0xf6>
 8003360:	9b00      	ldr	r3, [sp, #0]
 8003362:	681c      	ldr	r4, [r3, #0]
 8003364:	0025      	movs	r5, r4
 8003366:	2d00      	cmp	r5, #0
 8003368:	d14e      	bne.n	8003408 <_malloc_r+0xe0>
 800336a:	2c00      	cmp	r4, #0
 800336c:	d051      	beq.n	8003412 <_malloc_r+0xea>
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	0029      	movs	r1, r5
 8003372:	18e3      	adds	r3, r4, r3
 8003374:	0030      	movs	r0, r6
 8003376:	9301      	str	r3, [sp, #4]
 8003378:	f001 f9a4 	bl	80046c4 <_sbrk_r>
 800337c:	9b01      	ldr	r3, [sp, #4]
 800337e:	4283      	cmp	r3, r0
 8003380:	d147      	bne.n	8003412 <_malloc_r+0xea>
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	0030      	movs	r0, r6
 8003386:	1aff      	subs	r7, r7, r3
 8003388:	0039      	movs	r1, r7
 800338a:	f7ff ffab 	bl	80032e4 <sbrk_aligned>
 800338e:	3001      	adds	r0, #1
 8003390:	d03f      	beq.n	8003412 <_malloc_r+0xea>
 8003392:	6823      	ldr	r3, [r4, #0]
 8003394:	19db      	adds	r3, r3, r7
 8003396:	6023      	str	r3, [r4, #0]
 8003398:	9b00      	ldr	r3, [sp, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d040      	beq.n	8003422 <_malloc_r+0xfa>
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	42a2      	cmp	r2, r4
 80033a4:	d133      	bne.n	800340e <_malloc_r+0xe6>
 80033a6:	2200      	movs	r2, #0
 80033a8:	605a      	str	r2, [r3, #4]
 80033aa:	e014      	b.n	80033d6 <_malloc_r+0xae>
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	dac5      	bge.n	800333c <_malloc_r+0x14>
 80033b0:	230c      	movs	r3, #12
 80033b2:	2500      	movs	r5, #0
 80033b4:	6033      	str	r3, [r6, #0]
 80033b6:	0028      	movs	r0, r5
 80033b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033ba:	6821      	ldr	r1, [r4, #0]
 80033bc:	1bc9      	subs	r1, r1, r7
 80033be:	d420      	bmi.n	8003402 <_malloc_r+0xda>
 80033c0:	290b      	cmp	r1, #11
 80033c2:	d918      	bls.n	80033f6 <_malloc_r+0xce>
 80033c4:	19e2      	adds	r2, r4, r7
 80033c6:	6027      	str	r7, [r4, #0]
 80033c8:	42a3      	cmp	r3, r4
 80033ca:	d112      	bne.n	80033f2 <_malloc_r+0xca>
 80033cc:	9b00      	ldr	r3, [sp, #0]
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	6863      	ldr	r3, [r4, #4]
 80033d2:	6011      	str	r1, [r2, #0]
 80033d4:	6053      	str	r3, [r2, #4]
 80033d6:	0030      	movs	r0, r6
 80033d8:	0025      	movs	r5, r4
 80033da:	f000 f82f 	bl	800343c <__malloc_unlock>
 80033de:	2207      	movs	r2, #7
 80033e0:	350b      	adds	r5, #11
 80033e2:	1d23      	adds	r3, r4, #4
 80033e4:	4395      	bics	r5, r2
 80033e6:	1aea      	subs	r2, r5, r3
 80033e8:	429d      	cmp	r5, r3
 80033ea:	d0e4      	beq.n	80033b6 <_malloc_r+0x8e>
 80033ec:	1b5b      	subs	r3, r3, r5
 80033ee:	50a3      	str	r3, [r4, r2]
 80033f0:	e7e1      	b.n	80033b6 <_malloc_r+0x8e>
 80033f2:	605a      	str	r2, [r3, #4]
 80033f4:	e7ec      	b.n	80033d0 <_malloc_r+0xa8>
 80033f6:	6862      	ldr	r2, [r4, #4]
 80033f8:	42a3      	cmp	r3, r4
 80033fa:	d1d5      	bne.n	80033a8 <_malloc_r+0x80>
 80033fc:	9b00      	ldr	r3, [sp, #0]
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	e7e9      	b.n	80033d6 <_malloc_r+0xae>
 8003402:	0023      	movs	r3, r4
 8003404:	6864      	ldr	r4, [r4, #4]
 8003406:	e7a2      	b.n	800334e <_malloc_r+0x26>
 8003408:	002c      	movs	r4, r5
 800340a:	686d      	ldr	r5, [r5, #4]
 800340c:	e7ab      	b.n	8003366 <_malloc_r+0x3e>
 800340e:	0013      	movs	r3, r2
 8003410:	e7c4      	b.n	800339c <_malloc_r+0x74>
 8003412:	230c      	movs	r3, #12
 8003414:	0030      	movs	r0, r6
 8003416:	6033      	str	r3, [r6, #0]
 8003418:	f000 f810 	bl	800343c <__malloc_unlock>
 800341c:	e7cb      	b.n	80033b6 <_malloc_r+0x8e>
 800341e:	6027      	str	r7, [r4, #0]
 8003420:	e7d9      	b.n	80033d6 <_malloc_r+0xae>
 8003422:	605b      	str	r3, [r3, #4]
 8003424:	deff      	udf	#255	; 0xff
 8003426:	46c0      	nop			; (mov r8, r8)
 8003428:	2000027c 	.word	0x2000027c

0800342c <__malloc_lock>:
 800342c:	b510      	push	{r4, lr}
 800342e:	4802      	ldr	r0, [pc, #8]	; (8003438 <__malloc_lock+0xc>)
 8003430:	f7ff ff01 	bl	8003236 <__retarget_lock_acquire_recursive>
 8003434:	bd10      	pop	{r4, pc}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	20000278 	.word	0x20000278

0800343c <__malloc_unlock>:
 800343c:	b510      	push	{r4, lr}
 800343e:	4802      	ldr	r0, [pc, #8]	; (8003448 <__malloc_unlock+0xc>)
 8003440:	f7ff fefa 	bl	8003238 <__retarget_lock_release_recursive>
 8003444:	bd10      	pop	{r4, pc}
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	20000278 	.word	0x20000278

0800344c <__sfputc_r>:
 800344c:	6893      	ldr	r3, [r2, #8]
 800344e:	b510      	push	{r4, lr}
 8003450:	3b01      	subs	r3, #1
 8003452:	6093      	str	r3, [r2, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	da04      	bge.n	8003462 <__sfputc_r+0x16>
 8003458:	6994      	ldr	r4, [r2, #24]
 800345a:	42a3      	cmp	r3, r4
 800345c:	db07      	blt.n	800346e <__sfputc_r+0x22>
 800345e:	290a      	cmp	r1, #10
 8003460:	d005      	beq.n	800346e <__sfputc_r+0x22>
 8003462:	6813      	ldr	r3, [r2, #0]
 8003464:	1c58      	adds	r0, r3, #1
 8003466:	6010      	str	r0, [r2, #0]
 8003468:	7019      	strb	r1, [r3, #0]
 800346a:	0008      	movs	r0, r1
 800346c:	bd10      	pop	{r4, pc}
 800346e:	f001 f85e 	bl	800452e <__swbuf_r>
 8003472:	0001      	movs	r1, r0
 8003474:	e7f9      	b.n	800346a <__sfputc_r+0x1e>

08003476 <__sfputs_r>:
 8003476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003478:	0006      	movs	r6, r0
 800347a:	000f      	movs	r7, r1
 800347c:	0014      	movs	r4, r2
 800347e:	18d5      	adds	r5, r2, r3
 8003480:	42ac      	cmp	r4, r5
 8003482:	d101      	bne.n	8003488 <__sfputs_r+0x12>
 8003484:	2000      	movs	r0, #0
 8003486:	e007      	b.n	8003498 <__sfputs_r+0x22>
 8003488:	7821      	ldrb	r1, [r4, #0]
 800348a:	003a      	movs	r2, r7
 800348c:	0030      	movs	r0, r6
 800348e:	f7ff ffdd 	bl	800344c <__sfputc_r>
 8003492:	3401      	adds	r4, #1
 8003494:	1c43      	adds	r3, r0, #1
 8003496:	d1f3      	bne.n	8003480 <__sfputs_r+0xa>
 8003498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800349c <_vfiprintf_r>:
 800349c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800349e:	b0a1      	sub	sp, #132	; 0x84
 80034a0:	000f      	movs	r7, r1
 80034a2:	0015      	movs	r5, r2
 80034a4:	001e      	movs	r6, r3
 80034a6:	9003      	str	r0, [sp, #12]
 80034a8:	2800      	cmp	r0, #0
 80034aa:	d004      	beq.n	80034b6 <_vfiprintf_r+0x1a>
 80034ac:	6a03      	ldr	r3, [r0, #32]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <_vfiprintf_r+0x1a>
 80034b2:	f7ff fced 	bl	8002e90 <__sinit>
 80034b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034b8:	07db      	lsls	r3, r3, #31
 80034ba:	d405      	bmi.n	80034c8 <_vfiprintf_r+0x2c>
 80034bc:	89bb      	ldrh	r3, [r7, #12]
 80034be:	059b      	lsls	r3, r3, #22
 80034c0:	d402      	bmi.n	80034c8 <_vfiprintf_r+0x2c>
 80034c2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80034c4:	f7ff feb7 	bl	8003236 <__retarget_lock_acquire_recursive>
 80034c8:	89bb      	ldrh	r3, [r7, #12]
 80034ca:	071b      	lsls	r3, r3, #28
 80034cc:	d502      	bpl.n	80034d4 <_vfiprintf_r+0x38>
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d113      	bne.n	80034fc <_vfiprintf_r+0x60>
 80034d4:	0039      	movs	r1, r7
 80034d6:	9803      	ldr	r0, [sp, #12]
 80034d8:	f001 f86c 	bl	80045b4 <__swsetup_r>
 80034dc:	2800      	cmp	r0, #0
 80034de:	d00d      	beq.n	80034fc <_vfiprintf_r+0x60>
 80034e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034e2:	07db      	lsls	r3, r3, #31
 80034e4:	d503      	bpl.n	80034ee <_vfiprintf_r+0x52>
 80034e6:	2001      	movs	r0, #1
 80034e8:	4240      	negs	r0, r0
 80034ea:	b021      	add	sp, #132	; 0x84
 80034ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ee:	89bb      	ldrh	r3, [r7, #12]
 80034f0:	059b      	lsls	r3, r3, #22
 80034f2:	d4f8      	bmi.n	80034e6 <_vfiprintf_r+0x4a>
 80034f4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80034f6:	f7ff fe9f 	bl	8003238 <__retarget_lock_release_recursive>
 80034fa:	e7f4      	b.n	80034e6 <_vfiprintf_r+0x4a>
 80034fc:	2300      	movs	r3, #0
 80034fe:	ac08      	add	r4, sp, #32
 8003500:	6163      	str	r3, [r4, #20]
 8003502:	3320      	adds	r3, #32
 8003504:	7663      	strb	r3, [r4, #25]
 8003506:	3310      	adds	r3, #16
 8003508:	76a3      	strb	r3, [r4, #26]
 800350a:	9607      	str	r6, [sp, #28]
 800350c:	002e      	movs	r6, r5
 800350e:	7833      	ldrb	r3, [r6, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <_vfiprintf_r+0x7c>
 8003514:	2b25      	cmp	r3, #37	; 0x25
 8003516:	d148      	bne.n	80035aa <_vfiprintf_r+0x10e>
 8003518:	1b73      	subs	r3, r6, r5
 800351a:	9305      	str	r3, [sp, #20]
 800351c:	42ae      	cmp	r6, r5
 800351e:	d00b      	beq.n	8003538 <_vfiprintf_r+0x9c>
 8003520:	002a      	movs	r2, r5
 8003522:	0039      	movs	r1, r7
 8003524:	9803      	ldr	r0, [sp, #12]
 8003526:	f7ff ffa6 	bl	8003476 <__sfputs_r>
 800352a:	3001      	adds	r0, #1
 800352c:	d100      	bne.n	8003530 <_vfiprintf_r+0x94>
 800352e:	e0af      	b.n	8003690 <_vfiprintf_r+0x1f4>
 8003530:	6963      	ldr	r3, [r4, #20]
 8003532:	9a05      	ldr	r2, [sp, #20]
 8003534:	189b      	adds	r3, r3, r2
 8003536:	6163      	str	r3, [r4, #20]
 8003538:	7833      	ldrb	r3, [r6, #0]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d100      	bne.n	8003540 <_vfiprintf_r+0xa4>
 800353e:	e0a7      	b.n	8003690 <_vfiprintf_r+0x1f4>
 8003540:	2201      	movs	r2, #1
 8003542:	2300      	movs	r3, #0
 8003544:	4252      	negs	r2, r2
 8003546:	6062      	str	r2, [r4, #4]
 8003548:	a904      	add	r1, sp, #16
 800354a:	3254      	adds	r2, #84	; 0x54
 800354c:	1852      	adds	r2, r2, r1
 800354e:	1c75      	adds	r5, r6, #1
 8003550:	6023      	str	r3, [r4, #0]
 8003552:	60e3      	str	r3, [r4, #12]
 8003554:	60a3      	str	r3, [r4, #8]
 8003556:	7013      	strb	r3, [r2, #0]
 8003558:	65a3      	str	r3, [r4, #88]	; 0x58
 800355a:	4b59      	ldr	r3, [pc, #356]	; (80036c0 <_vfiprintf_r+0x224>)
 800355c:	2205      	movs	r2, #5
 800355e:	0018      	movs	r0, r3
 8003560:	7829      	ldrb	r1, [r5, #0]
 8003562:	9305      	str	r3, [sp, #20]
 8003564:	f001 f8c0 	bl	80046e8 <memchr>
 8003568:	1c6e      	adds	r6, r5, #1
 800356a:	2800      	cmp	r0, #0
 800356c:	d11f      	bne.n	80035ae <_vfiprintf_r+0x112>
 800356e:	6822      	ldr	r2, [r4, #0]
 8003570:	06d3      	lsls	r3, r2, #27
 8003572:	d504      	bpl.n	800357e <_vfiprintf_r+0xe2>
 8003574:	2353      	movs	r3, #83	; 0x53
 8003576:	a904      	add	r1, sp, #16
 8003578:	185b      	adds	r3, r3, r1
 800357a:	2120      	movs	r1, #32
 800357c:	7019      	strb	r1, [r3, #0]
 800357e:	0713      	lsls	r3, r2, #28
 8003580:	d504      	bpl.n	800358c <_vfiprintf_r+0xf0>
 8003582:	2353      	movs	r3, #83	; 0x53
 8003584:	a904      	add	r1, sp, #16
 8003586:	185b      	adds	r3, r3, r1
 8003588:	212b      	movs	r1, #43	; 0x2b
 800358a:	7019      	strb	r1, [r3, #0]
 800358c:	782b      	ldrb	r3, [r5, #0]
 800358e:	2b2a      	cmp	r3, #42	; 0x2a
 8003590:	d016      	beq.n	80035c0 <_vfiprintf_r+0x124>
 8003592:	002e      	movs	r6, r5
 8003594:	2100      	movs	r1, #0
 8003596:	200a      	movs	r0, #10
 8003598:	68e3      	ldr	r3, [r4, #12]
 800359a:	7832      	ldrb	r2, [r6, #0]
 800359c:	1c75      	adds	r5, r6, #1
 800359e:	3a30      	subs	r2, #48	; 0x30
 80035a0:	2a09      	cmp	r2, #9
 80035a2:	d94e      	bls.n	8003642 <_vfiprintf_r+0x1a6>
 80035a4:	2900      	cmp	r1, #0
 80035a6:	d111      	bne.n	80035cc <_vfiprintf_r+0x130>
 80035a8:	e017      	b.n	80035da <_vfiprintf_r+0x13e>
 80035aa:	3601      	adds	r6, #1
 80035ac:	e7af      	b.n	800350e <_vfiprintf_r+0x72>
 80035ae:	9b05      	ldr	r3, [sp, #20]
 80035b0:	6822      	ldr	r2, [r4, #0]
 80035b2:	1ac0      	subs	r0, r0, r3
 80035b4:	2301      	movs	r3, #1
 80035b6:	4083      	lsls	r3, r0
 80035b8:	4313      	orrs	r3, r2
 80035ba:	0035      	movs	r5, r6
 80035bc:	6023      	str	r3, [r4, #0]
 80035be:	e7cc      	b.n	800355a <_vfiprintf_r+0xbe>
 80035c0:	9b07      	ldr	r3, [sp, #28]
 80035c2:	1d19      	adds	r1, r3, #4
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	9107      	str	r1, [sp, #28]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	db01      	blt.n	80035d0 <_vfiprintf_r+0x134>
 80035cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80035ce:	e004      	b.n	80035da <_vfiprintf_r+0x13e>
 80035d0:	425b      	negs	r3, r3
 80035d2:	60e3      	str	r3, [r4, #12]
 80035d4:	2302      	movs	r3, #2
 80035d6:	4313      	orrs	r3, r2
 80035d8:	6023      	str	r3, [r4, #0]
 80035da:	7833      	ldrb	r3, [r6, #0]
 80035dc:	2b2e      	cmp	r3, #46	; 0x2e
 80035de:	d10a      	bne.n	80035f6 <_vfiprintf_r+0x15a>
 80035e0:	7873      	ldrb	r3, [r6, #1]
 80035e2:	2b2a      	cmp	r3, #42	; 0x2a
 80035e4:	d135      	bne.n	8003652 <_vfiprintf_r+0x1b6>
 80035e6:	9b07      	ldr	r3, [sp, #28]
 80035e8:	3602      	adds	r6, #2
 80035ea:	1d1a      	adds	r2, r3, #4
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	9207      	str	r2, [sp, #28]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	db2b      	blt.n	800364c <_vfiprintf_r+0x1b0>
 80035f4:	9309      	str	r3, [sp, #36]	; 0x24
 80035f6:	4d33      	ldr	r5, [pc, #204]	; (80036c4 <_vfiprintf_r+0x228>)
 80035f8:	2203      	movs	r2, #3
 80035fa:	0028      	movs	r0, r5
 80035fc:	7831      	ldrb	r1, [r6, #0]
 80035fe:	f001 f873 	bl	80046e8 <memchr>
 8003602:	2800      	cmp	r0, #0
 8003604:	d006      	beq.n	8003614 <_vfiprintf_r+0x178>
 8003606:	2340      	movs	r3, #64	; 0x40
 8003608:	1b40      	subs	r0, r0, r5
 800360a:	4083      	lsls	r3, r0
 800360c:	6822      	ldr	r2, [r4, #0]
 800360e:	3601      	adds	r6, #1
 8003610:	4313      	orrs	r3, r2
 8003612:	6023      	str	r3, [r4, #0]
 8003614:	7831      	ldrb	r1, [r6, #0]
 8003616:	2206      	movs	r2, #6
 8003618:	482b      	ldr	r0, [pc, #172]	; (80036c8 <_vfiprintf_r+0x22c>)
 800361a:	1c75      	adds	r5, r6, #1
 800361c:	7621      	strb	r1, [r4, #24]
 800361e:	f001 f863 	bl	80046e8 <memchr>
 8003622:	2800      	cmp	r0, #0
 8003624:	d043      	beq.n	80036ae <_vfiprintf_r+0x212>
 8003626:	4b29      	ldr	r3, [pc, #164]	; (80036cc <_vfiprintf_r+0x230>)
 8003628:	2b00      	cmp	r3, #0
 800362a:	d125      	bne.n	8003678 <_vfiprintf_r+0x1dc>
 800362c:	2207      	movs	r2, #7
 800362e:	9b07      	ldr	r3, [sp, #28]
 8003630:	3307      	adds	r3, #7
 8003632:	4393      	bics	r3, r2
 8003634:	3308      	adds	r3, #8
 8003636:	9307      	str	r3, [sp, #28]
 8003638:	6963      	ldr	r3, [r4, #20]
 800363a:	9a04      	ldr	r2, [sp, #16]
 800363c:	189b      	adds	r3, r3, r2
 800363e:	6163      	str	r3, [r4, #20]
 8003640:	e764      	b.n	800350c <_vfiprintf_r+0x70>
 8003642:	4343      	muls	r3, r0
 8003644:	002e      	movs	r6, r5
 8003646:	2101      	movs	r1, #1
 8003648:	189b      	adds	r3, r3, r2
 800364a:	e7a6      	b.n	800359a <_vfiprintf_r+0xfe>
 800364c:	2301      	movs	r3, #1
 800364e:	425b      	negs	r3, r3
 8003650:	e7d0      	b.n	80035f4 <_vfiprintf_r+0x158>
 8003652:	2300      	movs	r3, #0
 8003654:	200a      	movs	r0, #10
 8003656:	001a      	movs	r2, r3
 8003658:	3601      	adds	r6, #1
 800365a:	6063      	str	r3, [r4, #4]
 800365c:	7831      	ldrb	r1, [r6, #0]
 800365e:	1c75      	adds	r5, r6, #1
 8003660:	3930      	subs	r1, #48	; 0x30
 8003662:	2909      	cmp	r1, #9
 8003664:	d903      	bls.n	800366e <_vfiprintf_r+0x1d2>
 8003666:	2b00      	cmp	r3, #0
 8003668:	d0c5      	beq.n	80035f6 <_vfiprintf_r+0x15a>
 800366a:	9209      	str	r2, [sp, #36]	; 0x24
 800366c:	e7c3      	b.n	80035f6 <_vfiprintf_r+0x15a>
 800366e:	4342      	muls	r2, r0
 8003670:	002e      	movs	r6, r5
 8003672:	2301      	movs	r3, #1
 8003674:	1852      	adds	r2, r2, r1
 8003676:	e7f1      	b.n	800365c <_vfiprintf_r+0x1c0>
 8003678:	aa07      	add	r2, sp, #28
 800367a:	9200      	str	r2, [sp, #0]
 800367c:	0021      	movs	r1, r4
 800367e:	003a      	movs	r2, r7
 8003680:	4b13      	ldr	r3, [pc, #76]	; (80036d0 <_vfiprintf_r+0x234>)
 8003682:	9803      	ldr	r0, [sp, #12]
 8003684:	e000      	b.n	8003688 <_vfiprintf_r+0x1ec>
 8003686:	bf00      	nop
 8003688:	9004      	str	r0, [sp, #16]
 800368a:	9b04      	ldr	r3, [sp, #16]
 800368c:	3301      	adds	r3, #1
 800368e:	d1d3      	bne.n	8003638 <_vfiprintf_r+0x19c>
 8003690:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003692:	07db      	lsls	r3, r3, #31
 8003694:	d405      	bmi.n	80036a2 <_vfiprintf_r+0x206>
 8003696:	89bb      	ldrh	r3, [r7, #12]
 8003698:	059b      	lsls	r3, r3, #22
 800369a:	d402      	bmi.n	80036a2 <_vfiprintf_r+0x206>
 800369c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800369e:	f7ff fdcb 	bl	8003238 <__retarget_lock_release_recursive>
 80036a2:	89bb      	ldrh	r3, [r7, #12]
 80036a4:	065b      	lsls	r3, r3, #25
 80036a6:	d500      	bpl.n	80036aa <_vfiprintf_r+0x20e>
 80036a8:	e71d      	b.n	80034e6 <_vfiprintf_r+0x4a>
 80036aa:	980d      	ldr	r0, [sp, #52]	; 0x34
 80036ac:	e71d      	b.n	80034ea <_vfiprintf_r+0x4e>
 80036ae:	aa07      	add	r2, sp, #28
 80036b0:	9200      	str	r2, [sp, #0]
 80036b2:	0021      	movs	r1, r4
 80036b4:	003a      	movs	r2, r7
 80036b6:	4b06      	ldr	r3, [pc, #24]	; (80036d0 <_vfiprintf_r+0x234>)
 80036b8:	9803      	ldr	r0, [sp, #12]
 80036ba:	f000 f87b 	bl	80037b4 <_printf_i>
 80036be:	e7e3      	b.n	8003688 <_vfiprintf_r+0x1ec>
 80036c0:	08004af1 	.word	0x08004af1
 80036c4:	08004af7 	.word	0x08004af7
 80036c8:	08004afb 	.word	0x08004afb
 80036cc:	00000000 	.word	0x00000000
 80036d0:	08003477 	.word	0x08003477

080036d4 <_printf_common>:
 80036d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036d6:	0016      	movs	r6, r2
 80036d8:	9301      	str	r3, [sp, #4]
 80036da:	688a      	ldr	r2, [r1, #8]
 80036dc:	690b      	ldr	r3, [r1, #16]
 80036de:	000c      	movs	r4, r1
 80036e0:	9000      	str	r0, [sp, #0]
 80036e2:	4293      	cmp	r3, r2
 80036e4:	da00      	bge.n	80036e8 <_printf_common+0x14>
 80036e6:	0013      	movs	r3, r2
 80036e8:	0022      	movs	r2, r4
 80036ea:	6033      	str	r3, [r6, #0]
 80036ec:	3243      	adds	r2, #67	; 0x43
 80036ee:	7812      	ldrb	r2, [r2, #0]
 80036f0:	2a00      	cmp	r2, #0
 80036f2:	d001      	beq.n	80036f8 <_printf_common+0x24>
 80036f4:	3301      	adds	r3, #1
 80036f6:	6033      	str	r3, [r6, #0]
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	069b      	lsls	r3, r3, #26
 80036fc:	d502      	bpl.n	8003704 <_printf_common+0x30>
 80036fe:	6833      	ldr	r3, [r6, #0]
 8003700:	3302      	adds	r3, #2
 8003702:	6033      	str	r3, [r6, #0]
 8003704:	6822      	ldr	r2, [r4, #0]
 8003706:	2306      	movs	r3, #6
 8003708:	0015      	movs	r5, r2
 800370a:	401d      	ands	r5, r3
 800370c:	421a      	tst	r2, r3
 800370e:	d027      	beq.n	8003760 <_printf_common+0x8c>
 8003710:	0023      	movs	r3, r4
 8003712:	3343      	adds	r3, #67	; 0x43
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	1e5a      	subs	r2, r3, #1
 8003718:	4193      	sbcs	r3, r2
 800371a:	6822      	ldr	r2, [r4, #0]
 800371c:	0692      	lsls	r2, r2, #26
 800371e:	d430      	bmi.n	8003782 <_printf_common+0xae>
 8003720:	0022      	movs	r2, r4
 8003722:	9901      	ldr	r1, [sp, #4]
 8003724:	9800      	ldr	r0, [sp, #0]
 8003726:	9d08      	ldr	r5, [sp, #32]
 8003728:	3243      	adds	r2, #67	; 0x43
 800372a:	47a8      	blx	r5
 800372c:	3001      	adds	r0, #1
 800372e:	d025      	beq.n	800377c <_printf_common+0xa8>
 8003730:	2206      	movs	r2, #6
 8003732:	6823      	ldr	r3, [r4, #0]
 8003734:	2500      	movs	r5, #0
 8003736:	4013      	ands	r3, r2
 8003738:	2b04      	cmp	r3, #4
 800373a:	d105      	bne.n	8003748 <_printf_common+0x74>
 800373c:	6833      	ldr	r3, [r6, #0]
 800373e:	68e5      	ldr	r5, [r4, #12]
 8003740:	1aed      	subs	r5, r5, r3
 8003742:	43eb      	mvns	r3, r5
 8003744:	17db      	asrs	r3, r3, #31
 8003746:	401d      	ands	r5, r3
 8003748:	68a3      	ldr	r3, [r4, #8]
 800374a:	6922      	ldr	r2, [r4, #16]
 800374c:	4293      	cmp	r3, r2
 800374e:	dd01      	ble.n	8003754 <_printf_common+0x80>
 8003750:	1a9b      	subs	r3, r3, r2
 8003752:	18ed      	adds	r5, r5, r3
 8003754:	2600      	movs	r6, #0
 8003756:	42b5      	cmp	r5, r6
 8003758:	d120      	bne.n	800379c <_printf_common+0xc8>
 800375a:	2000      	movs	r0, #0
 800375c:	e010      	b.n	8003780 <_printf_common+0xac>
 800375e:	3501      	adds	r5, #1
 8003760:	68e3      	ldr	r3, [r4, #12]
 8003762:	6832      	ldr	r2, [r6, #0]
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	42ab      	cmp	r3, r5
 8003768:	ddd2      	ble.n	8003710 <_printf_common+0x3c>
 800376a:	0022      	movs	r2, r4
 800376c:	2301      	movs	r3, #1
 800376e:	9901      	ldr	r1, [sp, #4]
 8003770:	9800      	ldr	r0, [sp, #0]
 8003772:	9f08      	ldr	r7, [sp, #32]
 8003774:	3219      	adds	r2, #25
 8003776:	47b8      	blx	r7
 8003778:	3001      	adds	r0, #1
 800377a:	d1f0      	bne.n	800375e <_printf_common+0x8a>
 800377c:	2001      	movs	r0, #1
 800377e:	4240      	negs	r0, r0
 8003780:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003782:	2030      	movs	r0, #48	; 0x30
 8003784:	18e1      	adds	r1, r4, r3
 8003786:	3143      	adds	r1, #67	; 0x43
 8003788:	7008      	strb	r0, [r1, #0]
 800378a:	0021      	movs	r1, r4
 800378c:	1c5a      	adds	r2, r3, #1
 800378e:	3145      	adds	r1, #69	; 0x45
 8003790:	7809      	ldrb	r1, [r1, #0]
 8003792:	18a2      	adds	r2, r4, r2
 8003794:	3243      	adds	r2, #67	; 0x43
 8003796:	3302      	adds	r3, #2
 8003798:	7011      	strb	r1, [r2, #0]
 800379a:	e7c1      	b.n	8003720 <_printf_common+0x4c>
 800379c:	0022      	movs	r2, r4
 800379e:	2301      	movs	r3, #1
 80037a0:	9901      	ldr	r1, [sp, #4]
 80037a2:	9800      	ldr	r0, [sp, #0]
 80037a4:	9f08      	ldr	r7, [sp, #32]
 80037a6:	321a      	adds	r2, #26
 80037a8:	47b8      	blx	r7
 80037aa:	3001      	adds	r0, #1
 80037ac:	d0e6      	beq.n	800377c <_printf_common+0xa8>
 80037ae:	3601      	adds	r6, #1
 80037b0:	e7d1      	b.n	8003756 <_printf_common+0x82>
	...

080037b4 <_printf_i>:
 80037b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037b6:	b08b      	sub	sp, #44	; 0x2c
 80037b8:	9206      	str	r2, [sp, #24]
 80037ba:	000a      	movs	r2, r1
 80037bc:	3243      	adds	r2, #67	; 0x43
 80037be:	9307      	str	r3, [sp, #28]
 80037c0:	9005      	str	r0, [sp, #20]
 80037c2:	9204      	str	r2, [sp, #16]
 80037c4:	7e0a      	ldrb	r2, [r1, #24]
 80037c6:	000c      	movs	r4, r1
 80037c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80037ca:	2a78      	cmp	r2, #120	; 0x78
 80037cc:	d809      	bhi.n	80037e2 <_printf_i+0x2e>
 80037ce:	2a62      	cmp	r2, #98	; 0x62
 80037d0:	d80b      	bhi.n	80037ea <_printf_i+0x36>
 80037d2:	2a00      	cmp	r2, #0
 80037d4:	d100      	bne.n	80037d8 <_printf_i+0x24>
 80037d6:	e0be      	b.n	8003956 <_printf_i+0x1a2>
 80037d8:	497c      	ldr	r1, [pc, #496]	; (80039cc <_printf_i+0x218>)
 80037da:	9103      	str	r1, [sp, #12]
 80037dc:	2a58      	cmp	r2, #88	; 0x58
 80037de:	d100      	bne.n	80037e2 <_printf_i+0x2e>
 80037e0:	e093      	b.n	800390a <_printf_i+0x156>
 80037e2:	0026      	movs	r6, r4
 80037e4:	3642      	adds	r6, #66	; 0x42
 80037e6:	7032      	strb	r2, [r6, #0]
 80037e8:	e022      	b.n	8003830 <_printf_i+0x7c>
 80037ea:	0010      	movs	r0, r2
 80037ec:	3863      	subs	r0, #99	; 0x63
 80037ee:	2815      	cmp	r0, #21
 80037f0:	d8f7      	bhi.n	80037e2 <_printf_i+0x2e>
 80037f2:	f7fc fc89 	bl	8000108 <__gnu_thumb1_case_shi>
 80037f6:	0016      	.short	0x0016
 80037f8:	fff6001f 	.word	0xfff6001f
 80037fc:	fff6fff6 	.word	0xfff6fff6
 8003800:	001ffff6 	.word	0x001ffff6
 8003804:	fff6fff6 	.word	0xfff6fff6
 8003808:	fff6fff6 	.word	0xfff6fff6
 800380c:	003600a3 	.word	0x003600a3
 8003810:	fff60083 	.word	0xfff60083
 8003814:	00b4fff6 	.word	0x00b4fff6
 8003818:	0036fff6 	.word	0x0036fff6
 800381c:	fff6fff6 	.word	0xfff6fff6
 8003820:	0087      	.short	0x0087
 8003822:	0026      	movs	r6, r4
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	3642      	adds	r6, #66	; 0x42
 8003828:	1d11      	adds	r1, r2, #4
 800382a:	6019      	str	r1, [r3, #0]
 800382c:	6813      	ldr	r3, [r2, #0]
 800382e:	7033      	strb	r3, [r6, #0]
 8003830:	2301      	movs	r3, #1
 8003832:	e0a2      	b.n	800397a <_printf_i+0x1c6>
 8003834:	6818      	ldr	r0, [r3, #0]
 8003836:	6809      	ldr	r1, [r1, #0]
 8003838:	1d02      	adds	r2, r0, #4
 800383a:	060d      	lsls	r5, r1, #24
 800383c:	d50b      	bpl.n	8003856 <_printf_i+0xa2>
 800383e:	6805      	ldr	r5, [r0, #0]
 8003840:	601a      	str	r2, [r3, #0]
 8003842:	2d00      	cmp	r5, #0
 8003844:	da03      	bge.n	800384e <_printf_i+0x9a>
 8003846:	232d      	movs	r3, #45	; 0x2d
 8003848:	9a04      	ldr	r2, [sp, #16]
 800384a:	426d      	negs	r5, r5
 800384c:	7013      	strb	r3, [r2, #0]
 800384e:	4b5f      	ldr	r3, [pc, #380]	; (80039cc <_printf_i+0x218>)
 8003850:	270a      	movs	r7, #10
 8003852:	9303      	str	r3, [sp, #12]
 8003854:	e01b      	b.n	800388e <_printf_i+0xda>
 8003856:	6805      	ldr	r5, [r0, #0]
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	0649      	lsls	r1, r1, #25
 800385c:	d5f1      	bpl.n	8003842 <_printf_i+0x8e>
 800385e:	b22d      	sxth	r5, r5
 8003860:	e7ef      	b.n	8003842 <_printf_i+0x8e>
 8003862:	680d      	ldr	r5, [r1, #0]
 8003864:	6819      	ldr	r1, [r3, #0]
 8003866:	1d08      	adds	r0, r1, #4
 8003868:	6018      	str	r0, [r3, #0]
 800386a:	062e      	lsls	r6, r5, #24
 800386c:	d501      	bpl.n	8003872 <_printf_i+0xbe>
 800386e:	680d      	ldr	r5, [r1, #0]
 8003870:	e003      	b.n	800387a <_printf_i+0xc6>
 8003872:	066d      	lsls	r5, r5, #25
 8003874:	d5fb      	bpl.n	800386e <_printf_i+0xba>
 8003876:	680d      	ldr	r5, [r1, #0]
 8003878:	b2ad      	uxth	r5, r5
 800387a:	4b54      	ldr	r3, [pc, #336]	; (80039cc <_printf_i+0x218>)
 800387c:	2708      	movs	r7, #8
 800387e:	9303      	str	r3, [sp, #12]
 8003880:	2a6f      	cmp	r2, #111	; 0x6f
 8003882:	d000      	beq.n	8003886 <_printf_i+0xd2>
 8003884:	3702      	adds	r7, #2
 8003886:	0023      	movs	r3, r4
 8003888:	2200      	movs	r2, #0
 800388a:	3343      	adds	r3, #67	; 0x43
 800388c:	701a      	strb	r2, [r3, #0]
 800388e:	6863      	ldr	r3, [r4, #4]
 8003890:	60a3      	str	r3, [r4, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	db03      	blt.n	800389e <_printf_i+0xea>
 8003896:	2104      	movs	r1, #4
 8003898:	6822      	ldr	r2, [r4, #0]
 800389a:	438a      	bics	r2, r1
 800389c:	6022      	str	r2, [r4, #0]
 800389e:	2d00      	cmp	r5, #0
 80038a0:	d102      	bne.n	80038a8 <_printf_i+0xf4>
 80038a2:	9e04      	ldr	r6, [sp, #16]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00c      	beq.n	80038c2 <_printf_i+0x10e>
 80038a8:	9e04      	ldr	r6, [sp, #16]
 80038aa:	0028      	movs	r0, r5
 80038ac:	0039      	movs	r1, r7
 80038ae:	f7fc fcbb 	bl	8000228 <__aeabi_uidivmod>
 80038b2:	9b03      	ldr	r3, [sp, #12]
 80038b4:	3e01      	subs	r6, #1
 80038b6:	5c5b      	ldrb	r3, [r3, r1]
 80038b8:	7033      	strb	r3, [r6, #0]
 80038ba:	002b      	movs	r3, r5
 80038bc:	0005      	movs	r5, r0
 80038be:	429f      	cmp	r7, r3
 80038c0:	d9f3      	bls.n	80038aa <_printf_i+0xf6>
 80038c2:	2f08      	cmp	r7, #8
 80038c4:	d109      	bne.n	80038da <_printf_i+0x126>
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	07db      	lsls	r3, r3, #31
 80038ca:	d506      	bpl.n	80038da <_printf_i+0x126>
 80038cc:	6862      	ldr	r2, [r4, #4]
 80038ce:	6923      	ldr	r3, [r4, #16]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	dc02      	bgt.n	80038da <_printf_i+0x126>
 80038d4:	2330      	movs	r3, #48	; 0x30
 80038d6:	3e01      	subs	r6, #1
 80038d8:	7033      	strb	r3, [r6, #0]
 80038da:	9b04      	ldr	r3, [sp, #16]
 80038dc:	1b9b      	subs	r3, r3, r6
 80038de:	6123      	str	r3, [r4, #16]
 80038e0:	9b07      	ldr	r3, [sp, #28]
 80038e2:	0021      	movs	r1, r4
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	9805      	ldr	r0, [sp, #20]
 80038e8:	9b06      	ldr	r3, [sp, #24]
 80038ea:	aa09      	add	r2, sp, #36	; 0x24
 80038ec:	f7ff fef2 	bl	80036d4 <_printf_common>
 80038f0:	3001      	adds	r0, #1
 80038f2:	d147      	bne.n	8003984 <_printf_i+0x1d0>
 80038f4:	2001      	movs	r0, #1
 80038f6:	4240      	negs	r0, r0
 80038f8:	b00b      	add	sp, #44	; 0x2c
 80038fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038fc:	2220      	movs	r2, #32
 80038fe:	6809      	ldr	r1, [r1, #0]
 8003900:	430a      	orrs	r2, r1
 8003902:	6022      	str	r2, [r4, #0]
 8003904:	2278      	movs	r2, #120	; 0x78
 8003906:	4932      	ldr	r1, [pc, #200]	; (80039d0 <_printf_i+0x21c>)
 8003908:	9103      	str	r1, [sp, #12]
 800390a:	0021      	movs	r1, r4
 800390c:	3145      	adds	r1, #69	; 0x45
 800390e:	700a      	strb	r2, [r1, #0]
 8003910:	6819      	ldr	r1, [r3, #0]
 8003912:	6822      	ldr	r2, [r4, #0]
 8003914:	c920      	ldmia	r1!, {r5}
 8003916:	0610      	lsls	r0, r2, #24
 8003918:	d402      	bmi.n	8003920 <_printf_i+0x16c>
 800391a:	0650      	lsls	r0, r2, #25
 800391c:	d500      	bpl.n	8003920 <_printf_i+0x16c>
 800391e:	b2ad      	uxth	r5, r5
 8003920:	6019      	str	r1, [r3, #0]
 8003922:	07d3      	lsls	r3, r2, #31
 8003924:	d502      	bpl.n	800392c <_printf_i+0x178>
 8003926:	2320      	movs	r3, #32
 8003928:	4313      	orrs	r3, r2
 800392a:	6023      	str	r3, [r4, #0]
 800392c:	2710      	movs	r7, #16
 800392e:	2d00      	cmp	r5, #0
 8003930:	d1a9      	bne.n	8003886 <_printf_i+0xd2>
 8003932:	2220      	movs	r2, #32
 8003934:	6823      	ldr	r3, [r4, #0]
 8003936:	4393      	bics	r3, r2
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	e7a4      	b.n	8003886 <_printf_i+0xd2>
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	680d      	ldr	r5, [r1, #0]
 8003940:	1d10      	adds	r0, r2, #4
 8003942:	6949      	ldr	r1, [r1, #20]
 8003944:	6018      	str	r0, [r3, #0]
 8003946:	6813      	ldr	r3, [r2, #0]
 8003948:	062e      	lsls	r6, r5, #24
 800394a:	d501      	bpl.n	8003950 <_printf_i+0x19c>
 800394c:	6019      	str	r1, [r3, #0]
 800394e:	e002      	b.n	8003956 <_printf_i+0x1a2>
 8003950:	066d      	lsls	r5, r5, #25
 8003952:	d5fb      	bpl.n	800394c <_printf_i+0x198>
 8003954:	8019      	strh	r1, [r3, #0]
 8003956:	2300      	movs	r3, #0
 8003958:	9e04      	ldr	r6, [sp, #16]
 800395a:	6123      	str	r3, [r4, #16]
 800395c:	e7c0      	b.n	80038e0 <_printf_i+0x12c>
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	1d11      	adds	r1, r2, #4
 8003962:	6019      	str	r1, [r3, #0]
 8003964:	6816      	ldr	r6, [r2, #0]
 8003966:	2100      	movs	r1, #0
 8003968:	0030      	movs	r0, r6
 800396a:	6862      	ldr	r2, [r4, #4]
 800396c:	f000 febc 	bl	80046e8 <memchr>
 8003970:	2800      	cmp	r0, #0
 8003972:	d001      	beq.n	8003978 <_printf_i+0x1c4>
 8003974:	1b80      	subs	r0, r0, r6
 8003976:	6060      	str	r0, [r4, #4]
 8003978:	6863      	ldr	r3, [r4, #4]
 800397a:	6123      	str	r3, [r4, #16]
 800397c:	2300      	movs	r3, #0
 800397e:	9a04      	ldr	r2, [sp, #16]
 8003980:	7013      	strb	r3, [r2, #0]
 8003982:	e7ad      	b.n	80038e0 <_printf_i+0x12c>
 8003984:	0032      	movs	r2, r6
 8003986:	6923      	ldr	r3, [r4, #16]
 8003988:	9906      	ldr	r1, [sp, #24]
 800398a:	9805      	ldr	r0, [sp, #20]
 800398c:	9d07      	ldr	r5, [sp, #28]
 800398e:	47a8      	blx	r5
 8003990:	3001      	adds	r0, #1
 8003992:	d0af      	beq.n	80038f4 <_printf_i+0x140>
 8003994:	6823      	ldr	r3, [r4, #0]
 8003996:	079b      	lsls	r3, r3, #30
 8003998:	d415      	bmi.n	80039c6 <_printf_i+0x212>
 800399a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800399c:	68e0      	ldr	r0, [r4, #12]
 800399e:	4298      	cmp	r0, r3
 80039a0:	daaa      	bge.n	80038f8 <_printf_i+0x144>
 80039a2:	0018      	movs	r0, r3
 80039a4:	e7a8      	b.n	80038f8 <_printf_i+0x144>
 80039a6:	0022      	movs	r2, r4
 80039a8:	2301      	movs	r3, #1
 80039aa:	9906      	ldr	r1, [sp, #24]
 80039ac:	9805      	ldr	r0, [sp, #20]
 80039ae:	9e07      	ldr	r6, [sp, #28]
 80039b0:	3219      	adds	r2, #25
 80039b2:	47b0      	blx	r6
 80039b4:	3001      	adds	r0, #1
 80039b6:	d09d      	beq.n	80038f4 <_printf_i+0x140>
 80039b8:	3501      	adds	r5, #1
 80039ba:	68e3      	ldr	r3, [r4, #12]
 80039bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039be:	1a9b      	subs	r3, r3, r2
 80039c0:	42ab      	cmp	r3, r5
 80039c2:	dcf0      	bgt.n	80039a6 <_printf_i+0x1f2>
 80039c4:	e7e9      	b.n	800399a <_printf_i+0x1e6>
 80039c6:	2500      	movs	r5, #0
 80039c8:	e7f7      	b.n	80039ba <_printf_i+0x206>
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	08004b02 	.word	0x08004b02
 80039d0:	08004b13 	.word	0x08004b13

080039d4 <__svfiscanf_r>:
 80039d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039d6:	4cb2      	ldr	r4, [pc, #712]	; (8003ca0 <__svfiscanf_r+0x2cc>)
 80039d8:	001f      	movs	r7, r3
 80039da:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80039dc:	44a5      	add	sp, r4
 80039de:	0006      	movs	r6, r0
 80039e0:	000c      	movs	r4, r1
 80039e2:	0015      	movs	r5, r2
 80039e4:	07db      	lsls	r3, r3, #31
 80039e6:	d405      	bmi.n	80039f4 <__svfiscanf_r+0x20>
 80039e8:	898b      	ldrh	r3, [r1, #12]
 80039ea:	059b      	lsls	r3, r3, #22
 80039ec:	d402      	bmi.n	80039f4 <__svfiscanf_r+0x20>
 80039ee:	6d88      	ldr	r0, [r1, #88]	; 0x58
 80039f0:	f7ff fc21 	bl	8003236 <__retarget_lock_acquire_recursive>
 80039f4:	2300      	movs	r3, #0
 80039f6:	22be      	movs	r2, #190	; 0xbe
 80039f8:	9346      	str	r3, [sp, #280]	; 0x118
 80039fa:	9347      	str	r3, [sp, #284]	; 0x11c
 80039fc:	ab03      	add	r3, sp, #12
 80039fe:	9348      	str	r3, [sp, #288]	; 0x120
 8003a00:	4ba8      	ldr	r3, [pc, #672]	; (8003ca4 <__svfiscanf_r+0x2d0>)
 8003a02:	0052      	lsls	r2, r2, #1
 8003a04:	a943      	add	r1, sp, #268	; 0x10c
 8003a06:	508b      	str	r3, [r1, r2]
 8003a08:	21c0      	movs	r1, #192	; 0xc0
 8003a0a:	4ba7      	ldr	r3, [pc, #668]	; (8003ca8 <__svfiscanf_r+0x2d4>)
 8003a0c:	0049      	lsls	r1, r1, #1
 8003a0e:	aa43      	add	r2, sp, #268	; 0x10c
 8003a10:	5053      	str	r3, [r2, r1]
 8003a12:	9702      	str	r7, [sp, #8]
 8003a14:	782b      	ldrb	r3, [r5, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d100      	bne.n	8003a1c <__svfiscanf_r+0x48>
 8003a1a:	e15e      	b.n	8003cda <__svfiscanf_r+0x306>
 8003a1c:	4aa3      	ldr	r2, [pc, #652]	; (8003cac <__svfiscanf_r+0x2d8>)
 8003a1e:	2008      	movs	r0, #8
 8003a20:	5cd1      	ldrb	r1, [r2, r3]
 8003a22:	9200      	str	r2, [sp, #0]
 8003a24:	2208      	movs	r2, #8
 8003a26:	1c6f      	adds	r7, r5, #1
 8003a28:	400a      	ands	r2, r1
 8003a2a:	4201      	tst	r1, r0
 8003a2c:	d01e      	beq.n	8003a6c <__svfiscanf_r+0x98>
 8003a2e:	6863      	ldr	r3, [r4, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	dd11      	ble.n	8003a58 <__svfiscanf_r+0x84>
 8003a34:	6823      	ldr	r3, [r4, #0]
 8003a36:	9900      	ldr	r1, [sp, #0]
 8003a38:	781a      	ldrb	r2, [r3, #0]
 8003a3a:	5c8a      	ldrb	r2, [r1, r2]
 8003a3c:	2108      	movs	r1, #8
 8003a3e:	420a      	tst	r2, r1
 8003a40:	d101      	bne.n	8003a46 <__svfiscanf_r+0x72>
 8003a42:	003d      	movs	r5, r7
 8003a44:	e7e6      	b.n	8003a14 <__svfiscanf_r+0x40>
 8003a46:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8003a48:	3301      	adds	r3, #1
 8003a4a:	3201      	adds	r2, #1
 8003a4c:	9247      	str	r2, [sp, #284]	; 0x11c
 8003a4e:	6862      	ldr	r2, [r4, #4]
 8003a50:	6023      	str	r3, [r4, #0]
 8003a52:	3a01      	subs	r2, #1
 8003a54:	6062      	str	r2, [r4, #4]
 8003a56:	e7ea      	b.n	8003a2e <__svfiscanf_r+0x5a>
 8003a58:	22c0      	movs	r2, #192	; 0xc0
 8003a5a:	ab43      	add	r3, sp, #268	; 0x10c
 8003a5c:	0052      	lsls	r2, r2, #1
 8003a5e:	0021      	movs	r1, r4
 8003a60:	0030      	movs	r0, r6
 8003a62:	589b      	ldr	r3, [r3, r2]
 8003a64:	4798      	blx	r3
 8003a66:	2800      	cmp	r0, #0
 8003a68:	d0e4      	beq.n	8003a34 <__svfiscanf_r+0x60>
 8003a6a:	e7ea      	b.n	8003a42 <__svfiscanf_r+0x6e>
 8003a6c:	2b25      	cmp	r3, #37	; 0x25
 8003a6e:	d011      	beq.n	8003a94 <__svfiscanf_r+0xc0>
 8003a70:	001d      	movs	r5, r3
 8003a72:	6863      	ldr	r3, [r4, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	dd70      	ble.n	8003b5a <__svfiscanf_r+0x186>
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	781a      	ldrb	r2, [r3, #0]
 8003a7c:	42aa      	cmp	r2, r5
 8003a7e:	d000      	beq.n	8003a82 <__svfiscanf_r+0xae>
 8003a80:	e12b      	b.n	8003cda <__svfiscanf_r+0x306>
 8003a82:	3301      	adds	r3, #1
 8003a84:	6862      	ldr	r2, [r4, #4]
 8003a86:	6023      	str	r3, [r4, #0]
 8003a88:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8003a8a:	3a01      	subs	r2, #1
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	6062      	str	r2, [r4, #4]
 8003a90:	9347      	str	r3, [sp, #284]	; 0x11c
 8003a92:	e7d6      	b.n	8003a42 <__svfiscanf_r+0x6e>
 8003a94:	9245      	str	r2, [sp, #276]	; 0x114
 8003a96:	9243      	str	r2, [sp, #268]	; 0x10c
 8003a98:	786b      	ldrb	r3, [r5, #1]
 8003a9a:	2b2a      	cmp	r3, #42	; 0x2a
 8003a9c:	d102      	bne.n	8003aa4 <__svfiscanf_r+0xd0>
 8003a9e:	3b1a      	subs	r3, #26
 8003aa0:	9343      	str	r3, [sp, #268]	; 0x10c
 8003aa2:	1caf      	adds	r7, r5, #2
 8003aa4:	003d      	movs	r5, r7
 8003aa6:	220a      	movs	r2, #10
 8003aa8:	7829      	ldrb	r1, [r5, #0]
 8003aaa:	1c6b      	adds	r3, r5, #1
 8003aac:	9301      	str	r3, [sp, #4]
 8003aae:	000b      	movs	r3, r1
 8003ab0:	3b30      	subs	r3, #48	; 0x30
 8003ab2:	2b09      	cmp	r3, #9
 8003ab4:	d91e      	bls.n	8003af4 <__svfiscanf_r+0x120>
 8003ab6:	4f7e      	ldr	r7, [pc, #504]	; (8003cb0 <__svfiscanf_r+0x2dc>)
 8003ab8:	2203      	movs	r2, #3
 8003aba:	0038      	movs	r0, r7
 8003abc:	f000 fe14 	bl	80046e8 <memchr>
 8003ac0:	2800      	cmp	r0, #0
 8003ac2:	d006      	beq.n	8003ad2 <__svfiscanf_r+0xfe>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	1bc0      	subs	r0, r0, r7
 8003ac8:	4083      	lsls	r3, r0
 8003aca:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8003acc:	9d01      	ldr	r5, [sp, #4]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	9343      	str	r3, [sp, #268]	; 0x10c
 8003ad2:	1c6f      	adds	r7, r5, #1
 8003ad4:	782d      	ldrb	r5, [r5, #0]
 8003ad6:	2d78      	cmp	r5, #120	; 0x78
 8003ad8:	d807      	bhi.n	8003aea <__svfiscanf_r+0x116>
 8003ada:	2d57      	cmp	r5, #87	; 0x57
 8003adc:	d811      	bhi.n	8003b02 <__svfiscanf_r+0x12e>
 8003ade:	2d25      	cmp	r5, #37	; 0x25
 8003ae0:	d0c7      	beq.n	8003a72 <__svfiscanf_r+0x9e>
 8003ae2:	d835      	bhi.n	8003b50 <__svfiscanf_r+0x17c>
 8003ae4:	2d00      	cmp	r5, #0
 8003ae6:	d100      	bne.n	8003aea <__svfiscanf_r+0x116>
 8003ae8:	e0a6      	b.n	8003c38 <__svfiscanf_r+0x264>
 8003aea:	2303      	movs	r3, #3
 8003aec:	9349      	str	r3, [sp, #292]	; 0x124
 8003aee:	3307      	adds	r3, #7
 8003af0:	9344      	str	r3, [sp, #272]	; 0x110
 8003af2:	e061      	b.n	8003bb8 <__svfiscanf_r+0x1e4>
 8003af4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8003af6:	9d01      	ldr	r5, [sp, #4]
 8003af8:	4353      	muls	r3, r2
 8003afa:	3b30      	subs	r3, #48	; 0x30
 8003afc:	185b      	adds	r3, r3, r1
 8003afe:	9345      	str	r3, [sp, #276]	; 0x114
 8003b00:	e7d2      	b.n	8003aa8 <__svfiscanf_r+0xd4>
 8003b02:	0028      	movs	r0, r5
 8003b04:	3858      	subs	r0, #88	; 0x58
 8003b06:	2820      	cmp	r0, #32
 8003b08:	d8ef      	bhi.n	8003aea <__svfiscanf_r+0x116>
 8003b0a:	f7fc fafd 	bl	8000108 <__gnu_thumb1_case_shi>
 8003b0e:	0041      	.short	0x0041
 8003b10:	ffeeffee 	.word	0xffeeffee
 8003b14:	ffee0073 	.word	0xffee0073
 8003b18:	ffeeffee 	.word	0xffeeffee
 8003b1c:	ffeeffee 	.word	0xffeeffee
 8003b20:	ffeeffee 	.word	0xffeeffee
 8003b24:	0071007e 	.word	0x0071007e
 8003b28:	00240024 	.word	0x00240024
 8003b2c:	ffee0024 	.word	0xffee0024
 8003b30:	ffee004d 	.word	0xffee004d
 8003b34:	ffeeffee 	.word	0xffeeffee
 8003b38:	0086ffee 	.word	0x0086ffee
 8003b3c:	003d0051 	.word	0x003d0051
 8003b40:	ffeeffee 	.word	0xffeeffee
 8003b44:	ffee0084 	.word	0xffee0084
 8003b48:	ffee0071 	.word	0xffee0071
 8003b4c:	0041ffee 	.word	0x0041ffee
 8003b50:	3d45      	subs	r5, #69	; 0x45
 8003b52:	2d02      	cmp	r5, #2
 8003b54:	d8c9      	bhi.n	8003aea <__svfiscanf_r+0x116>
 8003b56:	2305      	movs	r3, #5
 8003b58:	e02d      	b.n	8003bb6 <__svfiscanf_r+0x1e2>
 8003b5a:	22c0      	movs	r2, #192	; 0xc0
 8003b5c:	ab43      	add	r3, sp, #268	; 0x10c
 8003b5e:	0052      	lsls	r2, r2, #1
 8003b60:	0021      	movs	r1, r4
 8003b62:	0030      	movs	r0, r6
 8003b64:	589b      	ldr	r3, [r3, r2]
 8003b66:	4798      	blx	r3
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	d085      	beq.n	8003a78 <__svfiscanf_r+0xa4>
 8003b6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b6e:	07db      	lsls	r3, r3, #31
 8003b70:	d400      	bmi.n	8003b74 <__svfiscanf_r+0x1a0>
 8003b72:	e0aa      	b.n	8003cca <__svfiscanf_r+0x2f6>
 8003b74:	9846      	ldr	r0, [sp, #280]	; 0x118
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d067      	beq.n	8003c4a <__svfiscanf_r+0x276>
 8003b7a:	89a3      	ldrh	r3, [r4, #12]
 8003b7c:	065b      	lsls	r3, r3, #25
 8003b7e:	d464      	bmi.n	8003c4a <__svfiscanf_r+0x276>
 8003b80:	23a5      	movs	r3, #165	; 0xa5
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	449d      	add	sp, r3
 8003b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b88:	2320      	movs	r3, #32
 8003b8a:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	9343      	str	r3, [sp, #268]	; 0x10c
 8003b90:	2380      	movs	r3, #128	; 0x80
 8003b92:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4313      	orrs	r3, r2
 8003b98:	9343      	str	r3, [sp, #268]	; 0x10c
 8003b9a:	2310      	movs	r3, #16
 8003b9c:	9344      	str	r3, [sp, #272]	; 0x110
 8003b9e:	236e      	movs	r3, #110	; 0x6e
 8003ba0:	42ab      	cmp	r3, r5
 8003ba2:	419b      	sbcs	r3, r3
 8003ba4:	425b      	negs	r3, r3
 8003ba6:	e001      	b.n	8003bac <__svfiscanf_r+0x1d8>
 8003ba8:	2300      	movs	r3, #0
 8003baa:	9344      	str	r3, [sp, #272]	; 0x110
 8003bac:	3303      	adds	r3, #3
 8003bae:	e002      	b.n	8003bb6 <__svfiscanf_r+0x1e2>
 8003bb0:	2308      	movs	r3, #8
 8003bb2:	9344      	str	r3, [sp, #272]	; 0x110
 8003bb4:	3b04      	subs	r3, #4
 8003bb6:	9349      	str	r3, [sp, #292]	; 0x124
 8003bb8:	6863      	ldr	r3, [r4, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	dd48      	ble.n	8003c50 <__svfiscanf_r+0x27c>
 8003bbe:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8003bc0:	065b      	lsls	r3, r3, #25
 8003bc2:	d406      	bmi.n	8003bd2 <__svfiscanf_r+0x1fe>
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	9900      	ldr	r1, [sp, #0]
 8003bc8:	781a      	ldrb	r2, [r3, #0]
 8003bca:	5c8a      	ldrb	r2, [r1, r2]
 8003bcc:	2108      	movs	r1, #8
 8003bce:	420a      	tst	r2, r1
 8003bd0:	d148      	bne.n	8003c64 <__svfiscanf_r+0x290>
 8003bd2:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	dc5a      	bgt.n	8003c8e <__svfiscanf_r+0x2ba>
 8003bd8:	0022      	movs	r2, r4
 8003bda:	0030      	movs	r0, r6
 8003bdc:	ab02      	add	r3, sp, #8
 8003bde:	a943      	add	r1, sp, #268	; 0x10c
 8003be0:	f000 f89c 	bl	8003d1c <_scanf_chars>
 8003be4:	2801      	cmp	r0, #1
 8003be6:	d078      	beq.n	8003cda <__svfiscanf_r+0x306>
 8003be8:	2802      	cmp	r0, #2
 8003bea:	d000      	beq.n	8003bee <__svfiscanf_r+0x21a>
 8003bec:	e729      	b.n	8003a42 <__svfiscanf_r+0x6e>
 8003bee:	e7bd      	b.n	8003b6c <__svfiscanf_r+0x198>
 8003bf0:	230a      	movs	r3, #10
 8003bf2:	e7d3      	b.n	8003b9c <__svfiscanf_r+0x1c8>
 8003bf4:	0039      	movs	r1, r7
 8003bf6:	a803      	add	r0, sp, #12
 8003bf8:	f000 fb98 	bl	800432c <__sccl>
 8003bfc:	2340      	movs	r3, #64	; 0x40
 8003bfe:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8003c00:	0007      	movs	r7, r0
 8003c02:	4313      	orrs	r3, r2
 8003c04:	9343      	str	r3, [sp, #268]	; 0x10c
 8003c06:	2301      	movs	r3, #1
 8003c08:	e7d5      	b.n	8003bb6 <__svfiscanf_r+0x1e2>
 8003c0a:	2340      	movs	r3, #64	; 0x40
 8003c0c:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	9343      	str	r3, [sp, #268]	; 0x10c
 8003c12:	2300      	movs	r3, #0
 8003c14:	e7cf      	b.n	8003bb6 <__svfiscanf_r+0x1e2>
 8003c16:	2302      	movs	r3, #2
 8003c18:	e7cd      	b.n	8003bb6 <__svfiscanf_r+0x1e2>
 8003c1a:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8003c1c:	06d3      	lsls	r3, r2, #27
 8003c1e:	d500      	bpl.n	8003c22 <__svfiscanf_r+0x24e>
 8003c20:	e70f      	b.n	8003a42 <__svfiscanf_r+0x6e>
 8003c22:	9b02      	ldr	r3, [sp, #8]
 8003c24:	9947      	ldr	r1, [sp, #284]	; 0x11c
 8003c26:	1d18      	adds	r0, r3, #4
 8003c28:	9002      	str	r0, [sp, #8]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	07d5      	lsls	r5, r2, #31
 8003c2e:	d501      	bpl.n	8003c34 <__svfiscanf_r+0x260>
 8003c30:	8019      	strh	r1, [r3, #0]
 8003c32:	e706      	b.n	8003a42 <__svfiscanf_r+0x6e>
 8003c34:	6019      	str	r1, [r3, #0]
 8003c36:	e704      	b.n	8003a42 <__svfiscanf_r+0x6e>
 8003c38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c3a:	07db      	lsls	r3, r3, #31
 8003c3c:	d405      	bmi.n	8003c4a <__svfiscanf_r+0x276>
 8003c3e:	89a3      	ldrh	r3, [r4, #12]
 8003c40:	059b      	lsls	r3, r3, #22
 8003c42:	d402      	bmi.n	8003c4a <__svfiscanf_r+0x276>
 8003c44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c46:	f7ff faf7 	bl	8003238 <__retarget_lock_release_recursive>
 8003c4a:	2001      	movs	r0, #1
 8003c4c:	4240      	negs	r0, r0
 8003c4e:	e797      	b.n	8003b80 <__svfiscanf_r+0x1ac>
 8003c50:	22c0      	movs	r2, #192	; 0xc0
 8003c52:	ab43      	add	r3, sp, #268	; 0x10c
 8003c54:	0052      	lsls	r2, r2, #1
 8003c56:	0021      	movs	r1, r4
 8003c58:	0030      	movs	r0, r6
 8003c5a:	589b      	ldr	r3, [r3, r2]
 8003c5c:	4798      	blx	r3
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	d0ad      	beq.n	8003bbe <__svfiscanf_r+0x1ea>
 8003c62:	e783      	b.n	8003b6c <__svfiscanf_r+0x198>
 8003c64:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8003c66:	3201      	adds	r2, #1
 8003c68:	9247      	str	r2, [sp, #284]	; 0x11c
 8003c6a:	6862      	ldr	r2, [r4, #4]
 8003c6c:	3a01      	subs	r2, #1
 8003c6e:	6062      	str	r2, [r4, #4]
 8003c70:	2a00      	cmp	r2, #0
 8003c72:	dd02      	ble.n	8003c7a <__svfiscanf_r+0x2a6>
 8003c74:	3301      	adds	r3, #1
 8003c76:	6023      	str	r3, [r4, #0]
 8003c78:	e7a4      	b.n	8003bc4 <__svfiscanf_r+0x1f0>
 8003c7a:	22c0      	movs	r2, #192	; 0xc0
 8003c7c:	ab43      	add	r3, sp, #268	; 0x10c
 8003c7e:	0052      	lsls	r2, r2, #1
 8003c80:	0021      	movs	r1, r4
 8003c82:	0030      	movs	r0, r6
 8003c84:	589b      	ldr	r3, [r3, r2]
 8003c86:	4798      	blx	r3
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	d09b      	beq.n	8003bc4 <__svfiscanf_r+0x1f0>
 8003c8c:	e76e      	b.n	8003b6c <__svfiscanf_r+0x198>
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	dc10      	bgt.n	8003cb4 <__svfiscanf_r+0x2e0>
 8003c92:	0022      	movs	r2, r4
 8003c94:	0030      	movs	r0, r6
 8003c96:	ab02      	add	r3, sp, #8
 8003c98:	a943      	add	r1, sp, #268	; 0x10c
 8003c9a:	f000 f89d 	bl	8003dd8 <_scanf_i>
 8003c9e:	e7a1      	b.n	8003be4 <__svfiscanf_r+0x210>
 8003ca0:	fffffd6c 	.word	0xfffffd6c
 8003ca4:	08004421 	.word	0x08004421
 8003ca8:	08004235 	.word	0x08004235
 8003cac:	080049f1 	.word	0x080049f1
 8003cb0:	08004af7 	.word	0x08004af7
 8003cb4:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <__svfiscanf_r+0x31c>)
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d100      	bne.n	8003cbc <__svfiscanf_r+0x2e8>
 8003cba:	e6c2      	b.n	8003a42 <__svfiscanf_r+0x6e>
 8003cbc:	0022      	movs	r2, r4
 8003cbe:	0030      	movs	r0, r6
 8003cc0:	ab02      	add	r3, sp, #8
 8003cc2:	a943      	add	r1, sp, #268	; 0x10c
 8003cc4:	e000      	b.n	8003cc8 <__svfiscanf_r+0x2f4>
 8003cc6:	bf00      	nop
 8003cc8:	e78c      	b.n	8003be4 <__svfiscanf_r+0x210>
 8003cca:	89a3      	ldrh	r3, [r4, #12]
 8003ccc:	059b      	lsls	r3, r3, #22
 8003cce:	d500      	bpl.n	8003cd2 <__svfiscanf_r+0x2fe>
 8003cd0:	e750      	b.n	8003b74 <__svfiscanf_r+0x1a0>
 8003cd2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cd4:	f7ff fab0 	bl	8003238 <__retarget_lock_release_recursive>
 8003cd8:	e74c      	b.n	8003b74 <__svfiscanf_r+0x1a0>
 8003cda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cdc:	07db      	lsls	r3, r3, #31
 8003cde:	d405      	bmi.n	8003cec <__svfiscanf_r+0x318>
 8003ce0:	89a3      	ldrh	r3, [r4, #12]
 8003ce2:	059b      	lsls	r3, r3, #22
 8003ce4:	d402      	bmi.n	8003cec <__svfiscanf_r+0x318>
 8003ce6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ce8:	f7ff faa6 	bl	8003238 <__retarget_lock_release_recursive>
 8003cec:	9846      	ldr	r0, [sp, #280]	; 0x118
 8003cee:	e747      	b.n	8003b80 <__svfiscanf_r+0x1ac>
 8003cf0:	00000000 	.word	0x00000000

08003cf4 <_vfiscanf_r>:
 8003cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cf6:	0004      	movs	r4, r0
 8003cf8:	000d      	movs	r5, r1
 8003cfa:	0016      	movs	r6, r2
 8003cfc:	001f      	movs	r7, r3
 8003cfe:	2800      	cmp	r0, #0
 8003d00:	d004      	beq.n	8003d0c <_vfiscanf_r+0x18>
 8003d02:	6a03      	ldr	r3, [r0, #32]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <_vfiscanf_r+0x18>
 8003d08:	f7ff f8c2 	bl	8002e90 <__sinit>
 8003d0c:	003b      	movs	r3, r7
 8003d0e:	0032      	movs	r2, r6
 8003d10:	0029      	movs	r1, r5
 8003d12:	0020      	movs	r0, r4
 8003d14:	f7ff fe5e 	bl	80039d4 <__svfiscanf_r>
 8003d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d1c <_scanf_chars>:
 8003d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d1e:	0015      	movs	r5, r2
 8003d20:	688a      	ldr	r2, [r1, #8]
 8003d22:	000c      	movs	r4, r1
 8003d24:	9001      	str	r0, [sp, #4]
 8003d26:	2a00      	cmp	r2, #0
 8003d28:	d105      	bne.n	8003d36 <_scanf_chars+0x1a>
 8003d2a:	6989      	ldr	r1, [r1, #24]
 8003d2c:	3201      	adds	r2, #1
 8003d2e:	2900      	cmp	r1, #0
 8003d30:	d000      	beq.n	8003d34 <_scanf_chars+0x18>
 8003d32:	3a02      	subs	r2, #2
 8003d34:	60a2      	str	r2, [r4, #8]
 8003d36:	6822      	ldr	r2, [r4, #0]
 8003d38:	06d2      	lsls	r2, r2, #27
 8003d3a:	d403      	bmi.n	8003d44 <_scanf_chars+0x28>
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	1d11      	adds	r1, r2, #4
 8003d40:	6019      	str	r1, [r3, #0]
 8003d42:	6817      	ldr	r7, [r2, #0]
 8003d44:	2600      	movs	r6, #0
 8003d46:	69a0      	ldr	r0, [r4, #24]
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	d013      	beq.n	8003d74 <_scanf_chars+0x58>
 8003d4c:	2801      	cmp	r0, #1
 8003d4e:	d108      	bne.n	8003d62 <_scanf_chars+0x46>
 8003d50:	682b      	ldr	r3, [r5, #0]
 8003d52:	6962      	ldr	r2, [r4, #20]
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	5cd3      	ldrb	r3, [r2, r3]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10b      	bne.n	8003d74 <_scanf_chars+0x58>
 8003d5c:	2e00      	cmp	r6, #0
 8003d5e:	d038      	beq.n	8003dd2 <_scanf_chars+0xb6>
 8003d60:	e026      	b.n	8003db0 <_scanf_chars+0x94>
 8003d62:	2802      	cmp	r0, #2
 8003d64:	d124      	bne.n	8003db0 <_scanf_chars+0x94>
 8003d66:	682b      	ldr	r3, [r5, #0]
 8003d68:	4a1a      	ldr	r2, [pc, #104]	; (8003dd4 <_scanf_chars+0xb8>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	5cd3      	ldrb	r3, [r2, r3]
 8003d6e:	2208      	movs	r2, #8
 8003d70:	4213      	tst	r3, r2
 8003d72:	d11d      	bne.n	8003db0 <_scanf_chars+0x94>
 8003d74:	2210      	movs	r2, #16
 8003d76:	6823      	ldr	r3, [r4, #0]
 8003d78:	3601      	adds	r6, #1
 8003d7a:	4213      	tst	r3, r2
 8003d7c:	d103      	bne.n	8003d86 <_scanf_chars+0x6a>
 8003d7e:	682b      	ldr	r3, [r5, #0]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	703b      	strb	r3, [r7, #0]
 8003d84:	3701      	adds	r7, #1
 8003d86:	682a      	ldr	r2, [r5, #0]
 8003d88:	686b      	ldr	r3, [r5, #4]
 8003d8a:	3201      	adds	r2, #1
 8003d8c:	602a      	str	r2, [r5, #0]
 8003d8e:	68a2      	ldr	r2, [r4, #8]
 8003d90:	3b01      	subs	r3, #1
 8003d92:	3a01      	subs	r2, #1
 8003d94:	606b      	str	r3, [r5, #4]
 8003d96:	60a2      	str	r2, [r4, #8]
 8003d98:	2a00      	cmp	r2, #0
 8003d9a:	d009      	beq.n	8003db0 <_scanf_chars+0x94>
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	dcd2      	bgt.n	8003d46 <_scanf_chars+0x2a>
 8003da0:	23c0      	movs	r3, #192	; 0xc0
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	0029      	movs	r1, r5
 8003da6:	58e3      	ldr	r3, [r4, r3]
 8003da8:	9801      	ldr	r0, [sp, #4]
 8003daa:	4798      	blx	r3
 8003dac:	2800      	cmp	r0, #0
 8003dae:	d0ca      	beq.n	8003d46 <_scanf_chars+0x2a>
 8003db0:	6822      	ldr	r2, [r4, #0]
 8003db2:	2310      	movs	r3, #16
 8003db4:	0011      	movs	r1, r2
 8003db6:	4019      	ands	r1, r3
 8003db8:	421a      	tst	r2, r3
 8003dba:	d106      	bne.n	8003dca <_scanf_chars+0xae>
 8003dbc:	68e3      	ldr	r3, [r4, #12]
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	60e3      	str	r3, [r4, #12]
 8003dc2:	69a3      	ldr	r3, [r4, #24]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d000      	beq.n	8003dca <_scanf_chars+0xae>
 8003dc8:	7039      	strb	r1, [r7, #0]
 8003dca:	2000      	movs	r0, #0
 8003dcc:	6923      	ldr	r3, [r4, #16]
 8003dce:	199b      	adds	r3, r3, r6
 8003dd0:	6123      	str	r3, [r4, #16]
 8003dd2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003dd4:	080049f1 	.word	0x080049f1

08003dd8 <_scanf_i>:
 8003dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dda:	b08b      	sub	sp, #44	; 0x2c
 8003ddc:	9301      	str	r3, [sp, #4]
 8003dde:	4b7a      	ldr	r3, [pc, #488]	; (8003fc8 <_scanf_i+0x1f0>)
 8003de0:	0016      	movs	r6, r2
 8003de2:	9004      	str	r0, [sp, #16]
 8003de4:	aa07      	add	r2, sp, #28
 8003de6:	cba1      	ldmia	r3!, {r0, r5, r7}
 8003de8:	c2a1      	stmia	r2!, {r0, r5, r7}
 8003dea:	4a78      	ldr	r2, [pc, #480]	; (8003fcc <_scanf_i+0x1f4>)
 8003dec:	698b      	ldr	r3, [r1, #24]
 8003dee:	000c      	movs	r4, r1
 8003df0:	9205      	str	r2, [sp, #20]
 8003df2:	2b03      	cmp	r3, #3
 8003df4:	d001      	beq.n	8003dfa <_scanf_i+0x22>
 8003df6:	4b76      	ldr	r3, [pc, #472]	; (8003fd0 <_scanf_i+0x1f8>)
 8003df8:	9305      	str	r3, [sp, #20]
 8003dfa:	22ae      	movs	r2, #174	; 0xae
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	68a3      	ldr	r3, [r4, #8]
 8003e00:	0052      	lsls	r2, r2, #1
 8003e02:	1e59      	subs	r1, r3, #1
 8003e04:	9003      	str	r0, [sp, #12]
 8003e06:	4291      	cmp	r1, r2
 8003e08:	d905      	bls.n	8003e16 <_scanf_i+0x3e>
 8003e0a:	3b5e      	subs	r3, #94	; 0x5e
 8003e0c:	3bff      	subs	r3, #255	; 0xff
 8003e0e:	9303      	str	r3, [sp, #12]
 8003e10:	235e      	movs	r3, #94	; 0x5e
 8003e12:	33ff      	adds	r3, #255	; 0xff
 8003e14:	60a3      	str	r3, [r4, #8]
 8003e16:	0023      	movs	r3, r4
 8003e18:	331c      	adds	r3, #28
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	23d0      	movs	r3, #208	; 0xd0
 8003e1e:	2700      	movs	r7, #0
 8003e20:	6822      	ldr	r2, [r4, #0]
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	4313      	orrs	r3, r2
 8003e26:	6023      	str	r3, [r4, #0]
 8003e28:	9b00      	ldr	r3, [sp, #0]
 8003e2a:	9302      	str	r3, [sp, #8]
 8003e2c:	6833      	ldr	r3, [r6, #0]
 8003e2e:	a807      	add	r0, sp, #28
 8003e30:	7819      	ldrb	r1, [r3, #0]
 8003e32:	00bb      	lsls	r3, r7, #2
 8003e34:	2202      	movs	r2, #2
 8003e36:	5818      	ldr	r0, [r3, r0]
 8003e38:	f000 fc56 	bl	80046e8 <memchr>
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	d02a      	beq.n	8003e96 <_scanf_i+0xbe>
 8003e40:	2f01      	cmp	r7, #1
 8003e42:	d161      	bne.n	8003f08 <_scanf_i+0x130>
 8003e44:	6863      	ldr	r3, [r4, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d106      	bne.n	8003e58 <_scanf_i+0x80>
 8003e4a:	3308      	adds	r3, #8
 8003e4c:	6822      	ldr	r2, [r4, #0]
 8003e4e:	6063      	str	r3, [r4, #4]
 8003e50:	33f9      	adds	r3, #249	; 0xf9
 8003e52:	33ff      	adds	r3, #255	; 0xff
 8003e54:	4313      	orrs	r3, r2
 8003e56:	6023      	str	r3, [r4, #0]
 8003e58:	6823      	ldr	r3, [r4, #0]
 8003e5a:	4a5e      	ldr	r2, [pc, #376]	; (8003fd4 <_scanf_i+0x1fc>)
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	6023      	str	r3, [r4, #0]
 8003e60:	68a3      	ldr	r3, [r4, #8]
 8003e62:	1e5a      	subs	r2, r3, #1
 8003e64:	60a2      	str	r2, [r4, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d015      	beq.n	8003e96 <_scanf_i+0xbe>
 8003e6a:	6833      	ldr	r3, [r6, #0]
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	6032      	str	r2, [r6, #0]
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	9a02      	ldr	r2, [sp, #8]
 8003e74:	7013      	strb	r3, [r2, #0]
 8003e76:	6873      	ldr	r3, [r6, #4]
 8003e78:	1c55      	adds	r5, r2, #1
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	6073      	str	r3, [r6, #4]
 8003e7e:	9502      	str	r5, [sp, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	dc08      	bgt.n	8003e96 <_scanf_i+0xbe>
 8003e84:	23c0      	movs	r3, #192	; 0xc0
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	0031      	movs	r1, r6
 8003e8a:	58e3      	ldr	r3, [r4, r3]
 8003e8c:	9804      	ldr	r0, [sp, #16]
 8003e8e:	4798      	blx	r3
 8003e90:	2800      	cmp	r0, #0
 8003e92:	d000      	beq.n	8003e96 <_scanf_i+0xbe>
 8003e94:	e080      	b.n	8003f98 <_scanf_i+0x1c0>
 8003e96:	3701      	adds	r7, #1
 8003e98:	2f03      	cmp	r7, #3
 8003e9a:	d1c7      	bne.n	8003e2c <_scanf_i+0x54>
 8003e9c:	6863      	ldr	r3, [r4, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <_scanf_i+0xce>
 8003ea2:	330a      	adds	r3, #10
 8003ea4:	6063      	str	r3, [r4, #4]
 8003ea6:	2110      	movs	r1, #16
 8003ea8:	2700      	movs	r7, #0
 8003eaa:	6863      	ldr	r3, [r4, #4]
 8003eac:	6960      	ldr	r0, [r4, #20]
 8003eae:	1ac9      	subs	r1, r1, r3
 8003eb0:	4b49      	ldr	r3, [pc, #292]	; (8003fd8 <_scanf_i+0x200>)
 8003eb2:	18c9      	adds	r1, r1, r3
 8003eb4:	f000 fa3a 	bl	800432c <__sccl>
 8003eb8:	9d02      	ldr	r5, [sp, #8]
 8003eba:	68a3      	ldr	r3, [r4, #8]
 8003ebc:	6820      	ldr	r0, [r4, #0]
 8003ebe:	9302      	str	r3, [sp, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d040      	beq.n	8003f46 <_scanf_i+0x16e>
 8003ec4:	6831      	ldr	r1, [r6, #0]
 8003ec6:	6963      	ldr	r3, [r4, #20]
 8003ec8:	780a      	ldrb	r2, [r1, #0]
 8003eca:	5c9b      	ldrb	r3, [r3, r2]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d03a      	beq.n	8003f46 <_scanf_i+0x16e>
 8003ed0:	2a30      	cmp	r2, #48	; 0x30
 8003ed2:	d129      	bne.n	8003f28 <_scanf_i+0x150>
 8003ed4:	2380      	movs	r3, #128	; 0x80
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	4218      	tst	r0, r3
 8003eda:	d025      	beq.n	8003f28 <_scanf_i+0x150>
 8003edc:	9b03      	ldr	r3, [sp, #12]
 8003ede:	3701      	adds	r7, #1
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d005      	beq.n	8003ef0 <_scanf_i+0x118>
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	9b02      	ldr	r3, [sp, #8]
 8003ee8:	3a01      	subs	r2, #1
 8003eea:	3301      	adds	r3, #1
 8003eec:	9203      	str	r2, [sp, #12]
 8003eee:	60a3      	str	r3, [r4, #8]
 8003ef0:	6873      	ldr	r3, [r6, #4]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	6073      	str	r3, [r6, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	dd1d      	ble.n	8003f36 <_scanf_i+0x15e>
 8003efa:	6833      	ldr	r3, [r6, #0]
 8003efc:	3301      	adds	r3, #1
 8003efe:	6033      	str	r3, [r6, #0]
 8003f00:	68a3      	ldr	r3, [r4, #8]
 8003f02:	3b01      	subs	r3, #1
 8003f04:	60a3      	str	r3, [r4, #8]
 8003f06:	e7d8      	b.n	8003eba <_scanf_i+0xe2>
 8003f08:	2f02      	cmp	r7, #2
 8003f0a:	d1a9      	bne.n	8003e60 <_scanf_i+0x88>
 8003f0c:	21c0      	movs	r1, #192	; 0xc0
 8003f0e:	2380      	movs	r3, #128	; 0x80
 8003f10:	6822      	ldr	r2, [r4, #0]
 8003f12:	00c9      	lsls	r1, r1, #3
 8003f14:	4011      	ands	r1, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	4299      	cmp	r1, r3
 8003f1a:	d1bf      	bne.n	8003e9c <_scanf_i+0xc4>
 8003f1c:	3bf1      	subs	r3, #241	; 0xf1
 8003f1e:	3bff      	subs	r3, #255	; 0xff
 8003f20:	6063      	str	r3, [r4, #4]
 8003f22:	33f0      	adds	r3, #240	; 0xf0
 8003f24:	4313      	orrs	r3, r2
 8003f26:	e79a      	b.n	8003e5e <_scanf_i+0x86>
 8003f28:	4b2c      	ldr	r3, [pc, #176]	; (8003fdc <_scanf_i+0x204>)
 8003f2a:	4003      	ands	r3, r0
 8003f2c:	6023      	str	r3, [r4, #0]
 8003f2e:	780b      	ldrb	r3, [r1, #0]
 8003f30:	702b      	strb	r3, [r5, #0]
 8003f32:	3501      	adds	r5, #1
 8003f34:	e7dc      	b.n	8003ef0 <_scanf_i+0x118>
 8003f36:	23c0      	movs	r3, #192	; 0xc0
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	0031      	movs	r1, r6
 8003f3c:	58e3      	ldr	r3, [r4, r3]
 8003f3e:	9804      	ldr	r0, [sp, #16]
 8003f40:	4798      	blx	r3
 8003f42:	2800      	cmp	r0, #0
 8003f44:	d0dc      	beq.n	8003f00 <_scanf_i+0x128>
 8003f46:	6823      	ldr	r3, [r4, #0]
 8003f48:	05db      	lsls	r3, r3, #23
 8003f4a:	d50e      	bpl.n	8003f6a <_scanf_i+0x192>
 8003f4c:	9b00      	ldr	r3, [sp, #0]
 8003f4e:	429d      	cmp	r5, r3
 8003f50:	d907      	bls.n	8003f62 <_scanf_i+0x18a>
 8003f52:	23be      	movs	r3, #190	; 0xbe
 8003f54:	3d01      	subs	r5, #1
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	0032      	movs	r2, r6
 8003f5a:	7829      	ldrb	r1, [r5, #0]
 8003f5c:	58e3      	ldr	r3, [r4, r3]
 8003f5e:	9804      	ldr	r0, [sp, #16]
 8003f60:	4798      	blx	r3
 8003f62:	9b00      	ldr	r3, [sp, #0]
 8003f64:	2001      	movs	r0, #1
 8003f66:	429d      	cmp	r5, r3
 8003f68:	d029      	beq.n	8003fbe <_scanf_i+0x1e6>
 8003f6a:	6821      	ldr	r1, [r4, #0]
 8003f6c:	2310      	movs	r3, #16
 8003f6e:	000a      	movs	r2, r1
 8003f70:	401a      	ands	r2, r3
 8003f72:	4219      	tst	r1, r3
 8003f74:	d11c      	bne.n	8003fb0 <_scanf_i+0x1d8>
 8003f76:	702a      	strb	r2, [r5, #0]
 8003f78:	6863      	ldr	r3, [r4, #4]
 8003f7a:	9900      	ldr	r1, [sp, #0]
 8003f7c:	9804      	ldr	r0, [sp, #16]
 8003f7e:	9e05      	ldr	r6, [sp, #20]
 8003f80:	47b0      	blx	r6
 8003f82:	9b01      	ldr	r3, [sp, #4]
 8003f84:	6822      	ldr	r2, [r4, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	0691      	lsls	r1, r2, #26
 8003f8a:	d507      	bpl.n	8003f9c <_scanf_i+0x1c4>
 8003f8c:	9901      	ldr	r1, [sp, #4]
 8003f8e:	1d1a      	adds	r2, r3, #4
 8003f90:	600a      	str	r2, [r1, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	6018      	str	r0, [r3, #0]
 8003f96:	e008      	b.n	8003faa <_scanf_i+0x1d2>
 8003f98:	2700      	movs	r7, #0
 8003f9a:	e7d4      	b.n	8003f46 <_scanf_i+0x16e>
 8003f9c:	1d19      	adds	r1, r3, #4
 8003f9e:	07d6      	lsls	r6, r2, #31
 8003fa0:	d50f      	bpl.n	8003fc2 <_scanf_i+0x1ea>
 8003fa2:	9a01      	ldr	r2, [sp, #4]
 8003fa4:	6011      	str	r1, [r2, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	8018      	strh	r0, [r3, #0]
 8003faa:	68e3      	ldr	r3, [r4, #12]
 8003fac:	3301      	adds	r3, #1
 8003fae:	60e3      	str	r3, [r4, #12]
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	9b00      	ldr	r3, [sp, #0]
 8003fb4:	1aed      	subs	r5, r5, r3
 8003fb6:	6923      	ldr	r3, [r4, #16]
 8003fb8:	19ed      	adds	r5, r5, r7
 8003fba:	195b      	adds	r3, r3, r5
 8003fbc:	6123      	str	r3, [r4, #16]
 8003fbe:	b00b      	add	sp, #44	; 0x2c
 8003fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fc2:	9a01      	ldr	r2, [sp, #4]
 8003fc4:	6011      	str	r1, [r2, #0]
 8003fc6:	e7e4      	b.n	8003f92 <_scanf_i+0x1ba>
 8003fc8:	080049ac 	.word	0x080049ac
 8003fcc:	08002d51 	.word	0x08002d51
 8003fd0:	08004875 	.word	0x08004875
 8003fd4:	fffffaff 	.word	0xfffffaff
 8003fd8:	08004b24 	.word	0x08004b24
 8003fdc:	fffff6ff 	.word	0xfffff6ff

08003fe0 <__sflush_r>:
 8003fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fe2:	898b      	ldrh	r3, [r1, #12]
 8003fe4:	0005      	movs	r5, r0
 8003fe6:	000c      	movs	r4, r1
 8003fe8:	071a      	lsls	r2, r3, #28
 8003fea:	d45c      	bmi.n	80040a6 <__sflush_r+0xc6>
 8003fec:	684a      	ldr	r2, [r1, #4]
 8003fee:	2a00      	cmp	r2, #0
 8003ff0:	dc04      	bgt.n	8003ffc <__sflush_r+0x1c>
 8003ff2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8003ff4:	2a00      	cmp	r2, #0
 8003ff6:	dc01      	bgt.n	8003ffc <__sflush_r+0x1c>
 8003ff8:	2000      	movs	r0, #0
 8003ffa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ffc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003ffe:	2f00      	cmp	r7, #0
 8004000:	d0fa      	beq.n	8003ff8 <__sflush_r+0x18>
 8004002:	2200      	movs	r2, #0
 8004004:	2080      	movs	r0, #128	; 0x80
 8004006:	682e      	ldr	r6, [r5, #0]
 8004008:	602a      	str	r2, [r5, #0]
 800400a:	001a      	movs	r2, r3
 800400c:	0140      	lsls	r0, r0, #5
 800400e:	6a21      	ldr	r1, [r4, #32]
 8004010:	4002      	ands	r2, r0
 8004012:	4203      	tst	r3, r0
 8004014:	d034      	beq.n	8004080 <__sflush_r+0xa0>
 8004016:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004018:	89a3      	ldrh	r3, [r4, #12]
 800401a:	075b      	lsls	r3, r3, #29
 800401c:	d506      	bpl.n	800402c <__sflush_r+0x4c>
 800401e:	6863      	ldr	r3, [r4, #4]
 8004020:	1ac0      	subs	r0, r0, r3
 8004022:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <__sflush_r+0x4c>
 8004028:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800402a:	1ac0      	subs	r0, r0, r3
 800402c:	0002      	movs	r2, r0
 800402e:	2300      	movs	r3, #0
 8004030:	0028      	movs	r0, r5
 8004032:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004034:	6a21      	ldr	r1, [r4, #32]
 8004036:	47b8      	blx	r7
 8004038:	89a2      	ldrh	r2, [r4, #12]
 800403a:	1c43      	adds	r3, r0, #1
 800403c:	d106      	bne.n	800404c <__sflush_r+0x6c>
 800403e:	6829      	ldr	r1, [r5, #0]
 8004040:	291d      	cmp	r1, #29
 8004042:	d82c      	bhi.n	800409e <__sflush_r+0xbe>
 8004044:	4b2a      	ldr	r3, [pc, #168]	; (80040f0 <__sflush_r+0x110>)
 8004046:	410b      	asrs	r3, r1
 8004048:	07db      	lsls	r3, r3, #31
 800404a:	d428      	bmi.n	800409e <__sflush_r+0xbe>
 800404c:	2300      	movs	r3, #0
 800404e:	6063      	str	r3, [r4, #4]
 8004050:	6923      	ldr	r3, [r4, #16]
 8004052:	6023      	str	r3, [r4, #0]
 8004054:	04d2      	lsls	r2, r2, #19
 8004056:	d505      	bpl.n	8004064 <__sflush_r+0x84>
 8004058:	1c43      	adds	r3, r0, #1
 800405a:	d102      	bne.n	8004062 <__sflush_r+0x82>
 800405c:	682b      	ldr	r3, [r5, #0]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d100      	bne.n	8004064 <__sflush_r+0x84>
 8004062:	6560      	str	r0, [r4, #84]	; 0x54
 8004064:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004066:	602e      	str	r6, [r5, #0]
 8004068:	2900      	cmp	r1, #0
 800406a:	d0c5      	beq.n	8003ff8 <__sflush_r+0x18>
 800406c:	0023      	movs	r3, r4
 800406e:	3344      	adds	r3, #68	; 0x44
 8004070:	4299      	cmp	r1, r3
 8004072:	d002      	beq.n	800407a <__sflush_r+0x9a>
 8004074:	0028      	movs	r0, r5
 8004076:	f7ff f8e1 	bl	800323c <_free_r>
 800407a:	2000      	movs	r0, #0
 800407c:	6360      	str	r0, [r4, #52]	; 0x34
 800407e:	e7bc      	b.n	8003ffa <__sflush_r+0x1a>
 8004080:	2301      	movs	r3, #1
 8004082:	0028      	movs	r0, r5
 8004084:	47b8      	blx	r7
 8004086:	1c43      	adds	r3, r0, #1
 8004088:	d1c6      	bne.n	8004018 <__sflush_r+0x38>
 800408a:	682b      	ldr	r3, [r5, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0c3      	beq.n	8004018 <__sflush_r+0x38>
 8004090:	2b1d      	cmp	r3, #29
 8004092:	d001      	beq.n	8004098 <__sflush_r+0xb8>
 8004094:	2b16      	cmp	r3, #22
 8004096:	d101      	bne.n	800409c <__sflush_r+0xbc>
 8004098:	602e      	str	r6, [r5, #0]
 800409a:	e7ad      	b.n	8003ff8 <__sflush_r+0x18>
 800409c:	89a2      	ldrh	r2, [r4, #12]
 800409e:	2340      	movs	r3, #64	; 0x40
 80040a0:	4313      	orrs	r3, r2
 80040a2:	81a3      	strh	r3, [r4, #12]
 80040a4:	e7a9      	b.n	8003ffa <__sflush_r+0x1a>
 80040a6:	690e      	ldr	r6, [r1, #16]
 80040a8:	2e00      	cmp	r6, #0
 80040aa:	d0a5      	beq.n	8003ff8 <__sflush_r+0x18>
 80040ac:	680f      	ldr	r7, [r1, #0]
 80040ae:	600e      	str	r6, [r1, #0]
 80040b0:	1bba      	subs	r2, r7, r6
 80040b2:	9201      	str	r2, [sp, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	079b      	lsls	r3, r3, #30
 80040b8:	d100      	bne.n	80040bc <__sflush_r+0xdc>
 80040ba:	694a      	ldr	r2, [r1, #20]
 80040bc:	60a2      	str	r2, [r4, #8]
 80040be:	9b01      	ldr	r3, [sp, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	dd99      	ble.n	8003ff8 <__sflush_r+0x18>
 80040c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80040c6:	0032      	movs	r2, r6
 80040c8:	001f      	movs	r7, r3
 80040ca:	0028      	movs	r0, r5
 80040cc:	9b01      	ldr	r3, [sp, #4]
 80040ce:	6a21      	ldr	r1, [r4, #32]
 80040d0:	47b8      	blx	r7
 80040d2:	2800      	cmp	r0, #0
 80040d4:	dc06      	bgt.n	80040e4 <__sflush_r+0x104>
 80040d6:	2340      	movs	r3, #64	; 0x40
 80040d8:	2001      	movs	r0, #1
 80040da:	89a2      	ldrh	r2, [r4, #12]
 80040dc:	4240      	negs	r0, r0
 80040de:	4313      	orrs	r3, r2
 80040e0:	81a3      	strh	r3, [r4, #12]
 80040e2:	e78a      	b.n	8003ffa <__sflush_r+0x1a>
 80040e4:	9b01      	ldr	r3, [sp, #4]
 80040e6:	1836      	adds	r6, r6, r0
 80040e8:	1a1b      	subs	r3, r3, r0
 80040ea:	9301      	str	r3, [sp, #4]
 80040ec:	e7e7      	b.n	80040be <__sflush_r+0xde>
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	dfbffffe 	.word	0xdfbffffe

080040f4 <_fflush_r>:
 80040f4:	690b      	ldr	r3, [r1, #16]
 80040f6:	b570      	push	{r4, r5, r6, lr}
 80040f8:	0005      	movs	r5, r0
 80040fa:	000c      	movs	r4, r1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d102      	bne.n	8004106 <_fflush_r+0x12>
 8004100:	2500      	movs	r5, #0
 8004102:	0028      	movs	r0, r5
 8004104:	bd70      	pop	{r4, r5, r6, pc}
 8004106:	2800      	cmp	r0, #0
 8004108:	d004      	beq.n	8004114 <_fflush_r+0x20>
 800410a:	6a03      	ldr	r3, [r0, #32]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d101      	bne.n	8004114 <_fflush_r+0x20>
 8004110:	f7fe febe 	bl	8002e90 <__sinit>
 8004114:	220c      	movs	r2, #12
 8004116:	5ea3      	ldrsh	r3, [r4, r2]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0f1      	beq.n	8004100 <_fflush_r+0xc>
 800411c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800411e:	07d2      	lsls	r2, r2, #31
 8004120:	d404      	bmi.n	800412c <_fflush_r+0x38>
 8004122:	059b      	lsls	r3, r3, #22
 8004124:	d402      	bmi.n	800412c <_fflush_r+0x38>
 8004126:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004128:	f7ff f885 	bl	8003236 <__retarget_lock_acquire_recursive>
 800412c:	0028      	movs	r0, r5
 800412e:	0021      	movs	r1, r4
 8004130:	f7ff ff56 	bl	8003fe0 <__sflush_r>
 8004134:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004136:	0005      	movs	r5, r0
 8004138:	07db      	lsls	r3, r3, #31
 800413a:	d4e2      	bmi.n	8004102 <_fflush_r+0xe>
 800413c:	89a3      	ldrh	r3, [r4, #12]
 800413e:	059b      	lsls	r3, r3, #22
 8004140:	d4df      	bmi.n	8004102 <_fflush_r+0xe>
 8004142:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004144:	f7ff f878 	bl	8003238 <__retarget_lock_release_recursive>
 8004148:	e7db      	b.n	8004102 <_fflush_r+0xe>
	...

0800414c <__swhatbuf_r>:
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	000e      	movs	r6, r1
 8004150:	001d      	movs	r5, r3
 8004152:	230e      	movs	r3, #14
 8004154:	5ec9      	ldrsh	r1, [r1, r3]
 8004156:	0014      	movs	r4, r2
 8004158:	b096      	sub	sp, #88	; 0x58
 800415a:	2900      	cmp	r1, #0
 800415c:	da0c      	bge.n	8004178 <__swhatbuf_r+0x2c>
 800415e:	89b2      	ldrh	r2, [r6, #12]
 8004160:	2380      	movs	r3, #128	; 0x80
 8004162:	0011      	movs	r1, r2
 8004164:	4019      	ands	r1, r3
 8004166:	421a      	tst	r2, r3
 8004168:	d013      	beq.n	8004192 <__swhatbuf_r+0x46>
 800416a:	2100      	movs	r1, #0
 800416c:	3b40      	subs	r3, #64	; 0x40
 800416e:	2000      	movs	r0, #0
 8004170:	6029      	str	r1, [r5, #0]
 8004172:	6023      	str	r3, [r4, #0]
 8004174:	b016      	add	sp, #88	; 0x58
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	466a      	mov	r2, sp
 800417a:	f000 fa7f 	bl	800467c <_fstat_r>
 800417e:	2800      	cmp	r0, #0
 8004180:	dbed      	blt.n	800415e <__swhatbuf_r+0x12>
 8004182:	23f0      	movs	r3, #240	; 0xf0
 8004184:	9901      	ldr	r1, [sp, #4]
 8004186:	021b      	lsls	r3, r3, #8
 8004188:	4019      	ands	r1, r3
 800418a:	4b03      	ldr	r3, [pc, #12]	; (8004198 <__swhatbuf_r+0x4c>)
 800418c:	18c9      	adds	r1, r1, r3
 800418e:	424b      	negs	r3, r1
 8004190:	4159      	adcs	r1, r3
 8004192:	2380      	movs	r3, #128	; 0x80
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	e7ea      	b.n	800416e <__swhatbuf_r+0x22>
 8004198:	ffffe000 	.word	0xffffe000

0800419c <__smakebuf_r>:
 800419c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800419e:	2602      	movs	r6, #2
 80041a0:	898b      	ldrh	r3, [r1, #12]
 80041a2:	0005      	movs	r5, r0
 80041a4:	000c      	movs	r4, r1
 80041a6:	4233      	tst	r3, r6
 80041a8:	d006      	beq.n	80041b8 <__smakebuf_r+0x1c>
 80041aa:	0023      	movs	r3, r4
 80041ac:	3347      	adds	r3, #71	; 0x47
 80041ae:	6023      	str	r3, [r4, #0]
 80041b0:	6123      	str	r3, [r4, #16]
 80041b2:	2301      	movs	r3, #1
 80041b4:	6163      	str	r3, [r4, #20]
 80041b6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80041b8:	466a      	mov	r2, sp
 80041ba:	ab01      	add	r3, sp, #4
 80041bc:	f7ff ffc6 	bl	800414c <__swhatbuf_r>
 80041c0:	9900      	ldr	r1, [sp, #0]
 80041c2:	0007      	movs	r7, r0
 80041c4:	0028      	movs	r0, r5
 80041c6:	f7ff f8af 	bl	8003328 <_malloc_r>
 80041ca:	2800      	cmp	r0, #0
 80041cc:	d108      	bne.n	80041e0 <__smakebuf_r+0x44>
 80041ce:	220c      	movs	r2, #12
 80041d0:	5ea3      	ldrsh	r3, [r4, r2]
 80041d2:	059a      	lsls	r2, r3, #22
 80041d4:	d4ef      	bmi.n	80041b6 <__smakebuf_r+0x1a>
 80041d6:	2203      	movs	r2, #3
 80041d8:	4393      	bics	r3, r2
 80041da:	431e      	orrs	r6, r3
 80041dc:	81a6      	strh	r6, [r4, #12]
 80041de:	e7e4      	b.n	80041aa <__smakebuf_r+0xe>
 80041e0:	2380      	movs	r3, #128	; 0x80
 80041e2:	89a2      	ldrh	r2, [r4, #12]
 80041e4:	6020      	str	r0, [r4, #0]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	81a3      	strh	r3, [r4, #12]
 80041ea:	9b00      	ldr	r3, [sp, #0]
 80041ec:	6120      	str	r0, [r4, #16]
 80041ee:	6163      	str	r3, [r4, #20]
 80041f0:	9b01      	ldr	r3, [sp, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00c      	beq.n	8004210 <__smakebuf_r+0x74>
 80041f6:	0028      	movs	r0, r5
 80041f8:	230e      	movs	r3, #14
 80041fa:	5ee1      	ldrsh	r1, [r4, r3]
 80041fc:	f000 fa50 	bl	80046a0 <_isatty_r>
 8004200:	2800      	cmp	r0, #0
 8004202:	d005      	beq.n	8004210 <__smakebuf_r+0x74>
 8004204:	2303      	movs	r3, #3
 8004206:	89a2      	ldrh	r2, [r4, #12]
 8004208:	439a      	bics	r2, r3
 800420a:	3b02      	subs	r3, #2
 800420c:	4313      	orrs	r3, r2
 800420e:	81a3      	strh	r3, [r4, #12]
 8004210:	89a3      	ldrh	r3, [r4, #12]
 8004212:	433b      	orrs	r3, r7
 8004214:	81a3      	strh	r3, [r4, #12]
 8004216:	e7ce      	b.n	80041b6 <__smakebuf_r+0x1a>

08004218 <lflush>:
 8004218:	2209      	movs	r2, #9
 800421a:	898b      	ldrh	r3, [r1, #12]
 800421c:	2000      	movs	r0, #0
 800421e:	b510      	push	{r4, lr}
 8004220:	4013      	ands	r3, r2
 8004222:	4293      	cmp	r3, r2
 8004224:	d103      	bne.n	800422e <lflush+0x16>
 8004226:	4b02      	ldr	r3, [pc, #8]	; (8004230 <lflush+0x18>)
 8004228:	6818      	ldr	r0, [r3, #0]
 800422a:	f7ff ff63 	bl	80040f4 <_fflush_r>
 800422e:	bd10      	pop	{r4, pc}
 8004230:	20000064 	.word	0x20000064

08004234 <__srefill_r>:
 8004234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004236:	0005      	movs	r5, r0
 8004238:	000c      	movs	r4, r1
 800423a:	2800      	cmp	r0, #0
 800423c:	d004      	beq.n	8004248 <__srefill_r+0x14>
 800423e:	6a03      	ldr	r3, [r0, #32]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d101      	bne.n	8004248 <__srefill_r+0x14>
 8004244:	f7fe fe24 	bl	8002e90 <__sinit>
 8004248:	2300      	movs	r3, #0
 800424a:	6063      	str	r3, [r4, #4]
 800424c:	230c      	movs	r3, #12
 800424e:	5ee2      	ldrsh	r2, [r4, r3]
 8004250:	b293      	uxth	r3, r2
 8004252:	0691      	lsls	r1, r2, #26
 8004254:	d502      	bpl.n	800425c <__srefill_r+0x28>
 8004256:	2001      	movs	r0, #1
 8004258:	4240      	negs	r0, r0
 800425a:	e05e      	b.n	800431a <__srefill_r+0xe6>
 800425c:	0759      	lsls	r1, r3, #29
 800425e:	d44a      	bmi.n	80042f6 <__srefill_r+0xc2>
 8004260:	06d9      	lsls	r1, r3, #27
 8004262:	d405      	bmi.n	8004270 <__srefill_r+0x3c>
 8004264:	2309      	movs	r3, #9
 8004266:	602b      	str	r3, [r5, #0]
 8004268:	2340      	movs	r3, #64	; 0x40
 800426a:	4313      	orrs	r3, r2
 800426c:	81a3      	strh	r3, [r4, #12]
 800426e:	e7f2      	b.n	8004256 <__srefill_r+0x22>
 8004270:	2608      	movs	r6, #8
 8004272:	4233      	tst	r3, r6
 8004274:	d00a      	beq.n	800428c <__srefill_r+0x58>
 8004276:	0021      	movs	r1, r4
 8004278:	0028      	movs	r0, r5
 800427a:	f7ff ff3b 	bl	80040f4 <_fflush_r>
 800427e:	2800      	cmp	r0, #0
 8004280:	d1e9      	bne.n	8004256 <__srefill_r+0x22>
 8004282:	89a3      	ldrh	r3, [r4, #12]
 8004284:	60a0      	str	r0, [r4, #8]
 8004286:	43b3      	bics	r3, r6
 8004288:	81a3      	strh	r3, [r4, #12]
 800428a:	61a0      	str	r0, [r4, #24]
 800428c:	2304      	movs	r3, #4
 800428e:	89a2      	ldrh	r2, [r4, #12]
 8004290:	4313      	orrs	r3, r2
 8004292:	81a3      	strh	r3, [r4, #12]
 8004294:	6923      	ldr	r3, [r4, #16]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d103      	bne.n	80042a2 <__srefill_r+0x6e>
 800429a:	0021      	movs	r1, r4
 800429c:	0028      	movs	r0, r5
 800429e:	f7ff ff7d 	bl	800419c <__smakebuf_r>
 80042a2:	230c      	movs	r3, #12
 80042a4:	5ee7      	ldrsh	r7, [r4, r3]
 80042a6:	b2be      	uxth	r6, r7
 80042a8:	07bb      	lsls	r3, r7, #30
 80042aa:	d00f      	beq.n	80042cc <__srefill_r+0x98>
 80042ac:	2301      	movs	r3, #1
 80042ae:	4a1c      	ldr	r2, [pc, #112]	; (8004320 <__srefill_r+0xec>)
 80042b0:	81a3      	strh	r3, [r4, #12]
 80042b2:	491c      	ldr	r1, [pc, #112]	; (8004324 <__srefill_r+0xf0>)
 80042b4:	481c      	ldr	r0, [pc, #112]	; (8004328 <__srefill_r+0xf4>)
 80042b6:	f7fe fe03 	bl	8002ec0 <_fwalk_sglue>
 80042ba:	2309      	movs	r3, #9
 80042bc:	81a7      	strh	r7, [r4, #12]
 80042be:	401e      	ands	r6, r3
 80042c0:	429e      	cmp	r6, r3
 80042c2:	d103      	bne.n	80042cc <__srefill_r+0x98>
 80042c4:	0021      	movs	r1, r4
 80042c6:	0028      	movs	r0, r5
 80042c8:	f7ff fe8a 	bl	8003fe0 <__sflush_r>
 80042cc:	6922      	ldr	r2, [r4, #16]
 80042ce:	6963      	ldr	r3, [r4, #20]
 80042d0:	0028      	movs	r0, r5
 80042d2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80042d4:	6a21      	ldr	r1, [r4, #32]
 80042d6:	6022      	str	r2, [r4, #0]
 80042d8:	47b0      	blx	r6
 80042da:	0003      	movs	r3, r0
 80042dc:	6060      	str	r0, [r4, #4]
 80042de:	2000      	movs	r0, #0
 80042e0:	4283      	cmp	r3, r0
 80042e2:	dc1a      	bgt.n	800431a <__srefill_r+0xe6>
 80042e4:	210c      	movs	r1, #12
 80042e6:	5e62      	ldrsh	r2, [r4, r1]
 80042e8:	4283      	cmp	r3, r0
 80042ea:	d117      	bne.n	800431c <__srefill_r+0xe8>
 80042ec:	2320      	movs	r3, #32
 80042ee:	4313      	orrs	r3, r2
 80042f0:	81a3      	strh	r3, [r4, #12]
 80042f2:	3801      	subs	r0, #1
 80042f4:	e011      	b.n	800431a <__srefill_r+0xe6>
 80042f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042f8:	2900      	cmp	r1, #0
 80042fa:	d0cb      	beq.n	8004294 <__srefill_r+0x60>
 80042fc:	0023      	movs	r3, r4
 80042fe:	3344      	adds	r3, #68	; 0x44
 8004300:	4299      	cmp	r1, r3
 8004302:	d002      	beq.n	800430a <__srefill_r+0xd6>
 8004304:	0028      	movs	r0, r5
 8004306:	f7fe ff99 	bl	800323c <_free_r>
 800430a:	2000      	movs	r0, #0
 800430c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800430e:	6360      	str	r0, [r4, #52]	; 0x34
 8004310:	6063      	str	r3, [r4, #4]
 8004312:	4283      	cmp	r3, r0
 8004314:	d0be      	beq.n	8004294 <__srefill_r+0x60>
 8004316:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004318:	6023      	str	r3, [r4, #0]
 800431a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800431c:	6060      	str	r0, [r4, #4]
 800431e:	e7a3      	b.n	8004268 <__srefill_r+0x34>
 8004320:	2000000c 	.word	0x2000000c
 8004324:	08004219 	.word	0x08004219
 8004328:	20000018 	.word	0x20000018

0800432c <__sccl>:
 800432c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800432e:	780b      	ldrb	r3, [r1, #0]
 8004330:	0004      	movs	r4, r0
 8004332:	2b5e      	cmp	r3, #94	; 0x5e
 8004334:	d019      	beq.n	800436a <__sccl+0x3e>
 8004336:	2200      	movs	r2, #0
 8004338:	1c4d      	adds	r5, r1, #1
 800433a:	0021      	movs	r1, r4
 800433c:	1c60      	adds	r0, r4, #1
 800433e:	30ff      	adds	r0, #255	; 0xff
 8004340:	700a      	strb	r2, [r1, #0]
 8004342:	3101      	adds	r1, #1
 8004344:	4281      	cmp	r1, r0
 8004346:	d1fb      	bne.n	8004340 <__sccl+0x14>
 8004348:	1e68      	subs	r0, r5, #1
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00c      	beq.n	8004368 <__sccl+0x3c>
 800434e:	2101      	movs	r1, #1
 8004350:	262d      	movs	r6, #45	; 0x2d
 8004352:	404a      	eors	r2, r1
 8004354:	0028      	movs	r0, r5
 8004356:	54e2      	strb	r2, [r4, r3]
 8004358:	7801      	ldrb	r1, [r0, #0]
 800435a:	1c45      	adds	r5, r0, #1
 800435c:	292d      	cmp	r1, #45	; 0x2d
 800435e:	d00c      	beq.n	800437a <__sccl+0x4e>
 8004360:	295d      	cmp	r1, #93	; 0x5d
 8004362:	d01d      	beq.n	80043a0 <__sccl+0x74>
 8004364:	2900      	cmp	r1, #0
 8004366:	d104      	bne.n	8004372 <__sccl+0x46>
 8004368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800436a:	2201      	movs	r2, #1
 800436c:	784b      	ldrb	r3, [r1, #1]
 800436e:	1c8d      	adds	r5, r1, #2
 8004370:	e7e3      	b.n	800433a <__sccl+0xe>
 8004372:	000b      	movs	r3, r1
 8004374:	e7ee      	b.n	8004354 <__sccl+0x28>
 8004376:	0033      	movs	r3, r6
 8004378:	e7ec      	b.n	8004354 <__sccl+0x28>
 800437a:	7841      	ldrb	r1, [r0, #1]
 800437c:	295d      	cmp	r1, #93	; 0x5d
 800437e:	d0fa      	beq.n	8004376 <__sccl+0x4a>
 8004380:	428b      	cmp	r3, r1
 8004382:	dcf8      	bgt.n	8004376 <__sccl+0x4a>
 8004384:	001d      	movs	r5, r3
 8004386:	3002      	adds	r0, #2
 8004388:	3501      	adds	r5, #1
 800438a:	5562      	strb	r2, [r4, r5]
 800438c:	42a9      	cmp	r1, r5
 800438e:	dcfb      	bgt.n	8004388 <__sccl+0x5c>
 8004390:	2500      	movs	r5, #0
 8004392:	1c5f      	adds	r7, r3, #1
 8004394:	428b      	cmp	r3, r1
 8004396:	da01      	bge.n	800439c <__sccl+0x70>
 8004398:	1acd      	subs	r5, r1, r3
 800439a:	3d01      	subs	r5, #1
 800439c:	197b      	adds	r3, r7, r5
 800439e:	e7db      	b.n	8004358 <__sccl+0x2c>
 80043a0:	0028      	movs	r0, r5
 80043a2:	e7e1      	b.n	8004368 <__sccl+0x3c>

080043a4 <__submore>:
 80043a4:	000b      	movs	r3, r1
 80043a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043a8:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 80043aa:	3344      	adds	r3, #68	; 0x44
 80043ac:	000c      	movs	r4, r1
 80043ae:	429d      	cmp	r5, r3
 80043b0:	d11c      	bne.n	80043ec <__submore+0x48>
 80043b2:	2680      	movs	r6, #128	; 0x80
 80043b4:	00f6      	lsls	r6, r6, #3
 80043b6:	0031      	movs	r1, r6
 80043b8:	f7fe ffb6 	bl	8003328 <_malloc_r>
 80043bc:	2800      	cmp	r0, #0
 80043be:	d102      	bne.n	80043c6 <__submore+0x22>
 80043c0:	2001      	movs	r0, #1
 80043c2:	4240      	negs	r0, r0
 80043c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043c6:	0023      	movs	r3, r4
 80043c8:	6360      	str	r0, [r4, #52]	; 0x34
 80043ca:	63a6      	str	r6, [r4, #56]	; 0x38
 80043cc:	3346      	adds	r3, #70	; 0x46
 80043ce:	781a      	ldrb	r2, [r3, #0]
 80043d0:	4b10      	ldr	r3, [pc, #64]	; (8004414 <__submore+0x70>)
 80043d2:	54c2      	strb	r2, [r0, r3]
 80043d4:	0023      	movs	r3, r4
 80043d6:	3345      	adds	r3, #69	; 0x45
 80043d8:	781a      	ldrb	r2, [r3, #0]
 80043da:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <__submore+0x74>)
 80043dc:	54c2      	strb	r2, [r0, r3]
 80043de:	782a      	ldrb	r2, [r5, #0]
 80043e0:	4b0e      	ldr	r3, [pc, #56]	; (800441c <__submore+0x78>)
 80043e2:	54c2      	strb	r2, [r0, r3]
 80043e4:	18c0      	adds	r0, r0, r3
 80043e6:	6020      	str	r0, [r4, #0]
 80043e8:	2000      	movs	r0, #0
 80043ea:	e7eb      	b.n	80043c4 <__submore+0x20>
 80043ec:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 80043ee:	0029      	movs	r1, r5
 80043f0:	0073      	lsls	r3, r6, #1
 80043f2:	001a      	movs	r2, r3
 80043f4:	9301      	str	r3, [sp, #4]
 80043f6:	f000 f98b 	bl	8004710 <_realloc_r>
 80043fa:	1e05      	subs	r5, r0, #0
 80043fc:	d0e0      	beq.n	80043c0 <__submore+0x1c>
 80043fe:	1987      	adds	r7, r0, r6
 8004400:	0001      	movs	r1, r0
 8004402:	0032      	movs	r2, r6
 8004404:	0038      	movs	r0, r7
 8004406:	f000 f97a 	bl	80046fe <memcpy>
 800440a:	9b01      	ldr	r3, [sp, #4]
 800440c:	6027      	str	r7, [r4, #0]
 800440e:	6365      	str	r5, [r4, #52]	; 0x34
 8004410:	63a3      	str	r3, [r4, #56]	; 0x38
 8004412:	e7e9      	b.n	80043e8 <__submore+0x44>
 8004414:	000003ff 	.word	0x000003ff
 8004418:	000003fe 	.word	0x000003fe
 800441c:	000003fd 	.word	0x000003fd

08004420 <_ungetc_r>:
 8004420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004422:	0006      	movs	r6, r0
 8004424:	000d      	movs	r5, r1
 8004426:	0014      	movs	r4, r2
 8004428:	1c4b      	adds	r3, r1, #1
 800442a:	d103      	bne.n	8004434 <_ungetc_r+0x14>
 800442c:	2501      	movs	r5, #1
 800442e:	426d      	negs	r5, r5
 8004430:	0028      	movs	r0, r5
 8004432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004434:	2800      	cmp	r0, #0
 8004436:	d004      	beq.n	8004442 <_ungetc_r+0x22>
 8004438:	6a03      	ldr	r3, [r0, #32]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <_ungetc_r+0x22>
 800443e:	f7fe fd27 	bl	8002e90 <__sinit>
 8004442:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004444:	07db      	lsls	r3, r3, #31
 8004446:	d405      	bmi.n	8004454 <_ungetc_r+0x34>
 8004448:	89a3      	ldrh	r3, [r4, #12]
 800444a:	059b      	lsls	r3, r3, #22
 800444c:	d402      	bmi.n	8004454 <_ungetc_r+0x34>
 800444e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004450:	f7fe fef1 	bl	8003236 <__retarget_lock_acquire_recursive>
 8004454:	2220      	movs	r2, #32
 8004456:	89a3      	ldrh	r3, [r4, #12]
 8004458:	4393      	bics	r3, r2
 800445a:	b21b      	sxth	r3, r3
 800445c:	81a3      	strh	r3, [r4, #12]
 800445e:	b29a      	uxth	r2, r3
 8004460:	075b      	lsls	r3, r3, #29
 8004462:	d423      	bmi.n	80044ac <_ungetc_r+0x8c>
 8004464:	06d3      	lsls	r3, r2, #27
 8004466:	d408      	bmi.n	800447a <_ungetc_r+0x5a>
 8004468:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800446a:	07db      	lsls	r3, r3, #31
 800446c:	d4de      	bmi.n	800442c <_ungetc_r+0xc>
 800446e:	0592      	lsls	r2, r2, #22
 8004470:	d4dc      	bmi.n	800442c <_ungetc_r+0xc>
 8004472:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004474:	f7fe fee0 	bl	8003238 <__retarget_lock_release_recursive>
 8004478:	e7d8      	b.n	800442c <_ungetc_r+0xc>
 800447a:	2708      	movs	r7, #8
 800447c:	423a      	tst	r2, r7
 800447e:	d011      	beq.n	80044a4 <_ungetc_r+0x84>
 8004480:	0021      	movs	r1, r4
 8004482:	0030      	movs	r0, r6
 8004484:	f7ff fe36 	bl	80040f4 <_fflush_r>
 8004488:	2800      	cmp	r0, #0
 800448a:	d006      	beq.n	800449a <_ungetc_r+0x7a>
 800448c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800448e:	07db      	lsls	r3, r3, #31
 8004490:	d4cc      	bmi.n	800442c <_ungetc_r+0xc>
 8004492:	89a3      	ldrh	r3, [r4, #12]
 8004494:	059b      	lsls	r3, r3, #22
 8004496:	d4c9      	bmi.n	800442c <_ungetc_r+0xc>
 8004498:	e7eb      	b.n	8004472 <_ungetc_r+0x52>
 800449a:	89a3      	ldrh	r3, [r4, #12]
 800449c:	60a0      	str	r0, [r4, #8]
 800449e:	43bb      	bics	r3, r7
 80044a0:	81a3      	strh	r3, [r4, #12]
 80044a2:	61a0      	str	r0, [r4, #24]
 80044a4:	2304      	movs	r3, #4
 80044a6:	89a2      	ldrh	r2, [r4, #12]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	81a3      	strh	r3, [r4, #12]
 80044ac:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80044ae:	b2ef      	uxtb	r7, r5
 80044b0:	6863      	ldr	r3, [r4, #4]
 80044b2:	b2ed      	uxtb	r5, r5
 80044b4:	2a00      	cmp	r2, #0
 80044b6:	d019      	beq.n	80044ec <_ungetc_r+0xcc>
 80044b8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80044ba:	429a      	cmp	r2, r3
 80044bc:	dc05      	bgt.n	80044ca <_ungetc_r+0xaa>
 80044be:	0021      	movs	r1, r4
 80044c0:	0030      	movs	r0, r6
 80044c2:	f7ff ff6f 	bl	80043a4 <__submore>
 80044c6:	2800      	cmp	r0, #0
 80044c8:	d1e0      	bne.n	800448c <_ungetc_r+0x6c>
 80044ca:	6823      	ldr	r3, [r4, #0]
 80044cc:	3b01      	subs	r3, #1
 80044ce:	6023      	str	r3, [r4, #0]
 80044d0:	701f      	strb	r7, [r3, #0]
 80044d2:	6863      	ldr	r3, [r4, #4]
 80044d4:	3301      	adds	r3, #1
 80044d6:	6063      	str	r3, [r4, #4]
 80044d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044da:	07db      	lsls	r3, r3, #31
 80044dc:	d4a8      	bmi.n	8004430 <_ungetc_r+0x10>
 80044de:	89a3      	ldrh	r3, [r4, #12]
 80044e0:	059b      	lsls	r3, r3, #22
 80044e2:	d4a5      	bmi.n	8004430 <_ungetc_r+0x10>
 80044e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044e6:	f7fe fea7 	bl	8003238 <__retarget_lock_release_recursive>
 80044ea:	e7a1      	b.n	8004430 <_ungetc_r+0x10>
 80044ec:	2601      	movs	r6, #1
 80044ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80044f0:	6920      	ldr	r0, [r4, #16]
 80044f2:	6821      	ldr	r1, [r4, #0]
 80044f4:	4032      	ands	r2, r6
 80044f6:	2800      	cmp	r0, #0
 80044f8:	d00c      	beq.n	8004514 <_ungetc_r+0xf4>
 80044fa:	4288      	cmp	r0, r1
 80044fc:	d20a      	bcs.n	8004514 <_ungetc_r+0xf4>
 80044fe:	1e48      	subs	r0, r1, #1
 8004500:	7806      	ldrb	r6, [r0, #0]
 8004502:	42ae      	cmp	r6, r5
 8004504:	d106      	bne.n	8004514 <_ungetc_r+0xf4>
 8004506:	6020      	str	r0, [r4, #0]
 8004508:	3301      	adds	r3, #1
 800450a:	6063      	str	r3, [r4, #4]
 800450c:	2a00      	cmp	r2, #0
 800450e:	d000      	beq.n	8004512 <_ungetc_r+0xf2>
 8004510:	e78e      	b.n	8004430 <_ungetc_r+0x10>
 8004512:	e7e4      	b.n	80044de <_ungetc_r+0xbe>
 8004514:	6423      	str	r3, [r4, #64]	; 0x40
 8004516:	0023      	movs	r3, r4
 8004518:	3344      	adds	r3, #68	; 0x44
 800451a:	6363      	str	r3, [r4, #52]	; 0x34
 800451c:	2303      	movs	r3, #3
 800451e:	63a3      	str	r3, [r4, #56]	; 0x38
 8004520:	0023      	movs	r3, r4
 8004522:	3346      	adds	r3, #70	; 0x46
 8004524:	63e1      	str	r1, [r4, #60]	; 0x3c
 8004526:	701f      	strb	r7, [r3, #0]
 8004528:	6023      	str	r3, [r4, #0]
 800452a:	2301      	movs	r3, #1
 800452c:	e7ed      	b.n	800450a <_ungetc_r+0xea>

0800452e <__swbuf_r>:
 800452e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004530:	0006      	movs	r6, r0
 8004532:	000d      	movs	r5, r1
 8004534:	0014      	movs	r4, r2
 8004536:	2800      	cmp	r0, #0
 8004538:	d004      	beq.n	8004544 <__swbuf_r+0x16>
 800453a:	6a03      	ldr	r3, [r0, #32]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d101      	bne.n	8004544 <__swbuf_r+0x16>
 8004540:	f7fe fca6 	bl	8002e90 <__sinit>
 8004544:	69a3      	ldr	r3, [r4, #24]
 8004546:	60a3      	str	r3, [r4, #8]
 8004548:	89a3      	ldrh	r3, [r4, #12]
 800454a:	071b      	lsls	r3, r3, #28
 800454c:	d528      	bpl.n	80045a0 <__swbuf_r+0x72>
 800454e:	6923      	ldr	r3, [r4, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d025      	beq.n	80045a0 <__swbuf_r+0x72>
 8004554:	6923      	ldr	r3, [r4, #16]
 8004556:	6820      	ldr	r0, [r4, #0]
 8004558:	b2ef      	uxtb	r7, r5
 800455a:	1ac0      	subs	r0, r0, r3
 800455c:	6963      	ldr	r3, [r4, #20]
 800455e:	b2ed      	uxtb	r5, r5
 8004560:	4283      	cmp	r3, r0
 8004562:	dc05      	bgt.n	8004570 <__swbuf_r+0x42>
 8004564:	0021      	movs	r1, r4
 8004566:	0030      	movs	r0, r6
 8004568:	f7ff fdc4 	bl	80040f4 <_fflush_r>
 800456c:	2800      	cmp	r0, #0
 800456e:	d11d      	bne.n	80045ac <__swbuf_r+0x7e>
 8004570:	68a3      	ldr	r3, [r4, #8]
 8004572:	3001      	adds	r0, #1
 8004574:	3b01      	subs	r3, #1
 8004576:	60a3      	str	r3, [r4, #8]
 8004578:	6823      	ldr	r3, [r4, #0]
 800457a:	1c5a      	adds	r2, r3, #1
 800457c:	6022      	str	r2, [r4, #0]
 800457e:	701f      	strb	r7, [r3, #0]
 8004580:	6963      	ldr	r3, [r4, #20]
 8004582:	4283      	cmp	r3, r0
 8004584:	d004      	beq.n	8004590 <__swbuf_r+0x62>
 8004586:	89a3      	ldrh	r3, [r4, #12]
 8004588:	07db      	lsls	r3, r3, #31
 800458a:	d507      	bpl.n	800459c <__swbuf_r+0x6e>
 800458c:	2d0a      	cmp	r5, #10
 800458e:	d105      	bne.n	800459c <__swbuf_r+0x6e>
 8004590:	0021      	movs	r1, r4
 8004592:	0030      	movs	r0, r6
 8004594:	f7ff fdae 	bl	80040f4 <_fflush_r>
 8004598:	2800      	cmp	r0, #0
 800459a:	d107      	bne.n	80045ac <__swbuf_r+0x7e>
 800459c:	0028      	movs	r0, r5
 800459e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045a0:	0021      	movs	r1, r4
 80045a2:	0030      	movs	r0, r6
 80045a4:	f000 f806 	bl	80045b4 <__swsetup_r>
 80045a8:	2800      	cmp	r0, #0
 80045aa:	d0d3      	beq.n	8004554 <__swbuf_r+0x26>
 80045ac:	2501      	movs	r5, #1
 80045ae:	426d      	negs	r5, r5
 80045b0:	e7f4      	b.n	800459c <__swbuf_r+0x6e>
	...

080045b4 <__swsetup_r>:
 80045b4:	4b30      	ldr	r3, [pc, #192]	; (8004678 <__swsetup_r+0xc4>)
 80045b6:	b570      	push	{r4, r5, r6, lr}
 80045b8:	0005      	movs	r5, r0
 80045ba:	6818      	ldr	r0, [r3, #0]
 80045bc:	000c      	movs	r4, r1
 80045be:	2800      	cmp	r0, #0
 80045c0:	d004      	beq.n	80045cc <__swsetup_r+0x18>
 80045c2:	6a03      	ldr	r3, [r0, #32]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <__swsetup_r+0x18>
 80045c8:	f7fe fc62 	bl	8002e90 <__sinit>
 80045cc:	230c      	movs	r3, #12
 80045ce:	5ee2      	ldrsh	r2, [r4, r3]
 80045d0:	b293      	uxth	r3, r2
 80045d2:	0711      	lsls	r1, r2, #28
 80045d4:	d423      	bmi.n	800461e <__swsetup_r+0x6a>
 80045d6:	06d9      	lsls	r1, r3, #27
 80045d8:	d407      	bmi.n	80045ea <__swsetup_r+0x36>
 80045da:	2309      	movs	r3, #9
 80045dc:	2001      	movs	r0, #1
 80045de:	602b      	str	r3, [r5, #0]
 80045e0:	3337      	adds	r3, #55	; 0x37
 80045e2:	4313      	orrs	r3, r2
 80045e4:	81a3      	strh	r3, [r4, #12]
 80045e6:	4240      	negs	r0, r0
 80045e8:	bd70      	pop	{r4, r5, r6, pc}
 80045ea:	075b      	lsls	r3, r3, #29
 80045ec:	d513      	bpl.n	8004616 <__swsetup_r+0x62>
 80045ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045f0:	2900      	cmp	r1, #0
 80045f2:	d008      	beq.n	8004606 <__swsetup_r+0x52>
 80045f4:	0023      	movs	r3, r4
 80045f6:	3344      	adds	r3, #68	; 0x44
 80045f8:	4299      	cmp	r1, r3
 80045fa:	d002      	beq.n	8004602 <__swsetup_r+0x4e>
 80045fc:	0028      	movs	r0, r5
 80045fe:	f7fe fe1d 	bl	800323c <_free_r>
 8004602:	2300      	movs	r3, #0
 8004604:	6363      	str	r3, [r4, #52]	; 0x34
 8004606:	2224      	movs	r2, #36	; 0x24
 8004608:	89a3      	ldrh	r3, [r4, #12]
 800460a:	4393      	bics	r3, r2
 800460c:	81a3      	strh	r3, [r4, #12]
 800460e:	2300      	movs	r3, #0
 8004610:	6063      	str	r3, [r4, #4]
 8004612:	6923      	ldr	r3, [r4, #16]
 8004614:	6023      	str	r3, [r4, #0]
 8004616:	2308      	movs	r3, #8
 8004618:	89a2      	ldrh	r2, [r4, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	81a3      	strh	r3, [r4, #12]
 800461e:	6923      	ldr	r3, [r4, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10b      	bne.n	800463c <__swsetup_r+0x88>
 8004624:	21a0      	movs	r1, #160	; 0xa0
 8004626:	2280      	movs	r2, #128	; 0x80
 8004628:	89a3      	ldrh	r3, [r4, #12]
 800462a:	0089      	lsls	r1, r1, #2
 800462c:	0092      	lsls	r2, r2, #2
 800462e:	400b      	ands	r3, r1
 8004630:	4293      	cmp	r3, r2
 8004632:	d003      	beq.n	800463c <__swsetup_r+0x88>
 8004634:	0021      	movs	r1, r4
 8004636:	0028      	movs	r0, r5
 8004638:	f7ff fdb0 	bl	800419c <__smakebuf_r>
 800463c:	220c      	movs	r2, #12
 800463e:	5ea3      	ldrsh	r3, [r4, r2]
 8004640:	2001      	movs	r0, #1
 8004642:	001a      	movs	r2, r3
 8004644:	b299      	uxth	r1, r3
 8004646:	4002      	ands	r2, r0
 8004648:	4203      	tst	r3, r0
 800464a:	d00f      	beq.n	800466c <__swsetup_r+0xb8>
 800464c:	2200      	movs	r2, #0
 800464e:	60a2      	str	r2, [r4, #8]
 8004650:	6962      	ldr	r2, [r4, #20]
 8004652:	4252      	negs	r2, r2
 8004654:	61a2      	str	r2, [r4, #24]
 8004656:	2000      	movs	r0, #0
 8004658:	6922      	ldr	r2, [r4, #16]
 800465a:	4282      	cmp	r2, r0
 800465c:	d1c4      	bne.n	80045e8 <__swsetup_r+0x34>
 800465e:	0609      	lsls	r1, r1, #24
 8004660:	d5c2      	bpl.n	80045e8 <__swsetup_r+0x34>
 8004662:	2240      	movs	r2, #64	; 0x40
 8004664:	4313      	orrs	r3, r2
 8004666:	81a3      	strh	r3, [r4, #12]
 8004668:	3801      	subs	r0, #1
 800466a:	e7bd      	b.n	80045e8 <__swsetup_r+0x34>
 800466c:	0788      	lsls	r0, r1, #30
 800466e:	d400      	bmi.n	8004672 <__swsetup_r+0xbe>
 8004670:	6962      	ldr	r2, [r4, #20]
 8004672:	60a2      	str	r2, [r4, #8]
 8004674:	e7ef      	b.n	8004656 <__swsetup_r+0xa2>
 8004676:	46c0      	nop			; (mov r8, r8)
 8004678:	20000064 	.word	0x20000064

0800467c <_fstat_r>:
 800467c:	2300      	movs	r3, #0
 800467e:	b570      	push	{r4, r5, r6, lr}
 8004680:	4d06      	ldr	r5, [pc, #24]	; (800469c <_fstat_r+0x20>)
 8004682:	0004      	movs	r4, r0
 8004684:	0008      	movs	r0, r1
 8004686:	0011      	movs	r1, r2
 8004688:	602b      	str	r3, [r5, #0]
 800468a:	f7fc f929 	bl	80008e0 <_fstat>
 800468e:	1c43      	adds	r3, r0, #1
 8004690:	d103      	bne.n	800469a <_fstat_r+0x1e>
 8004692:	682b      	ldr	r3, [r5, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d000      	beq.n	800469a <_fstat_r+0x1e>
 8004698:	6023      	str	r3, [r4, #0]
 800469a:	bd70      	pop	{r4, r5, r6, pc}
 800469c:	20000274 	.word	0x20000274

080046a0 <_isatty_r>:
 80046a0:	2300      	movs	r3, #0
 80046a2:	b570      	push	{r4, r5, r6, lr}
 80046a4:	4d06      	ldr	r5, [pc, #24]	; (80046c0 <_isatty_r+0x20>)
 80046a6:	0004      	movs	r4, r0
 80046a8:	0008      	movs	r0, r1
 80046aa:	602b      	str	r3, [r5, #0]
 80046ac:	f7fc f882 	bl	80007b4 <_isatty>
 80046b0:	1c43      	adds	r3, r0, #1
 80046b2:	d103      	bne.n	80046bc <_isatty_r+0x1c>
 80046b4:	682b      	ldr	r3, [r5, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d000      	beq.n	80046bc <_isatty_r+0x1c>
 80046ba:	6023      	str	r3, [r4, #0]
 80046bc:	bd70      	pop	{r4, r5, r6, pc}
 80046be:	46c0      	nop			; (mov r8, r8)
 80046c0:	20000274 	.word	0x20000274

080046c4 <_sbrk_r>:
 80046c4:	2300      	movs	r3, #0
 80046c6:	b570      	push	{r4, r5, r6, lr}
 80046c8:	4d06      	ldr	r5, [pc, #24]	; (80046e4 <_sbrk_r+0x20>)
 80046ca:	0004      	movs	r4, r0
 80046cc:	0008      	movs	r0, r1
 80046ce:	602b      	str	r3, [r5, #0]
 80046d0:	f7fc f9c4 	bl	8000a5c <_sbrk>
 80046d4:	1c43      	adds	r3, r0, #1
 80046d6:	d103      	bne.n	80046e0 <_sbrk_r+0x1c>
 80046d8:	682b      	ldr	r3, [r5, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d000      	beq.n	80046e0 <_sbrk_r+0x1c>
 80046de:	6023      	str	r3, [r4, #0]
 80046e0:	bd70      	pop	{r4, r5, r6, pc}
 80046e2:	46c0      	nop			; (mov r8, r8)
 80046e4:	20000274 	.word	0x20000274

080046e8 <memchr>:
 80046e8:	b2c9      	uxtb	r1, r1
 80046ea:	1882      	adds	r2, r0, r2
 80046ec:	4290      	cmp	r0, r2
 80046ee:	d101      	bne.n	80046f4 <memchr+0xc>
 80046f0:	2000      	movs	r0, #0
 80046f2:	4770      	bx	lr
 80046f4:	7803      	ldrb	r3, [r0, #0]
 80046f6:	428b      	cmp	r3, r1
 80046f8:	d0fb      	beq.n	80046f2 <memchr+0xa>
 80046fa:	3001      	adds	r0, #1
 80046fc:	e7f6      	b.n	80046ec <memchr+0x4>

080046fe <memcpy>:
 80046fe:	2300      	movs	r3, #0
 8004700:	b510      	push	{r4, lr}
 8004702:	429a      	cmp	r2, r3
 8004704:	d100      	bne.n	8004708 <memcpy+0xa>
 8004706:	bd10      	pop	{r4, pc}
 8004708:	5ccc      	ldrb	r4, [r1, r3]
 800470a:	54c4      	strb	r4, [r0, r3]
 800470c:	3301      	adds	r3, #1
 800470e:	e7f8      	b.n	8004702 <memcpy+0x4>

08004710 <_realloc_r>:
 8004710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004712:	0007      	movs	r7, r0
 8004714:	000e      	movs	r6, r1
 8004716:	0014      	movs	r4, r2
 8004718:	2900      	cmp	r1, #0
 800471a:	d105      	bne.n	8004728 <_realloc_r+0x18>
 800471c:	0011      	movs	r1, r2
 800471e:	f7fe fe03 	bl	8003328 <_malloc_r>
 8004722:	0005      	movs	r5, r0
 8004724:	0028      	movs	r0, r5
 8004726:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004728:	2a00      	cmp	r2, #0
 800472a:	d103      	bne.n	8004734 <_realloc_r+0x24>
 800472c:	f7fe fd86 	bl	800323c <_free_r>
 8004730:	0025      	movs	r5, r4
 8004732:	e7f7      	b.n	8004724 <_realloc_r+0x14>
 8004734:	f000 f8a2 	bl	800487c <_malloc_usable_size_r>
 8004738:	9001      	str	r0, [sp, #4]
 800473a:	4284      	cmp	r4, r0
 800473c:	d803      	bhi.n	8004746 <_realloc_r+0x36>
 800473e:	0035      	movs	r5, r6
 8004740:	0843      	lsrs	r3, r0, #1
 8004742:	42a3      	cmp	r3, r4
 8004744:	d3ee      	bcc.n	8004724 <_realloc_r+0x14>
 8004746:	0021      	movs	r1, r4
 8004748:	0038      	movs	r0, r7
 800474a:	f7fe fded 	bl	8003328 <_malloc_r>
 800474e:	1e05      	subs	r5, r0, #0
 8004750:	d0e8      	beq.n	8004724 <_realloc_r+0x14>
 8004752:	9b01      	ldr	r3, [sp, #4]
 8004754:	0022      	movs	r2, r4
 8004756:	429c      	cmp	r4, r3
 8004758:	d900      	bls.n	800475c <_realloc_r+0x4c>
 800475a:	001a      	movs	r2, r3
 800475c:	0031      	movs	r1, r6
 800475e:	0028      	movs	r0, r5
 8004760:	f7ff ffcd 	bl	80046fe <memcpy>
 8004764:	0031      	movs	r1, r6
 8004766:	0038      	movs	r0, r7
 8004768:	f7fe fd68 	bl	800323c <_free_r>
 800476c:	e7da      	b.n	8004724 <_realloc_r+0x14>
	...

08004770 <_strtoul_l.constprop.0>:
 8004770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004772:	b087      	sub	sp, #28
 8004774:	9202      	str	r2, [sp, #8]
 8004776:	4a3e      	ldr	r2, [pc, #248]	; (8004870 <_strtoul_l.constprop.0+0x100>)
 8004778:	001e      	movs	r6, r3
 800477a:	9101      	str	r1, [sp, #4]
 800477c:	000b      	movs	r3, r1
 800477e:	4694      	mov	ip, r2
 8004780:	2108      	movs	r1, #8
 8004782:	9005      	str	r0, [sp, #20]
 8004784:	001a      	movs	r2, r3
 8004786:	4660      	mov	r0, ip
 8004788:	7814      	ldrb	r4, [r2, #0]
 800478a:	3301      	adds	r3, #1
 800478c:	5d00      	ldrb	r0, [r0, r4]
 800478e:	001d      	movs	r5, r3
 8004790:	0007      	movs	r7, r0
 8004792:	400f      	ands	r7, r1
 8004794:	4208      	tst	r0, r1
 8004796:	d1f5      	bne.n	8004784 <_strtoul_l.constprop.0+0x14>
 8004798:	2c2d      	cmp	r4, #45	; 0x2d
 800479a:	d13d      	bne.n	8004818 <_strtoul_l.constprop.0+0xa8>
 800479c:	2701      	movs	r7, #1
 800479e:	781c      	ldrb	r4, [r3, #0]
 80047a0:	1c95      	adds	r5, r2, #2
 80047a2:	2e00      	cmp	r6, #0
 80047a4:	d05f      	beq.n	8004866 <_strtoul_l.constprop.0+0xf6>
 80047a6:	2e10      	cmp	r6, #16
 80047a8:	d109      	bne.n	80047be <_strtoul_l.constprop.0+0x4e>
 80047aa:	2c30      	cmp	r4, #48	; 0x30
 80047ac:	d107      	bne.n	80047be <_strtoul_l.constprop.0+0x4e>
 80047ae:	2220      	movs	r2, #32
 80047b0:	782b      	ldrb	r3, [r5, #0]
 80047b2:	4393      	bics	r3, r2
 80047b4:	2b58      	cmp	r3, #88	; 0x58
 80047b6:	d151      	bne.n	800485c <_strtoul_l.constprop.0+0xec>
 80047b8:	2610      	movs	r6, #16
 80047ba:	786c      	ldrb	r4, [r5, #1]
 80047bc:	3502      	adds	r5, #2
 80047be:	2001      	movs	r0, #1
 80047c0:	0031      	movs	r1, r6
 80047c2:	4240      	negs	r0, r0
 80047c4:	f7fb fcaa 	bl	800011c <__udivsi3>
 80047c8:	9003      	str	r0, [sp, #12]
 80047ca:	2001      	movs	r0, #1
 80047cc:	0031      	movs	r1, r6
 80047ce:	4240      	negs	r0, r0
 80047d0:	f7fb fd2a 	bl	8000228 <__aeabi_uidivmod>
 80047d4:	2300      	movs	r3, #0
 80047d6:	2201      	movs	r2, #1
 80047d8:	9104      	str	r1, [sp, #16]
 80047da:	2101      	movs	r1, #1
 80047dc:	0018      	movs	r0, r3
 80047de:	4694      	mov	ip, r2
 80047e0:	4249      	negs	r1, r1
 80047e2:	0022      	movs	r2, r4
 80047e4:	3a30      	subs	r2, #48	; 0x30
 80047e6:	2a09      	cmp	r2, #9
 80047e8:	d903      	bls.n	80047f2 <_strtoul_l.constprop.0+0x82>
 80047ea:	3a11      	subs	r2, #17
 80047ec:	2a19      	cmp	r2, #25
 80047ee:	d818      	bhi.n	8004822 <_strtoul_l.constprop.0+0xb2>
 80047f0:	320a      	adds	r2, #10
 80047f2:	4296      	cmp	r6, r2
 80047f4:	dd19      	ble.n	800482a <_strtoul_l.constprop.0+0xba>
 80047f6:	1c5c      	adds	r4, r3, #1
 80047f8:	d00b      	beq.n	8004812 <_strtoul_l.constprop.0+0xa2>
 80047fa:	9c03      	ldr	r4, [sp, #12]
 80047fc:	000b      	movs	r3, r1
 80047fe:	4284      	cmp	r4, r0
 8004800:	d307      	bcc.n	8004812 <_strtoul_l.constprop.0+0xa2>
 8004802:	d103      	bne.n	800480c <_strtoul_l.constprop.0+0x9c>
 8004804:	9c04      	ldr	r4, [sp, #16]
 8004806:	000b      	movs	r3, r1
 8004808:	4294      	cmp	r4, r2
 800480a:	db02      	blt.n	8004812 <_strtoul_l.constprop.0+0xa2>
 800480c:	4663      	mov	r3, ip
 800480e:	4370      	muls	r0, r6
 8004810:	1810      	adds	r0, r2, r0
 8004812:	782c      	ldrb	r4, [r5, #0]
 8004814:	3501      	adds	r5, #1
 8004816:	e7e4      	b.n	80047e2 <_strtoul_l.constprop.0+0x72>
 8004818:	2c2b      	cmp	r4, #43	; 0x2b
 800481a:	d1c2      	bne.n	80047a2 <_strtoul_l.constprop.0+0x32>
 800481c:	781c      	ldrb	r4, [r3, #0]
 800481e:	1c95      	adds	r5, r2, #2
 8004820:	e7bf      	b.n	80047a2 <_strtoul_l.constprop.0+0x32>
 8004822:	0022      	movs	r2, r4
 8004824:	3a61      	subs	r2, #97	; 0x61
 8004826:	2a19      	cmp	r2, #25
 8004828:	d9e2      	bls.n	80047f0 <_strtoul_l.constprop.0+0x80>
 800482a:	1c5a      	adds	r2, r3, #1
 800482c:	d108      	bne.n	8004840 <_strtoul_l.constprop.0+0xd0>
 800482e:	2222      	movs	r2, #34	; 0x22
 8004830:	9905      	ldr	r1, [sp, #20]
 8004832:	0018      	movs	r0, r3
 8004834:	600a      	str	r2, [r1, #0]
 8004836:	9a02      	ldr	r2, [sp, #8]
 8004838:	2a00      	cmp	r2, #0
 800483a:	d109      	bne.n	8004850 <_strtoul_l.constprop.0+0xe0>
 800483c:	b007      	add	sp, #28
 800483e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004840:	2f00      	cmp	r7, #0
 8004842:	d000      	beq.n	8004846 <_strtoul_l.constprop.0+0xd6>
 8004844:	4240      	negs	r0, r0
 8004846:	9a02      	ldr	r2, [sp, #8]
 8004848:	2a00      	cmp	r2, #0
 800484a:	d0f7      	beq.n	800483c <_strtoul_l.constprop.0+0xcc>
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <_strtoul_l.constprop.0+0xe4>
 8004850:	1e6b      	subs	r3, r5, #1
 8004852:	9301      	str	r3, [sp, #4]
 8004854:	9b02      	ldr	r3, [sp, #8]
 8004856:	9a01      	ldr	r2, [sp, #4]
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	e7ef      	b.n	800483c <_strtoul_l.constprop.0+0xcc>
 800485c:	2430      	movs	r4, #48	; 0x30
 800485e:	2e00      	cmp	r6, #0
 8004860:	d1ad      	bne.n	80047be <_strtoul_l.constprop.0+0x4e>
 8004862:	3608      	adds	r6, #8
 8004864:	e7ab      	b.n	80047be <_strtoul_l.constprop.0+0x4e>
 8004866:	2c30      	cmp	r4, #48	; 0x30
 8004868:	d0a1      	beq.n	80047ae <_strtoul_l.constprop.0+0x3e>
 800486a:	260a      	movs	r6, #10
 800486c:	e7a7      	b.n	80047be <_strtoul_l.constprop.0+0x4e>
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	080049f1 	.word	0x080049f1

08004874 <_strtoul_r>:
 8004874:	b510      	push	{r4, lr}
 8004876:	f7ff ff7b 	bl	8004770 <_strtoul_l.constprop.0>
 800487a:	bd10      	pop	{r4, pc}

0800487c <_malloc_usable_size_r>:
 800487c:	1f0b      	subs	r3, r1, #4
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	1f18      	subs	r0, r3, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	da01      	bge.n	800488a <_malloc_usable_size_r+0xe>
 8004886:	580b      	ldr	r3, [r1, r0]
 8004888:	18c0      	adds	r0, r0, r3
 800488a:	4770      	bx	lr

0800488c <_init>:
 800488c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800488e:	46c0      	nop			; (mov r8, r8)
 8004890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004892:	bc08      	pop	{r3}
 8004894:	469e      	mov	lr, r3
 8004896:	4770      	bx	lr

08004898 <_fini>:
 8004898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800489e:	bc08      	pop	{r3}
 80048a0:	469e      	mov	lr, r3
 80048a2:	4770      	bx	lr
