

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Mon Feb  9 22:45:13 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  1108|  1108|  1001|  1001| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        |  min |  max |  min |  max |   Type  |
        +-------------------------+----------------------+------+------+------+------+---------+
        |compute_class_U0         |compute_class         |  1000|  1000|  1000|  1000|   none  |
        |load_data51_U0           |load_data51           |   107|   107|   107|   107|   none  |
        |Block_proc_U0            |Block_proc            |     0|     0|     0|     0|   none  |
        |p_ADSD_Classifier_cp_U0  |p_ADSD_Classifier_cp  |     0|     0|     0|     0|   none  |
        +-------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     70|
|FIFO             |        0|      -|      15|    188|
|Instance         |      120|      1|   10066|  28000|
|Memory           |        0|      -|     256|    112|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|      16|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      120|      1|   10353|  28514|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       42|   ~0  |       9|     53|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+------+-------+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF  |  LUT  |
    +--------------------------+------------------------+---------+-------+------+-------+
    |Block_proc_U0             |Block_proc              |        0|      0|    66|     20|
    |classify_control_s_axi_U  |classify_control_s_axi  |        0|      0|   168|    280|
    |classify_gmem_m_axi_U     |classify_gmem_m_axi     |        4|      0|   566|    766|
    |compute_class_U0          |compute_class           |      116|      1|  9101|  26759|
    |load_data51_U0            |load_data51             |        0|      0|    99|    155|
    |p_ADSD_Classifier_cp_U0   |p_ADSD_Classifier_cp    |        0|      0|    66|     20|
    +--------------------------+------------------------+---------+-------+------+-------+
    |Total                     |                        |      120|      1| 10066|  28000|
    +--------------------------+------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |x_local_0_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_1_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_2_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_3_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_4_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_5_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_6_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_7_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_8_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_9_V_U   |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_10_V_U  |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_11_V_U  |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_12_V_U  |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_13_V_U  |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_14_V_U  |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    |x_local_15_V_U  |classify_x_local_1iI  |        0|  16|   7|    49|    8|     2|          784|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        0| 256| 112|   784|  128|    32|        12544|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |result_U                |        0|  5|  76|     2|   64|      128|
    |result_load_loc_chan_U  |        0|  5|  76|     2|   64|      128|
    |x_norm_in_V_c_U         |        0|  5|  36|     2|   24|       48|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 15| 188|     6|  152|      304|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_x_local_0_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_10_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_11_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_12_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_13_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_14_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_15_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_1_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_2_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_3_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_4_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_5_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_6_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_7_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_8_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_x_local_9_V         |    and   |      0|  0|   2|           1|           1|
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |compute_class_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |load_data51_U0_ap_continue          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_0_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_10_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_11_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_12_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_13_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_14_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_15_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_1_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_2_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_3_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_4_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_5_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_6_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_7_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_8_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_local_9_V   |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  70|          35|          35|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_x_local_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_10_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_11_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_12_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_13_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_14_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_15_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_1_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_2_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_3_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_4_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_5_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_6_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_7_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_8_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_local_9_V   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 144|         32|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_x_local_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_10_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_11_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_12_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_13_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_14_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_15_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_1_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_2_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_3_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_4_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_5_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_6_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_7_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_8_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_local_9_V   |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   | 16|   0|   16|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   classify   | return value |
|interrupt              | out |    1| ap_ctrl_hs |   classify   | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%x_norm_in_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %x_norm_in_V)"   --->   Operation 5 'read' 'x_norm_in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x_V)"   --->   Operation 6 'read' 'x_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_norm_in_V_c = alloca i24, align 4"   --->   Operation 7 'alloca' 'x_norm_in_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%x_local_0_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 8 'alloca' 'x_local_0_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%x_local_1_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 9 'alloca' 'x_local_1_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%x_local_2_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 10 'alloca' 'x_local_2_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%x_local_3_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 11 'alloca' 'x_local_3_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%x_local_4_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 12 'alloca' 'x_local_4_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%x_local_5_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 13 'alloca' 'x_local_5_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%x_local_6_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 14 'alloca' 'x_local_6_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%x_local_7_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 15 'alloca' 'x_local_7_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%x_local_8_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 16 'alloca' 'x_local_8_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%x_local_9_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 17 'alloca' 'x_local_9_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%x_local_10_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 18 'alloca' 'x_local_10_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%x_local_11_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 19 'alloca' 'x_local_11_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%x_local_12_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 20 'alloca' 'x_local_12_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%x_local_13_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 21 'alloca' 'x_local_13_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%x_local_14_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 22 'alloca' 'x_local_14_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%x_local_15_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:98]   --->   Operation 23 'alloca' 'x_local_15_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [2/2] (3.63ns)   --->   "call fastcc void @load_data51(i64* %gmem, i32 %x_V_read, [49 x i8]* nocapture %x_local_0_V, [49 x i8]* nocapture %x_local_1_V, [49 x i8]* nocapture %x_local_2_V, [49 x i8]* nocapture %x_local_3_V, [49 x i8]* nocapture %x_local_4_V, [49 x i8]* nocapture %x_local_5_V, [49 x i8]* nocapture %x_local_6_V, [49 x i8]* nocapture %x_local_7_V, [49 x i8]* nocapture %x_local_8_V, [49 x i8]* nocapture %x_local_9_V, [49 x i8]* nocapture %x_local_10_V, [49 x i8]* nocapture %x_local_11_V, [49 x i8]* nocapture %x_local_12_V, [49 x i8]* nocapture %x_local_13_V, [49 x i8]* nocapture %x_local_14_V, [49 x i8]* nocapture %x_local_15_V, i24 %x_norm_in_V_read, i24* %x_norm_in_V_c)"   --->   Operation 24 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @load_data51(i64* %gmem, i32 %x_V_read, [49 x i8]* nocapture %x_local_0_V, [49 x i8]* nocapture %x_local_1_V, [49 x i8]* nocapture %x_local_2_V, [49 x i8]* nocapture %x_local_3_V, [49 x i8]* nocapture %x_local_4_V, [49 x i8]* nocapture %x_local_5_V, [49 x i8]* nocapture %x_local_6_V, [49 x i8]* nocapture %x_local_7_V, [49 x i8]* nocapture %x_local_8_V, [49 x i8]* nocapture %x_local_9_V, [49 x i8]* nocapture %x_local_10_V, [49 x i8]* nocapture %x_local_11_V, [49 x i8]* nocapture %x_local_12_V, [49 x i8]* nocapture %x_local_13_V, [49 x i8]* nocapture %x_local_14_V, [49 x i8]* nocapture %x_local_15_V, i24 %x_norm_in_V_read, i24* %x_norm_in_V_c)"   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%result = call fastcc double @compute_class([49 x i8]* %x_local_0_V, [49 x i8]* %x_local_1_V, [49 x i8]* %x_local_2_V, [49 x i8]* %x_local_3_V, [49 x i8]* %x_local_4_V, [49 x i8]* %x_local_5_V, [49 x i8]* %x_local_6_V, [49 x i8]* %x_local_7_V, [49 x i8]* %x_local_8_V, [49 x i8]* %x_local_9_V, [49 x i8]* %x_local_10_V, [49 x i8]* %x_local_11_V, [49 x i8]* %x_local_12_V, [49 x i8]* %x_local_13_V, [49 x i8]* %x_local_14_V, [49 x i8]* %x_local_15_V, i24* %x_norm_in_V_c)" [ADSD/Classifier.cpp:107]   --->   Operation 26 'call' 'result' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 3.12>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !163"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [ADSD/Classifier.cpp:102]   --->   Operation 28 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 %x_norm_in_V), !map !169"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !175"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @classify_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 98, [5 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 98, [1 x i8]* @bundle, [6 x i8]* @p_str17, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24 %x_norm_in_V, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [8 x i8]* @p_str19, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [ADSD/Classifier.cpp:86]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [8 x i8]* @p_str19, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [ADSD/Classifier.cpp:87]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @x_norm_in_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i24* %x_norm_in_V_c, i24* %x_norm_in_V_c)"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %x_norm_in_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (3.12ns)   --->   "%result = call fastcc double @compute_class([49 x i8]* %x_local_0_V, [49 x i8]* %x_local_1_V, [49 x i8]* %x_local_2_V, [49 x i8]* %x_local_3_V, [49 x i8]* %x_local_4_V, [49 x i8]* %x_local_5_V, [49 x i8]* %x_local_6_V, [49 x i8]* %x_local_7_V, [49 x i8]* %x_local_8_V, [49 x i8]* %x_local_9_V, [49 x i8]* %x_local_10_V, [49 x i8]* %x_local_11_V, [49 x i8]* %x_local_12_V, [49 x i8]* %x_local_13_V, [49 x i8]* %x_local_14_V, [49 x i8]* %x_local_15_V, i24* %x_norm_in_V_c)" [ADSD/Classifier.cpp:107]   --->   Operation 38 'call' 'result' <Predicate = true> <Delay = 3.12> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%result_load_loc_chan = call fastcc double @Block__proc(double %result)" [ADSD/Classifier.cpp:107]   --->   Operation 39 'call' 'result_load_loc_chan' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call fastcc double @"__ADSD/Classifier.cp"(double %result_load_loc_chan)" [ADSD/Classifier.cpp:107]   --->   Operation 40 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "ret double %tmp" [ADSD/Classifier.cpp:109]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_norm_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ svs_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ svs_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_136]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_243]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_344]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_445]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_546]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_647]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_748]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_849]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_950]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1037]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1138]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1239]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1340]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1441]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V_1542]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sv_norms_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_norm_in_V_read     (read                ) [ 00100]
x_V_read             (read                ) [ 00100]
x_norm_in_V_c        (alloca              ) [ 01111]
x_local_0_V          (alloca              ) [ 00111]
x_local_1_V          (alloca              ) [ 00111]
x_local_2_V          (alloca              ) [ 00111]
x_local_3_V          (alloca              ) [ 00111]
x_local_4_V          (alloca              ) [ 00111]
x_local_5_V          (alloca              ) [ 00111]
x_local_6_V          (alloca              ) [ 00111]
x_local_7_V          (alloca              ) [ 00111]
x_local_8_V          (alloca              ) [ 00111]
x_local_9_V          (alloca              ) [ 00111]
x_local_10_V         (alloca              ) [ 00111]
x_local_11_V         (alloca              ) [ 00111]
x_local_12_V         (alloca              ) [ 00111]
x_local_13_V         (alloca              ) [ 00111]
x_local_14_V         (alloca              ) [ 00111]
x_local_15_V         (alloca              ) [ 00111]
StgValue_25          (call                ) [ 00000]
StgValue_27          (specbitsmap         ) [ 00000]
StgValue_28          (specdataflowpipeline) [ 00000]
StgValue_29          (specbitsmap         ) [ 00000]
StgValue_30          (specbitsmap         ) [ 00000]
StgValue_31          (spectopmodule       ) [ 00000]
StgValue_32          (specinterface       ) [ 00000]
StgValue_33          (specinterface       ) [ 00000]
StgValue_34          (specinterface       ) [ 00000]
StgValue_35          (specinterface       ) [ 00000]
empty                (specchannel         ) [ 00000]
StgValue_37          (specinterface       ) [ 00000]
result               (call                ) [ 00000]
result_load_loc_chan (call                ) [ 00000]
tmp                  (call                ) [ 00000]
StgValue_41          (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_norm_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_norm_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="svs_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="svs_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="svs_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="svs_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="svs_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="svs_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="svs_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="svs_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="svs_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="svs_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="svs_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="svs_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="svs_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="svs_V_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="svs_V_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="svs_V_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="alphas_V_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="alphas_V_136">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_136"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="alphas_V_243">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_243"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="alphas_V_344">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_344"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="alphas_V_445">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_445"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="alphas_V_546">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_546"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="alphas_V_647">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_647"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="alphas_V_748">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_748"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="alphas_V_849">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_849"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="alphas_V_950">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_950"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="alphas_V_1037">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1037"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="alphas_V_1138">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1138"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="alphas_V_1239">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1239"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="alphas_V_1340">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1340"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="alphas_V_1441">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1441"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="alphas_V_1542">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V_1542"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="sv_norms_V_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="sv_norms_V_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="sv_norms_V_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="sv_norms_V_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="sv_norms_V_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="sv_norms_V_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="sv_norms_V_6">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="sv_norms_V_7">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="sv_norms_V_8">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sv_norms_V_9">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sv_norms_V_10">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sv_norms_V_11">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="sv_norms_V_12">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="sv_norms_V_13">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="sv_norms_V_14">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="sv_norms_V_15">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sv_norms_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data51"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_class"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="classify_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_norm_in_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__ADSD/Classifier.cp"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="x_norm_in_V_c_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_norm_in_V_c/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_local_0_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_0_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_local_1_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_1_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_local_2_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_2_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_local_3_V_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_3_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_local_4_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_4_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_local_5_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_5_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_local_6_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_6_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_local_7_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_7_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_local_8_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_8_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="x_local_9_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_9_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="x_local_10_V_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_10_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="x_local_11_V_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_11_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="x_local_12_V_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_12_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_local_13_V_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_13_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_local_14_V_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_14_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_local_15_V_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_local_15_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="x_norm_in_V_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="0"/>
<pin id="235" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_norm_in_V_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="x_V_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_compute_class_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="17" bw="24" slack="2"/>
<pin id="263" dir="0" index="18" bw="125" slack="0"/>
<pin id="264" dir="0" index="19" bw="125" slack="0"/>
<pin id="265" dir="0" index="20" bw="125" slack="0"/>
<pin id="266" dir="0" index="21" bw="128" slack="0"/>
<pin id="267" dir="0" index="22" bw="125" slack="0"/>
<pin id="268" dir="0" index="23" bw="125" slack="0"/>
<pin id="269" dir="0" index="24" bw="126" slack="0"/>
<pin id="270" dir="0" index="25" bw="125" slack="0"/>
<pin id="271" dir="0" index="26" bw="128" slack="0"/>
<pin id="272" dir="0" index="27" bw="126" slack="0"/>
<pin id="273" dir="0" index="28" bw="125" slack="0"/>
<pin id="274" dir="0" index="29" bw="125" slack="0"/>
<pin id="275" dir="0" index="30" bw="126" slack="0"/>
<pin id="276" dir="0" index="31" bw="127" slack="0"/>
<pin id="277" dir="0" index="32" bw="126" slack="0"/>
<pin id="278" dir="0" index="33" bw="128" slack="0"/>
<pin id="279" dir="0" index="34" bw="7" slack="0"/>
<pin id="280" dir="0" index="35" bw="6" slack="0"/>
<pin id="281" dir="0" index="36" bw="6" slack="0"/>
<pin id="282" dir="0" index="37" bw="8" slack="0"/>
<pin id="283" dir="0" index="38" bw="6" slack="0"/>
<pin id="284" dir="0" index="39" bw="5" slack="0"/>
<pin id="285" dir="0" index="40" bw="5" slack="0"/>
<pin id="286" dir="0" index="41" bw="6" slack="0"/>
<pin id="287" dir="0" index="42" bw="5" slack="0"/>
<pin id="288" dir="0" index="43" bw="5" slack="0"/>
<pin id="289" dir="0" index="44" bw="6" slack="0"/>
<pin id="290" dir="0" index="45" bw="7" slack="0"/>
<pin id="291" dir="0" index="46" bw="5" slack="0"/>
<pin id="292" dir="0" index="47" bw="5" slack="0"/>
<pin id="293" dir="0" index="48" bw="6" slack="0"/>
<pin id="294" dir="0" index="49" bw="5" slack="0"/>
<pin id="295" dir="0" index="50" bw="30" slack="0"/>
<pin id="296" dir="0" index="51" bw="28" slack="0"/>
<pin id="297" dir="0" index="52" bw="30" slack="0"/>
<pin id="298" dir="0" index="53" bw="28" slack="0"/>
<pin id="299" dir="0" index="54" bw="28" slack="0"/>
<pin id="300" dir="0" index="55" bw="28" slack="0"/>
<pin id="301" dir="0" index="56" bw="29" slack="0"/>
<pin id="302" dir="0" index="57" bw="27" slack="0"/>
<pin id="303" dir="0" index="58" bw="29" slack="0"/>
<pin id="304" dir="0" index="59" bw="29" slack="0"/>
<pin id="305" dir="0" index="60" bw="28" slack="0"/>
<pin id="306" dir="0" index="61" bw="28" slack="0"/>
<pin id="307" dir="0" index="62" bw="29" slack="0"/>
<pin id="308" dir="0" index="63" bw="28" slack="0"/>
<pin id="309" dir="0" index="64" bw="27" slack="0"/>
<pin id="310" dir="0" index="65" bw="30" slack="0"/>
<pin id="311" dir="1" index="66" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_load_data51_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="0" index="3" bw="8" slack="0"/>
<pin id="366" dir="0" index="4" bw="8" slack="0"/>
<pin id="367" dir="0" index="5" bw="8" slack="0"/>
<pin id="368" dir="0" index="6" bw="8" slack="0"/>
<pin id="369" dir="0" index="7" bw="8" slack="0"/>
<pin id="370" dir="0" index="8" bw="8" slack="0"/>
<pin id="371" dir="0" index="9" bw="8" slack="0"/>
<pin id="372" dir="0" index="10" bw="8" slack="0"/>
<pin id="373" dir="0" index="11" bw="8" slack="0"/>
<pin id="374" dir="0" index="12" bw="8" slack="0"/>
<pin id="375" dir="0" index="13" bw="8" slack="0"/>
<pin id="376" dir="0" index="14" bw="8" slack="0"/>
<pin id="377" dir="0" index="15" bw="8" slack="0"/>
<pin id="378" dir="0" index="16" bw="8" slack="0"/>
<pin id="379" dir="0" index="17" bw="8" slack="0"/>
<pin id="380" dir="0" index="18" bw="8" slack="0"/>
<pin id="381" dir="0" index="19" bw="24" slack="0"/>
<pin id="382" dir="0" index="20" bw="24" slack="0"/>
<pin id="383" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="result_load_loc_chan_Block_proc_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result_load_loc_chan/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_p_ADSD_Classifier_cp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="416" class="1005" name="x_norm_in_V_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="24" slack="1"/>
<pin id="418" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="x_norm_in_V_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="x_V_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="x_norm_in_V_c_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="x_norm_in_V_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="106" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="106" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="106" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="106" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="106" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="106" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="106" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="106" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="106" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="106" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="106" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="106" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="102" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="104" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="312"><net_src comp="110" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="244" pin=18"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="244" pin=19"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="244" pin=20"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="244" pin=21"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="244" pin=22"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="244" pin=23"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="244" pin=24"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="244" pin=25"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="244" pin=26"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="244" pin=27"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="244" pin=28"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="244" pin=29"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="244" pin=30"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="244" pin=31"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="244" pin=32"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="244" pin=33"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="244" pin=34"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="244" pin=35"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="244" pin=36"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="244" pin=37"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="244" pin=38"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="244" pin=39"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="244" pin=40"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="244" pin=41"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="244" pin=42"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="244" pin=43"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="244" pin=44"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="244" pin=45"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="244" pin=46"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="244" pin=47"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="244" pin=48"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="244" pin=49"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="244" pin=50"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="244" pin=51"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="244" pin=52"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="244" pin=53"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="244" pin=54"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="244" pin=55"/></net>

<net id="351"><net_src comp="82" pin="0"/><net_sink comp="244" pin=56"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="244" pin=57"/></net>

<net id="353"><net_src comp="86" pin="0"/><net_sink comp="244" pin=58"/></net>

<net id="354"><net_src comp="88" pin="0"/><net_sink comp="244" pin=59"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="244" pin=60"/></net>

<net id="356"><net_src comp="92" pin="0"/><net_sink comp="244" pin=61"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="244" pin=62"/></net>

<net id="358"><net_src comp="96" pin="0"/><net_sink comp="244" pin=63"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="244" pin=64"/></net>

<net id="360"><net_src comp="100" pin="0"/><net_sink comp="244" pin=65"/></net>

<net id="384"><net_src comp="108" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="386"><net_src comp="238" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="387"><net_src comp="168" pin="1"/><net_sink comp="361" pin=3"/></net>

<net id="388"><net_src comp="172" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="389"><net_src comp="176" pin="1"/><net_sink comp="361" pin=5"/></net>

<net id="390"><net_src comp="180" pin="1"/><net_sink comp="361" pin=6"/></net>

<net id="391"><net_src comp="184" pin="1"/><net_sink comp="361" pin=7"/></net>

<net id="392"><net_src comp="188" pin="1"/><net_sink comp="361" pin=8"/></net>

<net id="393"><net_src comp="192" pin="1"/><net_sink comp="361" pin=9"/></net>

<net id="394"><net_src comp="196" pin="1"/><net_sink comp="361" pin=10"/></net>

<net id="395"><net_src comp="200" pin="1"/><net_sink comp="361" pin=11"/></net>

<net id="396"><net_src comp="204" pin="1"/><net_sink comp="361" pin=12"/></net>

<net id="397"><net_src comp="208" pin="1"/><net_sink comp="361" pin=13"/></net>

<net id="398"><net_src comp="212" pin="1"/><net_sink comp="361" pin=14"/></net>

<net id="399"><net_src comp="216" pin="1"/><net_sink comp="361" pin=15"/></net>

<net id="400"><net_src comp="220" pin="1"/><net_sink comp="361" pin=16"/></net>

<net id="401"><net_src comp="224" pin="1"/><net_sink comp="361" pin=17"/></net>

<net id="402"><net_src comp="228" pin="1"/><net_sink comp="361" pin=18"/></net>

<net id="403"><net_src comp="232" pin="2"/><net_sink comp="361" pin=19"/></net>

<net id="408"><net_src comp="160" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="244" pin="66"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="162" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="232" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="361" pin=19"/></net>

<net id="424"><net_src comp="238" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="429"><net_src comp="164" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="361" pin=20"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="244" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: classify : gmem | {1 2 }
	Port: classify : x_V | {1 }
	Port: classify : x_norm_in_V | {1 }
	Port: classify : svs_V_0 | {3 4 }
	Port: classify : svs_V_1 | {3 4 }
	Port: classify : svs_V_2 | {3 4 }
	Port: classify : svs_V_3 | {3 4 }
	Port: classify : svs_V_4 | {3 4 }
	Port: classify : svs_V_5 | {3 4 }
	Port: classify : svs_V_6 | {3 4 }
	Port: classify : svs_V_7 | {3 4 }
	Port: classify : svs_V_8 | {3 4 }
	Port: classify : svs_V_9 | {3 4 }
	Port: classify : svs_V_10 | {3 4 }
	Port: classify : svs_V_11 | {3 4 }
	Port: classify : svs_V_12 | {3 4 }
	Port: classify : svs_V_13 | {3 4 }
	Port: classify : svs_V_14 | {3 4 }
	Port: classify : svs_V_15 | {3 4 }
	Port: classify : alphas_V_0 | {3 4 }
	Port: classify : alphas_V_136 | {3 4 }
	Port: classify : alphas_V_243 | {3 4 }
	Port: classify : alphas_V_344 | {3 4 }
	Port: classify : alphas_V_445 | {3 4 }
	Port: classify : alphas_V_546 | {3 4 }
	Port: classify : alphas_V_647 | {3 4 }
	Port: classify : alphas_V_748 | {3 4 }
	Port: classify : alphas_V_849 | {3 4 }
	Port: classify : alphas_V_950 | {3 4 }
	Port: classify : alphas_V_1037 | {3 4 }
	Port: classify : alphas_V_1138 | {3 4 }
	Port: classify : alphas_V_1239 | {3 4 }
	Port: classify : alphas_V_1340 | {3 4 }
	Port: classify : alphas_V_1441 | {3 4 }
	Port: classify : alphas_V_1542 | {3 4 }
	Port: classify : sv_norms_V_0 | {3 4 }
	Port: classify : sv_norms_V_1 | {3 4 }
	Port: classify : sv_norms_V_2 | {3 4 }
	Port: classify : sv_norms_V_3 | {3 4 }
	Port: classify : sv_norms_V_4 | {3 4 }
	Port: classify : sv_norms_V_5 | {3 4 }
	Port: classify : sv_norms_V_6 | {3 4 }
	Port: classify : sv_norms_V_7 | {3 4 }
	Port: classify : sv_norms_V_8 | {3 4 }
	Port: classify : sv_norms_V_9 | {3 4 }
	Port: classify : sv_norms_V_10 | {3 4 }
	Port: classify : sv_norms_V_11 | {3 4 }
	Port: classify : sv_norms_V_12 | {3 4 }
	Port: classify : sv_norms_V_13 | {3 4 }
	Port: classify : sv_norms_V_14 | {3 4 }
	Port: classify : sv_norms_V_15 | {3 4 }
  - Chain level:
	State 1
		StgValue_24 : 1
	State 2
	State 3
	State 4
		result_load_loc_chan : 1
		tmp : 2
		StgValue_41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |        grp_compute_class_fu_244        |    1    | 147.158 |  10945  |  26438  |
|   call   |         grp_load_data51_fu_361         |    0    |  1.769  |   150   |    35   |
|          | result_load_loc_chan_Block_proc_fu_404 |    0    |    0    |    0    |    0    |
|          |     tmp_p_ADSD_Classifier_cp_fu_410    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |      x_norm_in_V_read_read_fu_232      |    0    |    0    |    0    |    0    |
|          |          x_V_read_read_fu_238          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    1    | 148.927 |  11095  |  26473  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|  alphas_V_0 |    0   |    7   |    2   |
|alphas_V_1037|    0   |    6   |    2   |
|alphas_V_1138|    0   |    7   |    2   |
|alphas_V_1239|    0   |    5   |    1   |
|alphas_V_1340|    0   |    5   |    1   |
| alphas_V_136|    0   |    6   |    2   |
|alphas_V_1441|    0   |    6   |    2   |
|alphas_V_1542|    0   |    5   |    1   |
| alphas_V_243|    0   |    6   |    2   |
| alphas_V_344|    0   |    8   |    2   |
| alphas_V_445|    0   |    6   |    2   |
| alphas_V_546|    0   |    5   |    1   |
| alphas_V_647|    0   |    5   |    1   |
| alphas_V_748|    0   |    6   |    2   |
| alphas_V_849|    0   |    5   |    1   |
| alphas_V_950|    0   |    5   |    1   |
| sv_norms_V_0|    0   |   30   |    6   |
| sv_norms_V_1|    0   |   28   |    5   |
|sv_norms_V_10|    0   |   28   |    5   |
|sv_norms_V_11|    0   |   28   |    5   |
|sv_norms_V_12|    0   |   29   |    5   |
|sv_norms_V_13|    0   |   28   |    5   |
|sv_norms_V_14|    0   |   27   |    5   |
|sv_norms_V_15|    0   |   30   |    5   |
| sv_norms_V_2|    0   |   30   |    6   |
| sv_norms_V_3|    0   |   28   |    5   |
| sv_norms_V_4|    0   |   28   |    5   |
| sv_norms_V_5|    0   |   28   |    5   |
| sv_norms_V_6|    0   |   29   |    5   |
| sv_norms_V_7|    0   |   27   |    5   |
| sv_norms_V_8|    0   |   29   |    5   |
| sv_norms_V_9|    0   |   29   |    5   |
|   svs_V_0   |    7   |    0   |    0   |
|   svs_V_1   |    7   |    0   |    0   |
|   svs_V_10  |    7   |    0   |    0   |
|   svs_V_11  |    7   |    0   |    0   |
|   svs_V_12  |    7   |    0   |    0   |
|   svs_V_13  |    8   |    0   |    0   |
|   svs_V_14  |    7   |    0   |    0   |
|   svs_V_15  |    8   |    0   |    0   |
|   svs_V_2   |    7   |    0   |    0   |
|   svs_V_3   |    8   |    0   |    0   |
|   svs_V_4   |    7   |    0   |    0   |
|   svs_V_5   |    7   |    0   |    0   |
|   svs_V_6   |    7   |    0   |    0   |
|   svs_V_7   |    7   |    0   |    0   |
|   svs_V_8   |    8   |    0   |    0   |
|   svs_V_9   |    7   |    0   |    0   |
| x_local_0_V |    0   |   16   |    7   |
| x_local_10_V|    0   |   16   |    7   |
| x_local_11_V|    0   |   16   |    7   |
| x_local_12_V|    0   |   16   |    7   |
| x_local_13_V|    0   |   16   |    7   |
| x_local_14_V|    0   |   16   |    7   |
| x_local_15_V|    0   |   16   |    7   |
| x_local_1_V |    0   |   16   |    7   |
| x_local_2_V |    0   |   16   |    7   |
| x_local_3_V |    0   |   16   |    7   |
| x_local_4_V |    0   |   16   |    7   |
| x_local_5_V |    0   |   16   |    7   |
| x_local_6_V |    0   |   16   |    7   |
| x_local_7_V |    0   |   16   |    7   |
| x_local_8_V |    0   |   16   |    7   |
| x_local_9_V |    0   |   16   |    7   |
+-------------+--------+--------+--------+
|    Total    |   116  |   805  |   219  |
+-------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    x_V_read_reg_421    |   32   |
|  x_norm_in_V_c_reg_426 |   24   |
|x_norm_in_V_read_reg_416|   24   |
+------------------------+--------+
|          Total         |   80   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_load_data51_fu_361 |  p2  |   2  |  32  |   64   ||    9    |
| grp_load_data51_fu_361 |  p19 |   2  |  24  |   48   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   112  ||  3.538  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   148  |  11095 |  26473 |
|   Memory  |   116  |    -   |    -   |   805  |   219  |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   116  |    1   |   152  |  11980 |  26710 |
+-----------+--------+--------+--------+--------+--------+
