library ieee;
use ieee.std_logic_1164.all;

entity pakote is

component doispraum is
port ( a,b,s: in std_logic;
         f: out std_logic
			);
end component;

end pakote;