5 18 101 22 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (case4.vcd) 2 -o (case4.cdd) 2 -v (case4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 case4.v 1 67 1
2 1 1 17 230023 1 1004 0 0 1 1 f
2 2 29 17 230023 1 1008 1 0 1 18 0 1 0 0 0 0
2 3 1 17 1e001e 1 1004 0 0 1 1 e
2 4 29 17 1e001e 1 1008 3 0 1 18 0 1 0 0 0 0
2 5 1 17 190019 2 100c 0 0 1 1 d
2 6 29 17 190019 2 1008 5 0 1 18 0 1 0 0 0 0
2 7 1 17 140014 1 1004 0 0 1 1 c
2 8 29 17 140014 1 1008 7 0 1 18 0 1 0 0 0 0
2 9 1 17 f000f 2 100c 0 0 1 1 b
2 10 29 17 f000f 2 1008 9 0 1 18 0 1 0 0 0 0
2 11 1 17 9000a 6 1008 0 0 3 1 st
2 12 29 17 9000a 6 1008 11 0 1 18 0 1 0 0 0 0
2 13 2b 17 9000f 7 1008 10 12 1 18 0 1 0 0 0 0
2 14 2b 17 90014 7 1008 8 13 1 18 0 1 0 0 0 0
2 15 2b 17 90019 8 1008 6 14 1 18 0 1 0 0 0 0
2 16 2b 17 9001e 8 1008 4 15 1 18 0 1 0 0 0 0
2 17 2b 17 90023 11 100a 2 16 1 18 0 1 0 0 0 0
2 18 3d 18 20006 8 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 19 1 41 110015 13 100c 0 0 1 1 clock
2 20 27 41 90015 1d 100a 19 0 1 18 0 1 0 0 0 0
2 21 1 41 1e0024 6 1018 0 0 3 1 next_st
2 22 1 41 180019 0 1410 0 0 3 1 st
2 23 38 41 180024 9 3a 21 22
2 24 3d 62 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u5
1 clock 1 10 1070012 1 0 0 0 1 17 0 1 0 1 1 0
1 st 2 11 70012 1 0 2 0 3 17 0 7 0 7 7 0
1 next_st 3 12 1070012 1 0 2 0 3 17 0 7 0 7 7 0
1 str 4 13 1070012 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 30000 30000 0
1 b 5 15 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 6 15 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 d 7 15 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 e 8 15 7000e 1 0 0 0 1 17 0 1 0 0 0 0
1 f 9 15 70011 1 0 0 0 1 17 0 1 0 0 0 0
1 A 10 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 B 11 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 C 12 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 STATE_A 13 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 STATE_B 14 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 STATE_C 15 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 17 17 9 1 18 0 17
4 18 18 2 6 17 0 17
4 20 41 9 1 23 0 20
4 23 41 24 6 20 20 20
4 24 62 8 1 0 0 24
3 1 main.$u0 "main.$u0" 0 case4.v 0 39 1
2 25 1 19 d000e 6 1008 0 0 3 1 st
2 26 1 19 30009 0 1410 0 0 3 1 next_st
2 27 37 19 3000e 8 1a 25 26
2 28 32 21 80008 6 1004 0 0 32 1 A
2 29 23 21 50009 6 100c 0 28 1 18 0 1 0 0 0 0 st
2 30 0 20 9000c 10 2100a 0 0 1 16 1 0
2 31 2d 21 0 8 130e 29 30 1 18 0 1 1 1 0 0
2 32 32 27 80008 4 1008 0 0 32 1 B
2 33 23 27 50009 4 100c 0 32 1 18 0 1 0 0 0 0 st
2 34 2d 27 0 5 130e 33 30 1 18 0 1 1 1 0 0
2 35 32 32 80008 2 1008 0 0 32 1 C
2 36 23 32 50009 2 1008 0 35 1 18 0 1 0 0 0 0 st
2 37 2d 32 0 3 120a 36 30 1 18 0 1 0 1 0 0
2 38 3d 33 7000b 3 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 39 3d 28 7000b 2 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 40 3d 22 7000b 3 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 27 19 3 11 31 31 27
4 31 21 0 0 40 34 27
4 40 22 7 0 0 0 27
4 34 27 0 0 39 37 27
4 39 28 7 0 0 0 27
4 37 32 0 0 38 0 27
4 38 33 7 0 0 0 27
3 1 main.$u0.$u1 "main.$u0.$u1" 0 case4.v 0 26 1
2 41 0 23 e0016 1 81008 0 0 56 16 54415445 0 415f53 0
2 42 1 23 8000a 0 1410 0 0 64 1 str
2 43 37 23 80016 3 1a 41 42
2 44 1 24 c000c 2 100c 0 0 1 1 b
2 45 39 24 8000e 3 e 44 0
2 46 32 25 14001a 1 1008 0 0 32 1 STATE_B
2 47 1 25 a0010 0 1410 0 0 3 1 next_st
2 48 37 25 a001a 2 1a 46 47
4 43 23 8 11 45 45 43
4 45 24 8 0 48 0 43
4 48 25 10 0 0 0 43
3 1 main.$u0.$u2 "main.$u0.$u2" 0 case4.v 0 31 1
2 49 0 29 e0016 1 81008 0 0 56 16 54415445 0 425f53 0
2 50 1 29 8000a 0 1410 0 0 64 1 str
2 51 37 29 80016 2 1a 49 50
2 52 32 30 120018 1 1008 0 0 32 1 STATE_C
2 53 1 30 8000e 0 1410 0 0 3 1 next_st
2 54 37 30 80018 2 1a 52 53
4 51 29 8 11 54 54 51
4 54 30 8 0 0 0 51
3 1 main.$u0.$u3 "main.$u0.$u3" 0 case4.v 0 37 1
2 55 0 34 e0016 1 81008 0 0 56 16 54415445 0 435f53 0
2 56 1 34 8000a 0 1410 0 0 64 1 str
2 57 37 34 80016 3 1a 55 56
2 58 1 35 1d001d 1 1004 0 0 1 1 f
2 59 1 35 180018 1 1004 0 0 1 1 e
2 60 11 35 18001d 1 201048 58 59 1 18 0 1 0 1 0 0
2 61 1 35 120012 2 100c 0 0 1 1 d
2 62 18 35 12001e 2 20128c 60 61 1 18 0 1 1 0 1 0
2 63 1 35 c000c 1 1004 0 0 1 1 c
2 64 17 35 c001f 2 10cc 62 63 1 18 0 1 0 1 1 0
2 65 39 35 80021 3 e 64 0
2 66 32 36 14001a 1 1008 0 0 32 1 STATE_A
2 67 1 36 a0010 0 1410 0 0 3 1 next_st
2 68 37 36 a001a 2 1a 66 67
4 57 34 8 11 65 65 57
4 65 35 8 0 68 0 57
4 68 36 10 0 0 0 57
3 1 main.$u4 "main.$u4" 0 case4.v 0 60 1
3 1 main.$u5 "main.$u5" 0 case4.v 0 65 1
2 69 0 63 9000c 1 21004 0 0 1 16 0 0
2 70 1 63 10005 0 1410 0 0 1 1 clock
2 71 37 63 1000c 1 16 69 70
2 72 68 64 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 73 0 64 b000b 1 1008 0 0 32 48 2 0
2 74 2c 64 9000c 25 900a 73 0 32 18 0 ffffffff 0 0 0 0
2 75 1 64 17001b 12 101c 0 0 1 1 clock
2 76 1b 64 160016 12 102c 75 0 1 18 0 1 1 1 0 0
2 77 1 64 e0012 0 1410 0 0 1 1 clock
2 78 37 64 e001b 12 3e 76 77
4 71 63 1 11 72 72 71
4 72 64 1 0 0 74 71
4 74 64 9 0 78 0 71
4 78 64 14 6 74 74 71
