{"Source Block": ["oh/elink/hdl/ecfg_if.v@114:126@HdlStmAssign", "   assign mi_en = (mi_mmu_en | mi_cfg_en | mi_dma_en);   \n   assign mi_rd = ~write & mi_en;   \n   assign mi_we = write  & mi_en;\n   \n   //signal to carry transaction from ETX to ERX block through fifo_cdc\n   assign mi_rx_en = mi_match & \n\t\t     ((dstaddr[19:16]==4'hE) | (dstaddr[19:16]==4'hF)) &  \n\t\t     ~mi_en;\n      \n   //ADDR\n   assign mi_addr[14:0] = dstaddr[14:0];\n   \n   //DIN\n"], "Clone Blocks": [["oh/elink/hdl/ecfg_if.v@109:119", "\t\t      (dstaddr[19:16]==4'hE) &\n\t\t      (dstaddr[15]==rxsel);\n\n\n   //read/write indicator\n   assign mi_en = (mi_mmu_en | mi_cfg_en | mi_dma_en);   \n   assign mi_rd = ~write & mi_en;   \n   assign mi_we = write  & mi_en;\n   \n   //signal to carry transaction from ETX to ERX block through fifo_cdc\n   assign mi_rx_en = mi_match & \n"], ["oh/elink/hdl/ecfg_if.v@110:120", "\t\t      (dstaddr[15]==rxsel);\n\n\n   //read/write indicator\n   assign mi_en = (mi_mmu_en | mi_cfg_en | mi_dma_en);   \n   assign mi_rd = ~write & mi_en;   \n   assign mi_we = write  & mi_en;\n   \n   //signal to carry transaction from ETX to ERX block through fifo_cdc\n   assign mi_rx_en = mi_match & \n\t\t     ((dstaddr[19:16]==4'hE) | (dstaddr[19:16]==4'hF)) &  \n"], ["oh/elink/hdl/ecfg_if.v@111:121", "\n\n   //read/write indicator\n   assign mi_en = (mi_mmu_en | mi_cfg_en | mi_dma_en);   \n   assign mi_rd = ~write & mi_en;   \n   assign mi_we = write  & mi_en;\n   \n   //signal to carry transaction from ETX to ERX block through fifo_cdc\n   assign mi_rx_en = mi_match & \n\t\t     ((dstaddr[19:16]==4'hE) | (dstaddr[19:16]==4'hF)) &  \n\t\t     ~mi_en;\n"]], "Diff Content": {"Delete": [[120, "\t\t     ((dstaddr[19:16]==4'hE) | (dstaddr[19:16]==4'hF)) &  \n"], [121, "\t\t     ~mi_en;\n"]], "Add": [[121, "\t\t     ~mi_en & \n"], [121, "\t\t     ((dstaddr[19:16]==`EGROUP_RR)  | \n"], [121, "\t\t      (dstaddr[19:16]==`EGROUP_MMR) |\n"], [121, "\t\t      (dstaddr[19:16]==`EGROUP_MMU)\n"], [121, "\t\t      );\n"]]}}