INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_apply_watermark.cpp
   Compiling krnl_apply_watermark_test.cpp_pre.cpp.tb.cpp
   Compiling bitmap.cpp_pre.cpp.tb.cpp
   Compiling apply_watermark.cpp_pre.cpp.tb.cpp
   Compiling apatb_apply_watermark_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
TEST PASSED
Vivado Simulator v2022.1.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_apply_watermark_top glbl -Oenable_linking_all_libraries -prj apply_watermark.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s apply_watermark 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_apply_watermark_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_load_input_Pipeline_image_traverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_load_input_Pipeline_image_traverse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_load_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_load_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_saturatedAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_saturatedAdd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_compute_watermark.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_compute_watermark
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_store_result_Pipeline_mem_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_store_result_Pipeline_mem_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_store_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_store_result
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module apply_watermark_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_compute_watermark_watermark_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_compute_watermark_watermark_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_fifo_w64_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module apply_watermark_fifo_w64_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module apply_watermark_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_fifo_w512_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_fifo_w512_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module apply_watermark_fifo_w512_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_start_for_store_result_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_start_for_store_result_U0_shiftReg
INFO: [VRFC 10-311] analyzing module apply_watermark_start_for_store_result_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_start_for_compute_watermark_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_start_for_compute_watermark_U0_shiftReg
INFO: [VRFC 10-311] analyzing module apply_watermark_start_for_compute_watermark_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_watermark_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.apply_watermark_control_s_axi
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_mem(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_stor...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_mem(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_load...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_thro...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_writ...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi_read...
Compiling module xil_defaultlib.apply_watermark_gmem0_m_axi(CONS...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_mem(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_stor...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_mem(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_load...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_srl(...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_fifo...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_thro...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_writ...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_reg_...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi_read...
Compiling module xil_defaultlib.apply_watermark_gmem1_m_axi(CONS...
Compiling module xil_defaultlib.apply_watermark_entry_proc
Compiling module xil_defaultlib.apply_watermark_flow_control_loo...
Compiling module xil_defaultlib.apply_watermark_load_input_Pipel...
Compiling module xil_defaultlib.apply_watermark_load_input
Compiling module xil_defaultlib.apply_watermark_compute_watermar...
Compiling module xil_defaultlib.apply_watermark_saturatedAdd
Compiling module xil_defaultlib.apply_watermark_flow_control_loo...
Compiling module xil_defaultlib.apply_watermark_compute_watermar...
Compiling module xil_defaultlib.apply_watermark_store_result_Pip...
Compiling module xil_defaultlib.apply_watermark_store_result
Compiling module xil_defaultlib.apply_watermark_fifo_w64_d4_S_sh...
Compiling module xil_defaultlib.apply_watermark_fifo_w64_d4_S
Compiling module xil_defaultlib.apply_watermark_fifo_w512_d2_S_s...
Compiling module xil_defaultlib.apply_watermark_fifo_w512_d2_S
Compiling module xil_defaultlib.apply_watermark_fifo_w32_d2_S_sh...
Compiling module xil_defaultlib.apply_watermark_fifo_w32_d2_S
Compiling module xil_defaultlib.apply_watermark_start_for_store_...
Compiling module xil_defaultlib.apply_watermark_start_for_store_...
Compiling module xil_defaultlib.apply_watermark_start_for_comput...
Compiling module xil_defaultlib.apply_watermark_start_for_comput...
Compiling module xil_defaultlib.apply_watermark
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_apply_watermark_top
Compiling module work.glbl
Built simulation snapshot apply_watermark

****** xsim v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/apply_watermark/xsim_script.tcl
# xsim {apply_watermark} -autoloadwcfg -tclbatch {apply_watermark.tcl}
Time resolution is 1 ps
source apply_watermark.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "155000"
// RTL Simulation : 1 / 1 [100.00%] @ "357575000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 357635 ns : File "/export/hdd/scratch/ygoyal8/special_problems/HLS_project_apply_watermark/solution1/sim/verilog/apply_watermark.autotb.v" Line 576
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2840.938 ; gain = 0.000 ; free physical = 165604 ; free virtual = 337939
## quit
INFO: [Common 17-206] Exiting xsim at Wed May  3 22:21:02 2023...
TEST PASSED
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
