==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 2.71ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@I [SIM-302] Starting C TB testing ... 
@E [SIM-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
@E [SIM-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
@E [SIM-4] *** C/RTL co-simulation finished: FAIL ***
command 'ap_source' returned error code
    while executing
"source D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/cosim.tcl"
    invoked from within
"hls::main D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab1/duc_prj/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
@I [LIC-101] Checked in feature [HLS]
