name: rtl

outputs:
  - design.v

postconditions:
  - assert File("outputs/design.v")
