<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › kernel › perf_event_v6.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>perf_event_v6.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ARMv6 Performance counter handling code.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 picoChip Designs, Ltd., Jamie Iles</span>
<span class="cm"> *</span>
<span class="cm"> * ARMv6 has 2 configurable performance counters and a single cycle counter.</span>
<span class="cm"> * They all share a single reset bit but can be written to zero so we can use</span>
<span class="cm"> * that for a reset.</span>
<span class="cm"> *</span>
<span class="cm"> * The counters can&#39;t be individually enabled or disabled so when we remove</span>
<span class="cm"> * one event and replace it with another we could get spurious counts from the</span>
<span class="cm"> * wrong event. However, we can take advantage of the fact that the</span>
<span class="cm"> * performance counters can export events to the event bus, and the event bus</span>
<span class="cm"> * itself can be monitored. This requires that we *don&#39;t* export the events to</span>
<span class="cm"> * the event bus. The procedure for disabling a configurable counter is:</span>
<span class="cm"> *	- change the counter to count the ETMEXTOUT[0] signal (0x20). This</span>
<span class="cm"> *	  effectively stops the counter from counting.</span>
<span class="cm"> *	- disable the counter&#39;s interrupt generation (each counter has it&#39;s</span>
<span class="cm"> *	  own interrupt enable bit).</span>
<span class="cm"> * Once stopped, the counter value can be written as 0 to reset.</span>
<span class="cm"> *</span>
<span class="cm"> * To enable a counter:</span>
<span class="cm"> *	- enable the counter&#39;s interrupt generation.</span>
<span class="cm"> *	- set the new event type.</span>
<span class="cm"> *</span>
<span class="cm"> * Note: the dedicated cycle counter only counts cycles and can&#39;t be</span>
<span class="cm"> * enabled/disabled independently of the others. When we want to disable the</span>
<span class="cm"> * cycle counter, we have to just disable the interrupt reporting and start</span>
<span class="cm"> * ignoring that counter. When re-enabling, we have to reset the value and</span>
<span class="cm"> * enable the interrupt.</span>
<span class="cm"> */</span>

<span class="cp">#if defined(CONFIG_CPU_V6) || defined(CONFIG_CPU_V6K)</span>
<span class="k">enum</span> <span class="n">armv6_perf_types</span> <span class="p">{</span>
	<span class="n">ARMV6_PERFCTR_ICACHE_MISS</span>	    <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_IBUF_STALL</span>	    <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_DDEP_STALL</span>	    <span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_ITLB_MISS</span>		    <span class="o">=</span> <span class="mh">0x3</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_DTLB_MISS</span>		    <span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_BR_EXEC</span>		    <span class="o">=</span> <span class="mh">0x5</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_BR_MISPREDICT</span>	    <span class="o">=</span> <span class="mh">0x6</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_INSTR_EXEC</span>	    <span class="o">=</span> <span class="mh">0x7</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_DCACHE_HIT</span>	    <span class="o">=</span> <span class="mh">0x9</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_DCACHE_ACCESS</span>	    <span class="o">=</span> <span class="mh">0xA</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_DCACHE_MISS</span>	    <span class="o">=</span> <span class="mh">0xB</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_DCACHE_WBACK</span>	    <span class="o">=</span> <span class="mh">0xC</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_SW_PC_CHANGE</span>	    <span class="o">=</span> <span class="mh">0xD</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_MAIN_TLB_MISS</span>	    <span class="o">=</span> <span class="mh">0xF</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_EXPL_D_ACCESS</span>	    <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_LSU_FULL_STALL</span>	    <span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_WBUF_DRAINED</span>	    <span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_CPU_CYCLES</span>	    <span class="o">=</span> <span class="mh">0xFF</span><span class="p">,</span>
	<span class="n">ARMV6_PERFCTR_NOP</span>		    <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">armv6_counters</span> <span class="p">{</span>
	<span class="n">ARMV6_CYCLE_COUNTER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ARMV6_COUNTER0</span><span class="p">,</span>
	<span class="n">ARMV6_COUNTER1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The hardware events that we support. We do support cache operations but</span>
<span class="cm"> * we have harvard caches and no way to combine instruction and data</span>
<span class="cm"> * accesses/misses in hardware.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">armv6_perf_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">ARMV6_PERFCTR_CPU_CYCLES</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">ARMV6_PERFCTR_INSTR_EXEC</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span>	<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_BR_EXEC</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">ARMV6_PERFCTR_BR_MISPREDICT</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BUS_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</span><span class="p">]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_IBUF_STALL</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_BACKEND</span><span class="p">]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_LSU_FULL_STALL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">armv6_perf_cache_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
					  <span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
					  <span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The performance counters don&#39;t differentiate between read</span>
<span class="cm">		 * and write accesses/misses so this isn&#39;t strictly correct,</span>
<span class="cm">		 * but it&#39;s the best we can do. Writes and reads get</span>
<span class="cm">		 * combined.</span>
<span class="cm">		 */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_DCACHE_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_DCACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_DCACHE_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_DCACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_ICACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_ICACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The ARM performance counters can count micro DTLB misses,</span>
<span class="cm">		 * micro ITLB misses and main TLB misses. There isn&#39;t an event</span>
<span class="cm">		 * for TLB misses, so use the micro misses here and if users</span>
<span class="cm">		 * want the main TLB misses they can use a raw counter.</span>
<span class="cm">		 */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_DTLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_DTLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_ITLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_ITLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">armv6mpcore_perf_types</span> <span class="p">{</span>
	<span class="n">ARMV6MPCORE_PERFCTR_ICACHE_MISS</span>	    <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_IBUF_STALL</span>	    <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_DDEP_STALL</span>	    <span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_ITLB_MISS</span>	    <span class="o">=</span> <span class="mh">0x3</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_DTLB_MISS</span>	    <span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_BR_EXEC</span>	    <span class="o">=</span> <span class="mh">0x5</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_BR_NOTPREDICT</span>   <span class="o">=</span> <span class="mh">0x6</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_BR_MISPREDICT</span>   <span class="o">=</span> <span class="mh">0x7</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_INSTR_EXEC</span>	    <span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_RDACCESS</span> <span class="o">=</span> <span class="mh">0xA</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_RDMISS</span>   <span class="o">=</span> <span class="mh">0xB</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_WRACCESS</span> <span class="o">=</span> <span class="mh">0xC</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_WRMISS</span>   <span class="o">=</span> <span class="mh">0xD</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_EVICTION</span> <span class="o">=</span> <span class="mh">0xE</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_SW_PC_CHANGE</span>    <span class="o">=</span> <span class="mh">0xF</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_MAIN_TLB_MISS</span>   <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_EXPL_MEM_ACCESS</span> <span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_LSU_FULL_STALL</span>  <span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_WBUF_DRAINED</span>    <span class="o">=</span> <span class="mh">0x13</span><span class="p">,</span>
	<span class="n">ARMV6MPCORE_PERFCTR_CPU_CYCLES</span>	    <span class="o">=</span> <span class="mh">0xFF</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The hardware events that we support. We do support cache operations but</span>
<span class="cm"> * we have harvard caches and no way to combine instruction and data</span>
<span class="cm"> * accesses/misses in hardware.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">armv6mpcore_perf_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_CPU_CYCLES</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_INSTR_EXEC</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span>	<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">]</span>	<span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_BR_EXEC</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_BR_MISPREDICT</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BUS_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</span><span class="p">]</span>	<span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_IBUF_STALL</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_BACKEND</span><span class="p">]</span>	<span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_LSU_FULL_STALL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">armv6mpcore_perf_cache_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
					<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
					<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span>
				<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_RDACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span>
				<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_RDMISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span>
				<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_WRACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span>
				<span class="n">ARMV6MPCORE_PERFCTR_DCACHE_WRMISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_ICACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_ICACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The ARM performance counters can count micro DTLB misses,</span>
<span class="cm">		 * micro ITLB misses and main TLB misses. There isn&#39;t an event</span>
<span class="cm">		 * for TLB misses, so use the micro misses here and if users</span>
<span class="cm">		 * want the main TLB misses they can use a raw counter.</span>
<span class="cm">		 */</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_DTLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_DTLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_ITLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">ARMV6MPCORE_PERFCTR_ITLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>  <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>    <span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span>
<span class="nf">armv6_pmcr_read</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc   p15, 0, %0, c15, c12, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span><span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">armv6_pmcr_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr   p15, 0, %0, c15, c12, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#define ARMV6_PMCR_ENABLE		(1 &lt;&lt; 0)</span>
<span class="cp">#define ARMV6_PMCR_CTR01_RESET		(1 &lt;&lt; 1)</span>
<span class="cp">#define ARMV6_PMCR_CCOUNT_RESET		(1 &lt;&lt; 2)</span>
<span class="cp">#define ARMV6_PMCR_CCOUNT_DIV		(1 &lt;&lt; 3)</span>
<span class="cp">#define ARMV6_PMCR_COUNT0_IEN		(1 &lt;&lt; 4)</span>
<span class="cp">#define ARMV6_PMCR_COUNT1_IEN		(1 &lt;&lt; 5)</span>
<span class="cp">#define ARMV6_PMCR_CCOUNT_IEN		(1 &lt;&lt; 6)</span>
<span class="cp">#define ARMV6_PMCR_COUNT0_OVERFLOW	(1 &lt;&lt; 8)</span>
<span class="cp">#define ARMV6_PMCR_COUNT1_OVERFLOW	(1 &lt;&lt; 9)</span>
<span class="cp">#define ARMV6_PMCR_CCOUNT_OVERFLOW	(1 &lt;&lt; 10)</span>
<span class="cp">#define ARMV6_PMCR_EVT_COUNT0_SHIFT	20</span>
<span class="cp">#define ARMV6_PMCR_EVT_COUNT0_MASK	(0xFF &lt;&lt; ARMV6_PMCR_EVT_COUNT0_SHIFT)</span>
<span class="cp">#define ARMV6_PMCR_EVT_COUNT1_SHIFT	12</span>
<span class="cp">#define ARMV6_PMCR_EVT_COUNT1_MASK	(0xFF &lt;&lt; ARMV6_PMCR_EVT_COUNT1_SHIFT)</span>

<span class="cp">#define ARMV6_PMCR_OVERFLOWED_MASK \</span>
<span class="cp">	(ARMV6_PMCR_COUNT0_OVERFLOW | ARMV6_PMCR_COUNT1_OVERFLOW | \</span>
<span class="cp">	 ARMV6_PMCR_CCOUNT_OVERFLOW)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">armv6_pmcr_has_overflowed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmcr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pmcr</span> <span class="o">&amp;</span> <span class="n">ARMV6_PMCR_OVERFLOWED_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">armv6_pmcr_counter_has_overflowed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmcr</span><span class="p">,</span>
				  <span class="k">enum</span> <span class="n">armv6_counters</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_CYCLE_COUNTER</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pmcr</span> <span class="o">&amp;</span> <span class="n">ARMV6_PMCR_CCOUNT_OVERFLOW</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER0</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pmcr</span> <span class="o">&amp;</span> <span class="n">ARMV6_PMCR_COUNT0_OVERFLOW</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER1</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pmcr</span> <span class="o">&amp;</span> <span class="n">ARMV6_PMCR_COUNT1_OVERFLOW</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">counter</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">armv6pmu_read_counter</span><span class="p">(</span><span class="kt">int</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_CYCLE_COUNTER</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc   p15, 0, %0, c15, c12, 1&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER0</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc   p15, 0, %0, c15, c12, 2&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER1</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc   p15, 0, %0, c15, c12, 3&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">counter</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">armv6pmu_write_counter</span><span class="p">(</span><span class="kt">int</span> <span class="n">counter</span><span class="p">,</span>
		       <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_CYCLE_COUNTER</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr   p15, 0, %0, c15, c12, 1&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER0</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr   p15, 0, %0, c15, c12, 2&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER1</span> <span class="o">==</span> <span class="n">counter</span><span class="p">)</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr   p15, 0, %0, c15, c12, 3&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">counter</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">armv6pmu_enable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span>
		      <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">evt</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_CYCLE_COUNTER</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">evt</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_CCOUNT_IEN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER0</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_EVT_COUNT0_MASK</span><span class="p">;</span>
		<span class="n">evt</span>	<span class="o">=</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">ARMV6_PMCR_EVT_COUNT0_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">ARMV6_PMCR_COUNT0_IEN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER1</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_EVT_COUNT1_MASK</span><span class="p">;</span>
		<span class="n">evt</span>	<span class="o">=</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">ARMV6_PMCR_EVT_COUNT1_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			  <span class="n">ARMV6_PMCR_COUNT1_IEN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Mask out the current event and set the counter to count the event</span>
<span class="cm">	 * that we&#39;re interested in.</span>
<span class="cm">	 */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">armv6_pmcr_read</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">evt</span><span class="p">;</span>
	<span class="n">armv6_pmcr_write</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span>
<span class="nf">armv6pmu_handle_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq_num</span><span class="p">,</span>
		    <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmcr</span> <span class="o">=</span> <span class="n">armv6_pmcr_read</span><span class="p">();</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">armv6_pmcr_has_overflowed</span><span class="p">(</span><span class="n">pmcr</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">get_irq_regs</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * The interrupts are cleared by writing the overflow flags back to</span>
<span class="cm">	 * the control register. All of the other bits don&#39;t have any effect</span>
<span class="cm">	 * if they are rewritten, so write the whole value back.</span>
<span class="cm">	 */</span>
	<span class="n">armv6_pmcr_write</span><span class="p">(</span><span class="n">pmcr</span><span class="p">);</span>

	<span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">num_events</span><span class="p">;</span> <span class="o">++</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">;</span>

		<span class="cm">/* Ignore if we don&#39;t have an event. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * We have a single interrupt for all counters. Check that</span>
<span class="cm">		 * each counter has overflowed before we process it.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">armv6_pmcr_counter_has_overflowed</span><span class="p">(</span><span class="n">pmcr</span><span class="p">,</span> <span class="n">idx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
		<span class="n">armpmu_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">armpmu_event_set_period</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">perf_event_overflow</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">regs</span><span class="p">))</span>
			<span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle the pending perf events.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Note: this call *must* be run with interrupts disabled. For</span>
<span class="cm">	 * platforms that can have the PMU interrupts raised as an NMI, this</span>
<span class="cm">	 * will not work.</span>
<span class="cm">	 */</span>
	<span class="n">irq_work_run</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">armv6pmu_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">armv6_pmcr_read</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">ARMV6_PMCR_ENABLE</span><span class="p">;</span>
	<span class="n">armv6_pmcr_write</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">armv6pmu_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">armv6_pmcr_read</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ARMV6_PMCR_ENABLE</span><span class="p">;</span>
	<span class="n">armv6_pmcr_write</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">armv6pmu_get_event_idx</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Always place a cycle counter into the cycle counter. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_PERFCTR_CPU_CYCLES</span> <span class="o">==</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">ARMV6_CYCLE_COUNTER</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

		<span class="k">return</span> <span class="n">ARMV6_CYCLE_COUNTER</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * For anything other than a cycle counter, try and use</span>
<span class="cm">		 * counter0 and counter1.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">ARMV6_COUNTER1</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">ARMV6_COUNTER1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">ARMV6_COUNTER0</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">ARMV6_COUNTER0</span><span class="p">;</span>

		<span class="cm">/* The counters are all in use. */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">armv6pmu_disable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span>
		       <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">evt</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_CYCLE_COUNTER</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_CCOUNT_IEN</span><span class="p">;</span>
		<span class="n">evt</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER0</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_COUNT0_IEN</span> <span class="o">|</span> <span class="n">ARMV6_PMCR_EVT_COUNT0_MASK</span><span class="p">;</span>
		<span class="n">evt</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_NOP</span> <span class="o">&lt;&lt;</span> <span class="n">ARMV6_PMCR_EVT_COUNT0_SHIFT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER1</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_COUNT1_IEN</span> <span class="o">|</span> <span class="n">ARMV6_PMCR_EVT_COUNT1_MASK</span><span class="p">;</span>
		<span class="n">evt</span>	<span class="o">=</span> <span class="n">ARMV6_PERFCTR_NOP</span> <span class="o">&lt;&lt;</span> <span class="n">ARMV6_PMCR_EVT_COUNT1_SHIFT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Mask out the current event and set the counter to count the number</span>
<span class="cm">	 * of ETM bus signal assertion cycles. The external reporting should</span>
<span class="cm">	 * be disabled and so this should never increment.</span>
<span class="cm">	 */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">armv6_pmcr_read</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">evt</span><span class="p">;</span>
	<span class="n">armv6_pmcr_write</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">armv6mpcore_pmu_disable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span>
			      <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="n">evt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_CYCLE_COUNTER</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_CCOUNT_IEN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER0</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_COUNT0_IEN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ARMV6_COUNTER1</span> <span class="o">==</span> <span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mask</span>	<span class="o">=</span> <span class="n">ARMV6_PMCR_COUNT1_IEN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Unlike UP ARMv6, we don&#39;t have a way of stopping the counters. We</span>
<span class="cm">	 * simply disable the interrupt reporting.</span>
<span class="cm">	 */</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">armv6_pmcr_read</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">evt</span><span class="p">;</span>
	<span class="n">armv6_pmcr_write</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">armv6_map_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">map_cpu_event</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">armv6_perf_map</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">armv6_perf_cache_map</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="n">armv6pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">ARM_PERF_PMU_ID_V6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;v6&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>		<span class="o">=</span> <span class="n">armv6pmu_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>			<span class="o">=</span> <span class="n">armv6pmu_enable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>		<span class="o">=</span> <span class="n">armv6pmu_disable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_counter</span>		<span class="o">=</span> <span class="n">armv6pmu_read_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_counter</span>		<span class="o">=</span> <span class="n">armv6pmu_write_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_event_idx</span>		<span class="o">=</span> <span class="n">armv6pmu_get_event_idx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="n">armv6pmu_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="n">armv6pmu_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_event</span>		<span class="o">=</span> <span class="n">armv6_map_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_events</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_period</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1LLU</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">armv6pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">armv6pmu</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ARMv6mpcore is almost identical to single core ARMv6 with the exception</span>
<span class="cm"> * that some of the events have different enumerations and that there is no</span>
<span class="cm"> * *hack* to stop the programmable counters. To stop the counters we simply</span>
<span class="cm"> * disable the interrupt reporting and update the event. When unthrottling we</span>
<span class="cm"> * reset the period and enable the interrupt reporting.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">armv6mpcore_map_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">map_cpu_event</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">armv6mpcore_perf_map</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">armv6mpcore_perf_cache_map</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="n">armv6mpcore_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">ARM_PERF_PMU_ID_V6MP</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;v6mpcore&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>		<span class="o">=</span> <span class="n">armv6pmu_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>			<span class="o">=</span> <span class="n">armv6pmu_enable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>		<span class="o">=</span> <span class="n">armv6mpcore_pmu_disable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_counter</span>		<span class="o">=</span> <span class="n">armv6pmu_read_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_counter</span>		<span class="o">=</span> <span class="n">armv6pmu_write_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_event_idx</span>		<span class="o">=</span> <span class="n">armv6pmu_get_event_idx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>			<span class="o">=</span> <span class="n">armv6pmu_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>			<span class="o">=</span> <span class="n">armv6pmu_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_event</span>		<span class="o">=</span> <span class="n">armv6mpcore_map_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_events</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_period</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1LLU</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">armv6mpcore_pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">armv6mpcore_pmu</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">armv6pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">armv6mpcore_pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_CPU_V6 || CONFIG_CPU_V6K */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
