

================================================================
== Vitis HLS Report for 'DPEComputation_Pipeline_VITIS_LOOP_303_4'
================================================================
* Date:           Wed Nov  2 23:06:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_303_4  |       20|       20|         2|          1|          1|    20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_ln305_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln305"   --->   Operation 6 'read' 'add_ln305_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = load i5 %i" [FC_Layer.cpp:303]   --->   Operation 9 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.72ns)   --->   "%icmp_ln303 = icmp_eq  i5 %i_8, i5 20" [FC_Layer.cpp:303]   --->   Operation 11 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.82ns)   --->   "%add_ln303 = add i5 %i_8, i5 1" [FC_Layer.cpp:303]   --->   Operation 13 'add' 'add_ln303' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %.split, void %.exitStub" [FC_Layer.cpp:303]   --->   Operation 14 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i5 %i_8" [FC_Layer.cpp:305]   --->   Operation 15 'zext' 'zext_ln305' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%add_ln305_1 = add i10 %add_ln305_read, i10 %zext_ln305" [FC_Layer.cpp:305]   --->   Operation 16 'add' 'add_ln305_1' <Predicate = (!icmp_ln303)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.93ns)   --->   "%add_ln305_2 = add i10 %zext_ln305, i10 620" [FC_Layer.cpp:305]   --->   Operation 17 'add' 'add_ln305_2' <Predicate = (!icmp_ln303)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln305_2 = zext i10 %add_ln305_2" [FC_Layer.cpp:305]   --->   Operation 18 'zext' 'zext_ln305_2' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_output_buf_V_addr = getelementptr i32 %local_output_buf_V, i64 0, i64 %zext_ln305_2" [FC_Layer.cpp:305]   --->   Operation 19 'getelementptr' 'local_output_buf_V_addr' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.29ns)   --->   "%local_output_buf_V_load = load i10 %local_output_buf_V_addr" [FC_Layer.cpp:305]   --->   Operation 20 'load' 'local_output_buf_V_load' <Predicate = (!icmp_ln303)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln303 = store i5 %add_ln303, i5 %i" [FC_Layer.cpp:303]   --->   Operation 21 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln303)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln305_1 = zext i10 %add_ln305_1" [FC_Layer.cpp:305]   --->   Operation 22 'zext' 'zext_ln305_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln305_1" [FC_Layer.cpp:305]   --->   Operation 23 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [FC_Layer.cpp:303]   --->   Operation 24 'specloopname' 'specloopname_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (1.29ns)   --->   "%local_output_buf_V_load = load i10 %local_output_buf_V_addr" [FC_Layer.cpp:305]   --->   Operation 25 'load' 'local_output_buf_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln305 = store i32 %local_output_buf_V_load, i10 %buffer_out_addr" [FC_Layer.cpp:305]   --->   Operation 26 'store' 'store_ln305' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.23ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', FC_Layer.cpp:303) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln305_2', FC_Layer.cpp:305) [20]  (0.933 ns)
	'getelementptr' operation ('local_output_buf_V_addr', FC_Layer.cpp:305) [22]  (0 ns)
	'load' operation ('local_output_buf_V_load', FC_Layer.cpp:305) on array 'local_output_buf_V' [24]  (1.3 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'load' operation ('local_output_buf_V_load', FC_Layer.cpp:305) on array 'local_output_buf_V' [24]  (1.3 ns)
	'store' operation ('store_ln305', FC_Layer.cpp:305) of variable 'local_output_buf_V_load', FC_Layer.cpp:305 on array 'buffer_out' [25]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
