<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>AFF3CT: Reproduce scientific results</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">AFF3CT
   </div>
   <div id="projectbrief">A Fast Forward Error Correction Tool!</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Reproduce scientific results </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p><b>AFF3CT</b> is a tool dedicated to the research in the digital communication area. It helps to materialize some research works. This page lists the different research papers based on <b>AFF3CT</b> and gives the guidelines to reproduce the papers results.</p>
<h2><a href="https://hal.inria.fr/hal-01363980/document">Beyond Gbps Turbo decoder on multi-core CPUs</a></h2>
<p><em>Adrien Cassagne, Thibaud Tonnellier, Camille Leroux, Bertrand Le Gal, Olivier Aumage and Denis Barthou</em></p>
<p><b>The 10th International Symposium on Turbo Codes and Iterative Information Processing (ISTC 2016), September 2016.</b></p>
<p>Compile <b>AFF3CT</b> in release mode (<code>-Ofast -funroll-loops</code>) and with the <em>SSE4.1</em> or <em>AVX2</em> instructions. Do not forget to enable the <code>-DMULTI_PREC</code> macro.</p>
<h3>Figure 2</h3>
<p>Go into the <code>build</code> folder. </p>
<pre class="fragment">$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type TURBO -m 0.0 -M 2.01 -K 6144 -N 18432 --src-type RAND_FAST --mod-type BPSK_FAST --chn-type AWGN_FAST                                         --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX
$ ./bin/aff3ct -p 16 --sim-type BFER --cde-type TURBO -m 0.0 -M 2.01 -K 6144 -N 18432 --src-type RAND_FAST --mod-type BPSK_FAST --chn-type AWGN_FAST --dmod-no-sig2 --qnt-bits 6 --qnt-dec 3 --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX
$ ./bin/aff3ct -p  8 --sim-type BFER --cde-type TURBO -m 0.0 -M 2.01 -K 6144 -N 18432 --src-type RAND_FAST --mod-type BPSK_FAST --chn-type AWGN_FAST --dmod-no-sig2 --qnt-bits 6 --qnt-dec 2 --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX
</pre><h3>Figure 3</h3>
<p>Notice that for this figure <b>AFF3CT</b> has been compiled twice: 1) with the SSE4.1 instructions, 2) with the AVX2 instructions. The number of threads can vary with the <code>-t</code> argument from the command line.</p>
<p>Go into the <code>build</code> folder. </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type TURBO -m 1.0 -M 1.0 -K 1024 -N  3072 --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX --sim-benchs 1000
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type TURBO -m 1.0 -M 1.0 -K 2048 -N  6144 --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX --sim-benchs 1000
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type TURBO -m 1.0 -M 1.0 -K 6144 -N 18432 --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX --sim-benchs  500
</pre><h3>Table 2</h3>
<p>Notice that for this figure <b>AFF3CT</b> has been compiled with the SSE4.1 instructions. The number of threads can vary with the <code>-t</code> argument from the command line.</p>
<p>Go into the <code>build</code> folder. </p>
<pre class="fragment">$ ./bin/aff3ct -p 16 --sim-type BFER --cde-type TURBO -m 0.7 -M 0.7 -K 6144 -N 18432 --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX --sim-benchs 100
$ ./bin/aff3ct -p  8 --sim-type BFER --cde-type TURBO -m 0.7 -M 0.7 -K 6144 -N 18432 --dec-type LTE --dec-implem VERY_FAST --dec-simd INTER -i 6 --itl-type LTE --dec-sf LTE_VEC --dec-max MAX --sim-benchs 200
</pre><hr/>
<h2><a href="http://www.eurasip.org/Proceedings/Eusipco/Eusipco2016/papers/1570252182.pdf">Energy consumption analysis of software Polar Decoders on low power processors</a></h2>
<p><em>Adrien Cassagne, Olivier Aumage, Camille Leroux, Denis Barthou and Bertrand Le Gal</em></p>
<p><b>The 24nd European Signal Processing Conference (EUSIPCO 2016), September 2016.</b></p>
<p>The results presented in this paper require to enable some features directly in the source code of <b>AFF3CT</b>. Open the <code>src/Tools/Factory/Polar/Factory_decoder_polar_gen.cpp</code> file and uncomment the <code>#define</code> like this: </p>
<pre class="fragment">/* // GENERATED DECODERS // 

#define ENABLE_SHORT_GENERATED_DECODERS

// RATE 1/2
#define ENABLE_DECODER_SC_FAST_N4_K2_SNR25
// #define ENABLE_DECODER_SC_FAST_N8_K4_SNR25
// #define ENABLE_DECODER_SC_FAST_N16_K8_SNR25
// #define ENABLE_DECODER_SC_FAST_N32_K16_SNR25
// #define ENABLE_DECODER_SC_FAST_N64_K32_SNR25
// #define ENABLE_DECODER_SC_FAST_N128_K64_SNR25
#define ENABLE_DECODER_SC_FAST_N256_K128_SNR25
#define ENABLE_DECODER_SC_FAST_N512_K256_SNR25
#define ENABLE_DECODER_SC_FAST_N1024_K512_SNR25
#define ENABLE_DECODER_SC_FAST_N2048_K1024_SNR25
#define ENABLE_DECODER_SC_FAST_N4096_K2048_SNR25
#define ENABLE_DECODER_SC_FAST_N4096_K2048_SNR33
#define ENABLE_DECODER_SC_FAST_N8192_K4096_SNR25
#define ENABLE_DECODER_SC_FAST_N16384_K8192_SNR25
#define ENABLE_DECODER_SC_FAST_N32768_K16384_SNR18
#define ENABLE_DECODER_SC_FAST_N32768_K16384_SNR25
#define ENABLE_DECODER_SC_FAST_N65536_K32768_SNR25
#define ENABLE_DECODER_SC_FAST_N131072_K65536_SNR25
#define ENABLE_DECODER_SC_FAST_N262144_K131072_SNR25
#define ENABLE_DECODER_SC_FAST_N524288_K262144_SNR25
#define ENABLE_DECODER_SC_FAST_N1048576_K524288_SNR25

// RATE 5/6
#define ENABLE_DECODER_SC_FAST_N4_K3_SNR40
// #define ENABLE_DECODER_SC_FAST_N8_K7_SNR40
// #define ENABLE_DECODER_SC_FAST_N16_K13_SNR40
// #define ENABLE_DECODER_SC_FAST_N32_K27_SNR40
// #define ENABLE_DECODER_SC_FAST_N64_K53_SNR40
// #define ENABLE_DECODER_SC_FAST_N128_K107_SNR40
// #define ENABLE_DECODER_SC_FAST_N256_K213_SNR40
// #define ENABLE_DECODER_SC_FAST_N512_K427_SNR40
// #define ENABLE_DECODER_SC_FAST_N1024_K853_SNR40
// #define ENABLE_DECODER_SC_FAST_N2048_K1707_SNR40
// #define ENABLE_DECODER_SC_FAST_N4096_K3413_SNR40
// #define ENABLE_DECODER_SC_FAST_N8192_K6827_SNR40
// #define ENABLE_DECODER_SC_FAST_N16384_K13653_SNR40
#define ENABLE_DECODER_SC_FAST_N32768_K27307_SNR40
// #define ENABLE_DECODER_SC_FAST_N65536_K54613_SNR40
// #define ENABLE_DECODER_SC_FAST_N131072_K109227_SNR40
// #define ENABLE_DECODER_SC_FAST_N262144_K218453_SNR40
// #define ENABLE_DECODER_SC_FAST_N524288_K436907_SNR40
// #define ENABLE_DECODER_SC_FAST_N1048576_K873813_SNR40
...
</pre><p>The dynamic SC decoder requires an accurate frozen bits generation method which is not included in <b>AFF3CT</b> for now. In this paper we used an external solution to construct the frozen bits following the Tal &amp; Vardy method (<a href="https://arxiv.org/pdf/1105.6164.pdf">How to Construct Polar Codes</a>). To reproduce the results you have to unzip the <code>conf/cde/awgn_polar_codes.zip</code> in the same folder (<code>conf/cde/</code>).</p>
<p>Now you can recompile <b>AFF3CT</b> in release mode (<code>-Ofast -funroll-loops</code>) and with the <em>SSE4.1</em> or <em>NEON</em> instructions. Do not forget to enable the <code>-DPREC_8_BIT</code> macro. Notice that the compilation can take a very long time (~30 min)...</p>
<h3>Figure 2</h3>
<p>Go into the <code>build</code> folder.</p>
<p><b>BER/FER for the dynamic version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 1.0 -M 3.21 -s 0.2 -N  4096 -K  2048 --cde-fb-gen-method TV --src-type AZCW --chn-type AWGN_FAST --dec-algo SC --dec-implem FAST --dec-simd INTER
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.6 -M 4.01 -s 0.2 -N 32768 -K 27307 --cde-fb-gen-method TV --src-type AZCW --chn-type AWGN_FAST --dec-algo SC --dec-implem FAST --dec-simd INTER
</pre><p><b>BER/FER for the generated version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 1.0 -M 3.21 -s 0.2 -N  4096 -K  2048 --src-type AZCW --chn-type AWGN_FAST --dec-algo SC --dec-implem N4096_K2048_SNR33   --dec-simd INTER
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.6 -M 4.01 -s 0.2 -N 32768 -K 27307 --src-type AZCW --chn-type AWGN_FAST --dec-algo SC --dec-implem N32768_K27307_SNR40 --dec-simd INTER
</pre><h3>Table 2</h3>
<p>Go into the <code>build</code> folder.</p>
<p><b>Dynamic and sequential version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 3.20 -M 3.20 -N  4096 -K  2048 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --sim-benchs 40000 -t 1
</pre><p><b>Dynamic and intra-frame SIMD version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 3.20 -M 3.20 -N  4096 -K  2048 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 40000 -t 1
</pre><p><b>Dynamic and inter-frame SIMD version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 3.20 -M 3.20 -N  4096 -K  2048 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 40000 -t 1
</pre><h3>Table 3</h3>
<p>Go into the <code>build</code> folder. </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 4.00 -M 4.00 -N 32768 -K 27307 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 20000 -t 1
</pre><h3>Figure 3</h3>
<p>Go into the <code>build</code> folder.</p>
<p><b>Dynamic and intra-frame SIMD</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     256 -K    128 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 800000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     512 -K    256 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 800000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 1048576 -K 524288 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 1000   -t 1
</pre><p><b>Dynamic and inter-frame SIMD</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     256 -K    128 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 800000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     512 -K    256 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 800000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 1048576 -K 524288 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 50     -t 1
</pre><p><b>Generated and intra-frame SIMD</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     256 -K    128 --dec-algo SC --dec-implem N256_K128_SNR25        --dec-simd INTRA --sim-benchs 800000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     512 -K    256 --dec-algo SC --dec-implem N512_K256_SNR25        --dec-simd INTRA --sim-benchs 800000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 1048576 -K 524288 --dec-algo SC --dec-implem N1048576_K524288_SNR25 --dec-simd INTRA --sim-benchs 1000   -t 1
</pre><p><b>Generated and inter-frame SIMD</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     256 -K    128 --dec-algo SC --dec-implem N256_K128_SNR25        --dec-simd INTER --sim-benchs 800000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N     512 -K    256 --dec-algo SC --dec-implem N512_K256_SNR25        --dec-simd INTER --sim-benchs 800000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 1048576 -K 524288 --dec-algo SC --dec-implem N1048576_K524288_SNR25 --dec-simd INTER --sim-benchs 50     -t 1
</pre><h3>Figure 4</h3>
<p>Go into the <code>build</code> folder.</p>
<p><b>Dynamic and intra-frame SIMD version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 3.20 -M 3.20 -N  4096 -K  2048 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 40000 -t 1
</pre><p><b>Dynamic and inter-frame SIMD version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 3.20 -M 3.20 -N  4096 -K  2048 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 40000 -t 1
</pre><h3>Figure 5</h3>
<p>Go into the <code>build</code> folder.</p>
<p><b>Dynamic and intra-frame SIMD version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 32768 -K  3277 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 40000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 32768 -K  6554 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 40000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 32768 -K 29491 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTRA --sim-benchs 40000 -t 1
</pre><p><b>Dynamic and inter-frame SIMD version of the SC decoder</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 32768 -K  3277 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 6000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 32768 -K  6554 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 6000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.50 -M 2.50 -N 32768 -K 29491 --cde-fb-gen-method TV --dec-algo SC --dec-implem FAST --dec-simd INTER --sim-benchs 6000 -t 1
</pre><hr/>
<h2><a href="https://hal.inria.fr/hal-01203105/document">An efficient, portable and generic library for Successive Cancellation decoding of Polar Codes</a></h2>
<p><em>Adrien Cassagne, Bertrand Le Gal, Camille Leroux, Olivier Aumage and Denis Barthou</em></p>
<p><b>The 28th International Workshop on Languages and Compilers for Parallel Computing (LCPC 2015), September 2015.</b></p>
<p>The results presented in this paper require to enable some features directly in the source code of <b>AFF3CT</b>. Open the <code>src/Tools/Factory/Polar/Factory_decoder_polar_gen.cpp</code> file and uncomment the <code>#define</code> like this: </p>
<pre class="fragment">/* // GENERATED DECODERS // 

#define ENABLE_SHORT_GENERATED_DECODERS

// RATE 1/2
#define ENABLE_DECODER_SC_FAST_N4_K2_SNR25
// #define ENABLE_DECODER_SC_FAST_N8_K4_SNR25
// #define ENABLE_DECODER_SC_FAST_N16_K8_SNR25
// #define ENABLE_DECODER_SC_FAST_N32_K16_SNR25
#define ENABLE_DECODER_SC_FAST_N64_K32_SNR25
#define ENABLE_DECODER_SC_FAST_N128_K64_SNR25
#define ENABLE_DECODER_SC_FAST_N256_K128_SNR25
#define ENABLE_DECODER_SC_FAST_N512_K256_SNR25
#define ENABLE_DECODER_SC_FAST_N1024_K512_SNR25
#define ENABLE_DECODER_SC_FAST_N2048_K1024_SNR25
#define ENABLE_DECODER_SC_FAST_N4096_K2048_SNR25
#define ENABLE_DECODER_SC_FAST_N4096_K2048_SNR33
#define ENABLE_DECODER_SC_FAST_N8192_K4096_SNR25
#define ENABLE_DECODER_SC_FAST_N16384_K8192_SNR25
#define ENABLE_DECODER_SC_FAST_N32768_K16384_SNR18
#define ENABLE_DECODER_SC_FAST_N32768_K16384_SNR25
#define ENABLE_DECODER_SC_FAST_N65536_K32768_SNR25
// #define ENABLE_DECODER_SC_FAST_N131072_K65536_SNR25
// #define ENABLE_DECODER_SC_FAST_N262144_K131072_SNR25
// #define ENABLE_DECODER_SC_FAST_N524288_K262144_SNR25
// #define ENABLE_DECODER_SC_FAST_N1048576_K524288_SNR25

// RATE 5/6
#define ENABLE_DECODER_SC_FAST_N4_K3_SNR40
// #define ENABLE_DECODER_SC_FAST_N8_K7_SNR40
// #define ENABLE_DECODER_SC_FAST_N16_K13_SNR40
// #define ENABLE_DECODER_SC_FAST_N32_K27_SNR40
#define ENABLE_DECODER_SC_FAST_N64_K53_SNR40
#define ENABLE_DECODER_SC_FAST_N128_K107_SNR40
#define ENABLE_DECODER_SC_FAST_N256_K213_SNR40
#define ENABLE_DECODER_SC_FAST_N512_K427_SNR40
#define ENABLE_DECODER_SC_FAST_N1024_K853_SNR40
#define ENABLE_DECODER_SC_FAST_N2048_K1707_SNR40
#define ENABLE_DECODER_SC_FAST_N4096_K3413_SNR40
#define ENABLE_DECODER_SC_FAST_N8192_K6827_SNR40
#define ENABLE_DECODER_SC_FAST_N16384_K13653_SNR40
#define ENABLE_DECODER_SC_FAST_N32768_K27307_SNR40
#define ENABLE_DECODER_SC_FAST_N65536_K54613_SNR40
// #define ENABLE_DECODER_SC_FAST_N131072_K109227_SNR40
// #define ENABLE_DECODER_SC_FAST_N262144_K218453_SNR40
// #define ENABLE_DECODER_SC_FAST_N524288_K436907_SNR40
// #define ENABLE_DECODER_SC_FAST_N1048576_K873813_SNR40

// RATE 0.84
#define ENABLE_DECODER_SC_FAST_N32768_K27568_SNR40

// RATE 9/10
// #define ENABLE_DECODER_SC_FAST_N2048_K1843_SNR40
#define ENABLE_DECODER_SC_FAST_N16384_K14746_SNR40
#define ENABLE_DECODER_SC_FAST_N32768_K29492_SNR40
...
</pre><p>Now you can recompile <b>AFF3CT</b> in release mode (<code>-Ofast -funroll-loops</code>) and with the <em>SSE4.1</em> or <em>NEON</em> instructions. Do not forget to enable the <code>-DMULTI_PREC</code> macro. Notice that the compilation can take a very long time (~30 min)...</p>
<h3>Figure 6</h3>
<p>Go into the <code>build</code> folder.</p>
<p><b>Code rate R = 1/2</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 2.5 -M 2.5 -K    32 -N    64 --dec-type SC --dec-implem N64_K32_SNR25       --dec-simd INTRA --sim-benchs 2000000 -t 1
$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 2.5 -M 2.5 -K    64 -N   128 --dec-type SC --dec-implem N128_K64_SNR25      --dec-simd INTRA --sim-benchs 2000000 -t 1
$ ...
$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 2.5 -M 2.5 -K 32768 -N 65536 --dec-type SC --dec-implem N65536_K32768_SNR25 --dec-simd INTRA --sim-benchs 2000    -t 1
</pre><p><b>Code rate R = 5/6</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K    53 -N    64 --dec-type SC --dec-implem N64_K53_SNR40       --dec-simd INTRA --sim-benchs 2000000 -t 1
$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K   107 -N   128 --dec-type SC --dec-implem N107_K128_SNR40     --dec-simd INTRA --sim-benchs 2000000 -t 1
$ ...
$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K 54613 -N 65536 --dec-type SC --dec-implem N65536_K54613_SNR40 --dec-simd INTRA --sim-benchs 2000    -t 1
</pre><h3>Table 2</h3>
<p>Go into the <code>build</code> folder. </p>
<pre class="fragment">$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K 14746 -N 16384 --dec-type SC --dec-implem N16384_K14746_SNR40 --dec-simd INTRA --sim-benchs 8000 -t 1
$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K 27568 -N 32768 --dec-type SC --dec-implem N32768_K27568_SNR40 --dec-simd INTRA --sim-benchs 8000 -t 1
$ ./bin/aff3ct -p 32 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K 29492 -N 32768 --dec-type SC --dec-implem N32768_K29492_SNR40 --dec-simd INTRA --sim-benchs 8000 -t 1
</pre><h3>Figure 7</h3>
<p>Go into the <code>build</code> folder.</p>
<p><b>Code rate R = 1/2</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.5 -M 2.5 -K   128 -N   256 --dec-type SC --dec-implem N256_K128_SNR25     --dec-simd INTER --sim-benchs 200000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.5 -M 2.5 -K   256 -N   512 --dec-type SC --dec-implem N512_K256_SNR25     --dec-simd INTER --sim-benchs 200000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 2.5 -M 2.5 -K 32768 -N 65536 --dec-type SC --dec-implem N65536_K32768_SNR25 --dec-simd INTER --sim-benchs 800    -t 1
</pre><p><b>Code rate R = 5/6</b>: </p>
<pre class="fragment">$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K   213 -N   256 --dec-type SC --dec-implem N256_K213_SNR40     --dec-simd INTER --sim-benchs 200000 -t 1
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K   427 -N   512 --dec-type SC --dec-implem N512_K427_SNR40     --dec-simd INTER --sim-benchs 200000 -t 1
$ ...
$ ./bin/aff3ct -p 8 --sim-type BFER --cde-type POLAR -m 4.0 -M 4.0 -K 54613 -N 65536 --dec-type SC --dec-implem N65536_K54613_SNR40 --dec-simd INTER --sim-benchs 800    -t 1</pre> </div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 21 2016 14:52:06 for AFF3CT by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
