[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Wed May 24 18:31:23 2023
[*]
[dumpfile] "/home/tantos/brew/rtl/v1/test/brew_v1_test_ldst.vcd"
[dumpfile_mtime] "Wed May 24 18:25:34 2023"
[dumpfile_size] 37632532
[savefile] "/home/tantos/brew/rtl/v1/test/brew_v1_test_ldst.gtkw"
[timestart] 153629
[size] 1920 990
[pos] -1 -1
*-10.263743 156410 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.cpu.
[treeopen] top.cpu.pipeline.
[treeopen] top.cpu.pipeline.execute_stage.
[treeopen] top.cpu.pipeline.execute_stage.ldst_unit.
[sst_width] 348
[signals_width] 429
[sst_expanded] 1
[sst_vpaned_height] 300
@28
top.cpu.pipeline.execute_stage.multi_cycle_exec_lockout
@800200
-EXEC_IN
@28
top.cpu.pipeline.execute_stage.input_port_valid
top.cpu.pipeline.execute_stage.input_port_ready
top.cpu.pipeline.execute_stage.input_port_alu_op
top.cpu.pipeline.execute_stage.input_port_branch_op
top.cpu.pipeline.execute_stage.input_port_do_bse
top.cpu.pipeline.execute_stage.input_port_do_bze
top.cpu.pipeline.execute_stage.input_port_do_wse
top.cpu.pipeline.execute_stage.input_port_do_wze
top.cpu.pipeline.execute_stage.input_port_exec_unit
top.cpu.pipeline.execute_stage.input_port_fetch_av
@24
top.cpu.pipeline.execute_stage.input_port_inst_len[1:0]
@28
top.cpu.pipeline.execute_stage.input_port_ldst_op
top.cpu.pipeline.execute_stage.input_port_mem_access_len[1:0]
@22
top.cpu.pipeline.execute_stage.input_port_op_a[31:0]
top.cpu.pipeline.execute_stage.input_port_op_b[31:0]
top.cpu.pipeline.execute_stage.input_port_op_c[31:0]
top.cpu.pipeline.execute_stage.input_port_result_reg_addr[3:0]
@28
top.cpu.pipeline.execute_stage.input_port_result_reg_addr_valid
top.cpu.pipeline.execute_stage.input_port_shifter_op
@1000200
-EXEC_IN
@800201
-LDST_INPUT
@23
top.cpu.pipeline.execute_stage.ldst_unit.input_port_mem_limit[21:0]
@29
top.cpu.pipeline.execute_stage.ldst_unit.input_port_task_mode
top.cpu.pipeline.execute_stage.ldst_unit.input_port_is_ldst
top.cpu.pipeline.execute_stage.ldst_unit.input_port_mem_access_len[1:0]
@23
top.cpu.pipeline.execute_stage.ldst_unit.input_port_mem_base[21:0]
top.cpu.pipeline.execute_stage.ldst_unit.input_port_op_b[31:0]
top.cpu.pipeline.execute_stage.ldst_unit.input_port_op_c[31:0]
@1000201
-LDST_INPUT
@28
top.cpu.pipeline.execute_stage.ldst_unit.output_port_mem_unaligned
@22
top.cpu.pipeline.execute_stage.ldst_unit.output_port_phy_addr[31:0]
@c00200
-EXEC_OUT
@22
top.cpu.pipeline.execute_stage.output_port_addr[3:0]
@28
top.cpu.pipeline.execute_stage.output_port_data_en
@22
top.cpu.pipeline.execute_stage.output_port_data_h[15:0]
top.cpu.pipeline.execute_stage.output_port_data_l[15:0]
@28
top.cpu.pipeline.execute_stage.output_port_do_bse
top.cpu.pipeline.execute_stage.output_port_do_bze
top.cpu.pipeline.execute_stage.output_port_do_wse
top.cpu.pipeline.execute_stage.output_port_do_wze
top.cpu.pipeline.execute_stage.output_port_valid
@1401200
-EXEC_OUT
@c00022
top.cpu.pipeline.ecause[11:0]
@28
(0)top.cpu.pipeline.ecause[11:0]
(1)top.cpu.pipeline.ecause[11:0]
(2)top.cpu.pipeline.ecause[11:0]
(3)top.cpu.pipeline.ecause[11:0]
(4)top.cpu.pipeline.ecause[11:0]
(5)top.cpu.pipeline.ecause[11:0]
(6)top.cpu.pipeline.ecause[11:0]
(7)top.cpu.pipeline.ecause[11:0]
(8)top.cpu.pipeline.ecause[11:0]
(9)top.cpu.pipeline.ecause[11:0]
(10)top.cpu.pipeline.ecause[11:0]
(11)top.cpu.pipeline.ecause[11:0]
@1401200
-group_end
[pattern_trace] 1
[pattern_trace] 0
