#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec  9 12:18:22 2022
# Process ID: 14472
# Current directory: C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8964 C:\Users\eloyi\Documents\Github\ascensor_VHDL_G26\MAIN\VHDL_ASCENSOR_MAIN.xpr
# Log file: C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN/vivado.log
# Journal file: C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN/VHDL_ASCENSOR_MAIN.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/alval/OneDrive/Escritorio/informtica/github/ascensor_VHDL_G26/VHDL_ASCENSOR_MAIN' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN/VHDL_ASCENSOR_MAIN.gen/sources_1', nor could it be found using path 'C:/Users/alval/OneDrive/Escritorio/informtica/github/ascensor_VHDL_G26/VHDL_ASCENSOR_MAIN/VHDL_ASCENSOR_MAIN.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN/VHDL_ASCENSOR_MAIN.ip_user_files', nor could it be found using path 'C:/Users/alval/OneDrive/Escritorio/informtica/github/ascensor_VHDL_G26/VHDL_ASCENSOR_MAIN/VHDL_ASCENSOR_MAIN.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programas/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.629 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN/Nexys-4-DDR-Master.xdc
import_files -fileset constrs_1 C:/Users/eloyi/Documents/Github/ascensor_VHDL_G26/MAIN/Nexys-4-DDR-Master.xdc
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 12:21:49 2022...
