Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri May 24 11:54:47 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_loop_test_control_sets_placed.rpt
| Design       : top_loop_test
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              36 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_uart_fifo/U_uart/U_transmitter/tx_done_reg_reg_i_2_n_0 |                                                              |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_uart/U_transmitter/br_cnt_reg[3]_i_1_n_0       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_uart/U_Receiver/br_cnt_next                    | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_uart/U_Receiver/rx_data_next                   | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1_n_0 | reset_IBUF       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_rxfifo/U_fifo_control_unit/I1                  |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                            | U_uart_fifo/U_uart/U_Receiver/I6                             |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                            |                                                              | reset_IBUF       |               14 |             36 |         2.57 |
+-----------------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+


