{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674113884237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674113884237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 16:38:04 2023 " "Processing started: Thu Jan 19 16:38:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674113884237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674113884237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674113884237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674113884469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 2 2 " "Found 2 design units, including 2 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674113884498 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674113884498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674113884498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "prob_reg lab3.v(16) " "Verilog HDL Implicit Net warning at lab3.v(16): created implicit net for \"prob_reg\"" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674113884498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674113884515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prob_reg lab3.v(16) " "Verilog HDL or VHDL warning at lab3.v(16): object \"prob_reg\" assigned a value but never read" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674113884516 "|lab3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 lab3.v(16) " "Verilog HDL assignment warning at lab3.v(16): truncated value with size 3 to match size of target (1)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674113884516 "|lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pobe_reg lab3.v(6) " "Output port \"pobe_reg\" at lab3.v(6) has no driver" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674113884516 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:i_fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:i_fsm\"" {  } { { "lab3.v" "i_fsm" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674113884523 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state lab3.v(28) " "Verilog HDL Always Construct warning at lab3.v(28): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674113884524 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.111 lab3.v(28) " "Inferred latch for \"state.111\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.110 lab3.v(28) " "Inferred latch for \"state.110\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.101 lab3.v(28) " "Inferred latch for \"state.101\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.100 lab3.v(28) " "Inferred latch for \"state.100\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.011 lab3.v(28) " "Inferred latch for \"state.011\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.010 lab3.v(28) " "Inferred latch for \"state.010\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.001 lab3.v(28) " "Inferred latch for \"state.001\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.000 lab3.v(28) " "Inferred latch for \"state.000\" at lab3.v(28)" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674113884525 "|lab3|FSM:i_fsm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pobe_reg\[0\] GND " "Pin \"pobe_reg\[0\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674113884715 "|lab3|pobe_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pobe_reg\[1\] GND " "Pin \"pobe_reg\[1\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674113884715 "|lab3|pobe_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pobe_reg\[2\] GND " "Pin \"pobe_reg\[2\]\" is stuck at GND" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674113884715 "|lab3|pobe_reg[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674113884715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674113884786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674113884786 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674113884801 "|lab3|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674113884801 "|lab3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "lab3.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab3/lab3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674113884801 "|lab3|BUTTON[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674113884801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674113884801 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674113884801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674113884801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674113884812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 16:38:04 2023 " "Processing ended: Thu Jan 19 16:38:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674113884812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674113884812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674113884812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674113884812 ""}
