;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 3, @221
	SUB 300, 90
	SUB 7, 10
	DJN -1, @-20
	SPL 0, <-22
	SUB 0, @1
	SLT @122, 106
	SUB #12, @200
	JMZ @12, #200
	JMZ @12, #200
	SUB #67, 40
	JMP @12, #200
	SUB @121, 106
	SUB @27, 40
	MOV -1, <-20
	MOV -1, <-20
	SUB @27, 40
	MOV -1, <-26
	SPL 0, <-22
	SUB #67, 40
	SUB @121, 106
	JMZ <121, 103
	SUB @121, 103
	SUB @121, 106
	SUB @121, 103
	MOV @121, 106
	SUB @121, 103
	JMN 0, <-22
	SPL 0, <-22
	ADD @130, 9
	ADD 210, 60
	ADD @130, 9
	ADD @130, 9
	SPL 3, #220
	SUB @121, -106
	SUB @121, 103
	SUB #12, @200
	JMN @12, #200
	JMN @12, #200
	JMP @12, #260
	SPL 0, <-22
	CMP -207, <-120
	SPL 0, <-22
	SUB @27, 40
	MOV -1, <-26
