git clone --depth 1 --no-tags https://github.com/awygle/fondue-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112111397
git clone --depth 1 --no-tags https://github.com/cmybiubiu/reversi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111762408
git clone --depth 1 --no-tags https://github.com/fondachau/cpen311lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111947955
git clone --depth 1 --no-tags https://github.com/isvallrod/ProtocoloPS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112807018
git clone --depth 1 --no-tags https://github.com/mccokseyj/311Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112890410
git clone --depth 1 --no-tags https://github.com/bjorn-goriatcheff/Datapath-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112350247
git clone --depth 1 --no-tags https://github.com/jayaJT/subtract-square.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115369599
git clone --depth 1 --no-tags https://github.com/Layso/CSE331-Homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116064576
git clone --depth 1 --no-tags https://github.com/brjohnson61/ece156a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116317425
git clone --depth 1 --no-tags https://github.com/KrishnaMohanReddyKatha/VerilogCoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115907215
git clone --depth 1 --no-tags https://github.com/AnnaPersh/verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115778249
git clone --depth 1 --no-tags https://github.com/SonsOfDlaiton/MESI-MultiProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110830969
git clone --depth 1 --no-tags https://github.com/auroraka/misledom-ran_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112832352
git clone --depth 1 --no-tags https://github.com/gaeunkkk/matrix_multiplication-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112430800
git clone --depth 1 --no-tags https://github.com/jarjingx/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112388762
git clone --depth 1 --no-tags https://github.com/ailuropoda0/BitcoinMiningAlgorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113592577
git clone --depth 1 --no-tags https://github.com/Yilong94/50.002-1D-game-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113526669
git clone --depth 1 --no-tags https://github.com/sharonfeldman/keyboard_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114936496
git clone --depth 1 --no-tags https://github.com/Mir-nahal/MIPS-on-Altera-CAL-UT-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111561916
git clone --depth 1 --no-tags https://github.com/jcmsm/miniProjs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110372367
git clone --depth 1 --no-tags https://github.com/yahniukov-verilog/IPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110143902
git clone --depth 1 --no-tags https://github.com/jerry990/VLSI_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110940291
git clone --depth 1 --no-tags https://github.com/tonylee1252016/soc2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111188136
git clone --depth 1 --no-tags https://github.com/aobatake/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113916966
git clone --depth 1 --no-tags https://github.com/NegarMirgati/Neuron-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114573780
git clone --depth 1 --no-tags https://github.com/chandrikatgcn/Digital-Electronics-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115031076
git clone --depth 1 --no-tags https://github.com/VegeWong/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114463567
git clone --depth 1 --no-tags https://github.com/monotone-RK/merge_sorter_tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113471686
git clone --depth 1 --no-tags https://github.com/anktsngh/freq_meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115260319
git clone --depth 1 --no-tags https://github.com/AbdallahReda/Verilog-Design-of-a-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115183408
git clone --depth 1 --no-tags https://github.com/cwangCharlie/Mush-Jump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116450935
git clone --depth 1 --no-tags https://github.com/israelrgaribay/EE178_Xilinx_FPGA_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116191411
git clone --depth 1 --no-tags https://github.com/moonhorn/DACSCAN_PCHB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115426513
git clone --depth 1 --no-tags https://github.com/bblanke/nerualnet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109719165
git clone --depth 1 --no-tags https://github.com/brian-murphy/proc-design-midterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109160356
git clone --depth 1 --no-tags https://github.com/lmrodval/Examen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109275330
git clone --depth 1 --no-tags https://github.com/canbyjiaoxun/dac2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110023126
git clone --depth 1 --no-tags https://github.com/destrooooyer/DES_16_cpp_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110401378
git clone --depth 1 --no-tags https://github.com/sumeetshirgure/stack-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110152442
git clone --depth 1 --no-tags https://github.com/bsenevir/chip_1217.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111741786
git clone --depth 1 --no-tags https://github.com/kingstacker/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113455583
git clone --depth 1 --no-tags https://github.com/hoonqt/pypepypper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113517065
git clone --depth 1 --no-tags https://github.com/chengyulin/ca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113551778
git clone --depth 1 --no-tags https://github.com/Fady-Saeed/MIPS-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111805918
git clone --depth 1 --no-tags https://github.com/derekmulcahy/simple_nx4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111624068
git clone --depth 1 --no-tags https://github.com/zaddan/verilog_files_on_local_drive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108891705
git clone --depth 1 --no-tags https://github.com/AhmedEssa/ASIC-ZMDI-Micorcontroller-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108849701
git clone --depth 1 --no-tags https://github.com/VasiliosRallis/VERI_LAB_EE2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113328495
git clone --depth 1 --no-tags https://github.com/darshimo/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113130625
git clone --depth 1 --no-tags https://github.com/CA2017-SqueezeTheToothpaste/Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112340357
git clone --depth 1 --no-tags https://github.com/amanchhajed/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112364139
git clone --depth 1 --no-tags https://github.com/TibbsLips/MegaLab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111598528
git clone --depth 1 --no-tags https://github.com/G-Mustang/CQP_Git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112556058
git clone --depth 1 --no-tags https://github.com/PuaChris/Fruit-Ninja-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112989328
git clone --depth 1 --no-tags https://github.com/dasanjan1296/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115166838
git clone --depth 1 --no-tags https://github.com/bharathrao64/RS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116422858
git clone --depth 1 --no-tags https://github.com/yaoyaoding/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113962532
git clone --depth 1 --no-tags https://github.com/alejandroVasquez812/ArquiDia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113858713
git clone --depth 1 --no-tags https://github.com/CA2017-SqueezeTheToothpaste/Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114606524
git clone --depth 1 --no-tags https://github.com/fjyrin/knowles32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114519317
git clone --depth 1 --no-tags https://github.com/BruceOu0614/Logic-Design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115905120
git clone --depth 1 --no-tags https://github.com/paulshih85/CA2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115902576
git clone --depth 1 --no-tags https://github.com/hengenkaosu/FPGALibs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114429261
git clone --depth 1 --no-tags https://github.com/pochyn/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115945910
git clone --depth 1 --no-tags https://github.com/mcejp/VS2_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110248108
git clone --depth 1 --no-tags https://github.com/ChrisGeorgakidis/VGA-Controller-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111021593
git clone --depth 1 --no-tags https://github.com/TannerW/EE480-Project---Log-Number-System-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110858193
git clone --depth 1 --no-tags https://github.com/MaheshHada/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110872055
git clone --depth 1 --no-tags https://github.com/cwbullivant/274_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110902044
git clone --depth 1 --no-tags https://github.com/d3vnu1l/Verilog-Platforming-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109317611
git clone --depth 1 --no-tags https://github.com/nathanielknopf/rbot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109883405
git clone --depth 1 --no-tags https://github.com/TeamHomieStreet/ECN-341-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112077423
git clone --depth 1 --no-tags https://github.com/hsiangchiyang/Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109452369
git clone --depth 1 --no-tags https://github.com/samuelfreiberg/Five-Stage-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108917272
git clone --depth 1 --no-tags https://github.com/MaoLongfei/FPGA_Praktikum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112236025
git clone --depth 1 --no-tags https://github.com/YILINQ/YASUHATI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112579441
git clone --depth 1 --no-tags https://github.com/jiawen456/InSync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113144152
git clone --depth 1 --no-tags https://github.com/chandra-gummaluru/Sound-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113072359
git clone --depth 1 --no-tags https://github.com/jeasonwill/fusion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112907343
git clone --depth 1 --no-tags https://github.com/horeuben/3Butt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113308888
git clone --depth 1 --no-tags https://github.com/duydvu/Assignment-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113186404
git clone --depth 1 --no-tags https://github.com/EdwardAlchikha/3DQ5-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111494526
git clone --depth 1 --no-tags https://github.com/leschultz/Verilog_Second_StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114042600
git clone --depth 1 --no-tags https://github.com/nikmosyl/hamming_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115262955
git clone --depth 1 --no-tags https://github.com/kubotak-fpga/de10_lite_sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115083142
git clone --depth 1 --no-tags https://github.com/EdwardAlchikha/Test-DQ5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112197600
git clone --depth 1 --no-tags https://github.com/yuesibihe/1227_key_filter_flash_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115473092
git clone --depth 1 --no-tags https://github.com/kubotak-fpga/de10_lite_sdram_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115472450
git clone --depth 1 --no-tags https://github.com/StruggleBuz/ECEN-LU-350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114987448
git clone --depth 1 --no-tags https://github.com/fengh16/EDA_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115856449
git clone --depth 1 --no-tags https://github.com/denniskkkk/test1270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116479551
git clone --depth 1 --no-tags https://github.com/flipk/verilog_proc1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116422691
git clone --depth 1 --no-tags https://github.com/ZLAllen/507_course_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116317679
git clone --depth 1 --no-tags https://github.com/caamartin35/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110770702
git clone --depth 1 --no-tags https://github.com/Mxilee/DSP_fft8point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110686789
git clone --depth 1 --no-tags https://github.com/shengwenliang/vector_norm_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110974657
git clone --depth 1 --no-tags https://github.com/shinijoker/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111581479
git clone --depth 1 --no-tags https://github.com/TibbsLips/Lab6Ryan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111597081
git clone --depth 1 --no-tags https://github.com/lmrodval/Practica_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110179254
