From c5b74f8f049bc515edf18ef2a6a540793041cdd0 Mon Sep 17 00:00:00 2001
From: Laurentiu Palcu <laurentiu.palcu@nxp.com>
Date: Wed, 5 Sep 2018 16:12:41 +0300
Subject: [PATCH 4585/5242] MLK-19460-1: drm: imx: dcss: lower CTXLD trigger
 IRQ threshold

commit  24920545b8e4c1554b2f1914b5da2cb8af75660b from
https://source.codeaurora.org/external/imx/linux-imx.git

Currently, the CTXLD IRQ trigger interrupt is set to 98% of the total
vertical frame lines.  This leaves little room for interrupt handling
since the DB trigger point is set to 99%.

This patch moves the CTXLD IRQ trigger to 95%. Hence, if PM_QoS is
disabled, and A-53 cores are allowed to go to idle (hence slightly
bigger interrupt servicing time), we have enough time to handle the
interrupt and arm the CTLXD, before DB trigger point.

Signed-off-by: Laurentiu Palcu <laurentiu.palcu@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/gpu/imx/dcss/dcss-dtg.c |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/imx/dcss/dcss-dtg.c b/drivers/gpu/imx/dcss/dcss-dtg.c
index cf56ef1..410f3c8 100644
--- a/drivers/gpu/imx/dcss/dcss-dtg.c
+++ b/drivers/gpu/imx/dcss/dcss-dtg.c
@@ -307,7 +307,7 @@ void dcss_dtg_sync_set(struct dcss_soc *dcss, struct videomode *vm)
 	dcss_dtg_write(dtg, 0, DCSS_DTG_LINE0_INT);
 
 	/* CTXLD trigger */
-	dcss_dtg_write(dtg, ((98 * dis_lrc_y) / 100) << 16, DCSS_DTG_LINE1_INT);
+	dcss_dtg_write(dtg, ((95 * dis_lrc_y) / 100) << 16, DCSS_DTG_LINE0_INT);
 }
 EXPORT_SYMBOL(dcss_dtg_sync_set);
 
-- 
1.7.9.5

