From 12a176615a098c0328edc846680fc15ac4a08b36 Mon Sep 17 00:00:00 2001
From: Robert Nelson <robertcnelson@gmail.com>
Date: Wed, 24 Mar 2021 13:41:58 -0500
Subject: [PATCH] Add BeagleBoard.org DTBS: v5.10.x-ti

https://github.com/beagleboard/BeagleBoard-DeviceTrees/tree/v5.10.x-ti

https://github.com/beagleboard/BeagleBoard-DeviceTrees/commit/6a1d1a2f6969cc5afab5affda23f5739ead93026
Signed-off-by: Robert Nelson <robertcnelson@gmail.com>
---
 .../boot/dts/.am335x-baltos-ir2110.dtb.cmd    |   22 +
 .../dts/.am335x-baltos-ir2110.dtb.d.dtc.tmp   |    1 +
 .../dts/.am335x-baltos-ir2110.dtb.d.pre.tmp   |   12 +
 .../dts/.am335x-baltos-ir2110.dtb.dts.tmp     | 4120 ++++++++++++++++
 .../boot/dts/.am335x-baltos-ir3220.dtb.cmd    |   22 +
 .../dts/.am335x-baltos-ir3220.dtb.d.dtc.tmp   |    1 +
 .../dts/.am335x-baltos-ir3220.dtb.d.pre.tmp   |   12 +
 .../dts/.am335x-baltos-ir3220.dtb.dts.tmp     | 4162 ++++++++++++++++
 .../boot/dts/.am335x-baltos-ir5221.dtb.cmd    |   22 +
 .../dts/.am335x-baltos-ir5221.dtb.d.dtc.tmp   |    1 +
 .../dts/.am335x-baltos-ir5221.dtb.d.pre.tmp   |   12 +
 .../dts/.am335x-baltos-ir5221.dtb.dts.tmp     | 4186 ++++++++++++++++
 arch/arm/boot/dts/.am335x-base0033.dtb.cmd    |   20 +
 .../boot/dts/.am335x-base0033.dtb.d.dtc.tmp   |    1 +
 .../boot/dts/.am335x-base0033.dtb.d.pre.tmp   |   10 +
 .../arm/boot/dts/.am335x-base0033.dtb.dts.tmp | 4006 +++++++++++++++
 arch/arm/boot/dts/.am335x-bone.dtb.cmd        |   19 +
 arch/arm/boot/dts/.am335x-bone.dtb.d.dtc.tmp  |    1 +
 arch/arm/boot/dts/.am335x-bone.dtb.d.pre.tmp  |    9 +
 arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp    | 3946 +++++++++++++++
 .../dts/.am335x-boneblack-wireless.dtb.cmd    |   22 +
 .../.am335x-boneblack-wireless.dtb.d.dtc.tmp  |    1 +
 .../.am335x-boneblack-wireless.dtb.d.pre.tmp  |   13 +
 .../.am335x-boneblack-wireless.dtb.dts.tmp    | 4205 ++++++++++++++++
 arch/arm/boot/dts/.am335x-boneblack.dtb.cmd   |   22 +
 .../boot/dts/.am335x-boneblack.dtb.d.dtc.tmp  |    1 +
 .../boot/dts/.am335x-boneblack.dtb.d.pre.tmp  |   12 +
 .../boot/dts/.am335x-boneblack.dtb.dts.tmp    | 4264 ++++++++++++++++
 arch/arm/boot/dts/.am335x-boneblue.dtb.cmd    |   21 +
 .../boot/dts/.am335x-boneblue.dtb.d.dtc.tmp   |    1 +
 .../boot/dts/.am335x-boneblue.dtb.d.pre.tmp   |   10 +
 .../arm/boot/dts/.am335x-boneblue.dtb.dts.tmp | 4128 ++++++++++++++++
 .../dts/.am335x-bonegreen-wireless.dtb.cmd    |   21 +
 .../.am335x-bonegreen-wireless.dtb.d.dtc.tmp  |    1 +
 .../.am335x-bonegreen-wireless.dtb.d.pre.tmp  |   12 +
 .../.am335x-bonegreen-wireless.dtb.dts.tmp    | 4085 +++++++++++++++
 arch/arm/boot/dts/.am335x-bonegreen.dtb.cmd   |   20 +
 .../boot/dts/.am335x-bonegreen.dtb.d.dtc.tmp  |    1 +
 .../boot/dts/.am335x-bonegreen.dtb.d.pre.tmp  |   10 +
 .../boot/dts/.am335x-bonegreen.dtb.dts.tmp    | 3979 +++++++++++++++
 arch/arm/boot/dts/.am335x-chiliboard.dtb.cmd  |   20 +
 .../boot/dts/.am335x-chiliboard.dtb.d.dtc.tmp |    1 +
 .../boot/dts/.am335x-chiliboard.dtb.d.pre.tmp |    9 +
 .../boot/dts/.am335x-chiliboard.dtb.dts.tmp   | 3893 +++++++++++++++
 arch/arm/boot/dts/.am335x-cm-t335.dtb.cmd     |   18 +
 .../boot/dts/.am335x-cm-t335.dtb.d.dtc.tmp    |    1 +
 .../boot/dts/.am335x-cm-t335.dtb.d.pre.tmp    |    9 +
 arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp | 4047 +++++++++++++++
 arch/arm/boot/dts/.am335x-evm.dtb.cmd         |   19 +
 arch/arm/boot/dts/.am335x-evm.dtb.d.dtc.tmp   |    1 +
 arch/arm/boot/dts/.am335x-evm.dtb.d.pre.tmp   |   10 +
 arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp     | 4394 +++++++++++++++++
 arch/arm/boot/dts/.am335x-evmsk.dtb.cmd       |   20 +
 arch/arm/boot/dts/.am335x-evmsk.dtb.d.dtc.tmp |    1 +
 arch/arm/boot/dts/.am335x-evmsk.dtb.d.pre.tmp |   11 +
 arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp   | 4323 ++++++++++++++++
 arch/arm/boot/dts/am335x-baltos-ir2110.dtb    |  Bin 0 -> 87597 bytes
 arch/arm/boot/dts/am335x-baltos-ir3220.dtb    |  Bin 0 -> 88355 bytes
 arch/arm/boot/dts/am335x-baltos-ir5221.dtb    |  Bin 0 -> 88634 bytes
 arch/arm/boot/dts/am335x-base0033.dtb         |  Bin 0 -> 85485 bytes
 arch/arm/boot/dts/am335x-bone-common.dtsi     |    2 +
 arch/arm/boot/dts/am335x-bone.dtb             |  Bin 0 -> 85917 bytes
 arch/arm/boot/dts/am335x-bone.dts             |    5 +
 .../boot/dts/am335x-boneblack-wireless.dtb    |  Bin 0 -> 90537 bytes
 .../boot/dts/am335x-boneblack-wireless.dts    |    5 +
 arch/arm/boot/dts/am335x-boneblack.dtb        |  Bin 0 -> 90080 bytes
 arch/arm/boot/dts/am335x-boneblack.dts        |    5 +
 arch/arm/boot/dts/am335x-boneblue.dtb         |  Bin 0 -> 87339 bytes
 arch/arm/boot/dts/am335x-boneblue.dts         |    3 +-
 .../boot/dts/am335x-bonegreen-wireless.dtb    |  Bin 0 -> 88261 bytes
 .../boot/dts/am335x-bonegreen-wireless.dts    |    5 +
 arch/arm/boot/dts/am335x-bonegreen.dtb        |  Bin 0 -> 86288 bytes
 arch/arm/boot/dts/am335x-bonegreen.dts        |    5 +
 arch/arm/boot/dts/am335x-chiliboard.dtb       |  Bin 0 -> 84084 bytes
 arch/arm/boot/dts/am335x-cm-t335.dtb          |  Bin 0 -> 86348 bytes
 arch/arm/boot/dts/am335x-evm.dtb              |  Bin 0 -> 93853 bytes
 arch/arm/boot/dts/am335x-evmsk.dtb            |  Bin 0 -> 92119 bytes
 arch/arm/boot/dts/am335x-osd3358-sm-red.dts   |    7 +
 arch/arm/boot/dts/am335x-osd335x-common.dtsi  |    1 +
 arch/arm/boot/dts/am335x-pocketbeagle.dts     |    2 +
 arch/arm/boot/dts/am335x-sancloud-bbe.dts     |    5 +
 arch/arm/boot/dts/am5729-beagleboneai.dts     |    2 +
 arch/arm/boot/dts/am57xx-beagle-x15-revb1.dts |    5 +
 arch/arm/boot/dts/am57xx-beagle-x15-revc.dts  |    5 +
 arch/arm/boot/dts/am57xx-beagle-x15.dts       |    5 +
 arch/arm/boot/dts/omap3-beagle-xm.dts         |    2 +
 arch/arm/boot/dts/omap3-beagle.dts            |    2 +
 arch/arm/boot/dts/overlays/BBORG_FAN-A000.dts |   30 +
 arch/arm/boot/dts/overlays/BONE-ADC.dts       |   32 +
 arch/arm/boot/dts/overlays/Makefile           |   11 +
 .../dt-bindings/board/am335x-bbw-bbb-base.h   |  103 +
 91 files changed, 58432 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-base0033.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-base0033.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-base0033.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-base0033.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bone.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-bone.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bone.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblack.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblue.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-boneblue.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblue.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-boneblue.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-bonegreen.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-chiliboard.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-chiliboard.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-chiliboard.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-chiliboard.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-cm-t335.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-cm-t335.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-cm-t335.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-evm.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-evm.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-evm.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-evmsk.dtb.cmd
 create mode 100644 arch/arm/boot/dts/.am335x-evmsk.dtb.d.dtc.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-evmsk.dtb.d.pre.tmp
 create mode 100644 arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp
 create mode 100644 arch/arm/boot/dts/am335x-baltos-ir2110.dtb
 create mode 100644 arch/arm/boot/dts/am335x-baltos-ir3220.dtb
 create mode 100644 arch/arm/boot/dts/am335x-baltos-ir5221.dtb
 create mode 100644 arch/arm/boot/dts/am335x-base0033.dtb
 create mode 100644 arch/arm/boot/dts/am335x-bone.dtb
 create mode 100644 arch/arm/boot/dts/am335x-boneblack-wireless.dtb
 create mode 100644 arch/arm/boot/dts/am335x-boneblack.dtb
 create mode 100644 arch/arm/boot/dts/am335x-boneblue.dtb
 create mode 100644 arch/arm/boot/dts/am335x-bonegreen-wireless.dtb
 create mode 100644 arch/arm/boot/dts/am335x-bonegreen.dtb
 create mode 100644 arch/arm/boot/dts/am335x-chiliboard.dtb
 create mode 100644 arch/arm/boot/dts/am335x-cm-t335.dtb
 create mode 100644 arch/arm/boot/dts/am335x-evm.dtb
 create mode 100644 arch/arm/boot/dts/am335x-evmsk.dtb
 create mode 100644 arch/arm/boot/dts/overlays/BBORG_FAN-A000.dts
 create mode 100644 arch/arm/boot/dts/overlays/BONE-ADC.dts
 create mode 100644 arch/arm/boot/dts/overlays/Makefile
 create mode 100644 include/dt-bindings/board/am335x-bbw-bbb-base.h

diff --git a/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.cmd b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.cmd
new file mode 100644
index 000000000000..73cf49b2e328
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.cmd
@@ -0,0 +1,22 @@
+cmd_arch/arm/boot/dts/am335x-baltos-ir2110.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.dts.tmp arch/arm/boot/dts/am335x-baltos-ir2110.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-baltos-ir2110.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d
+
+source_arch/arm/boot/dts/am335x-baltos-ir2110.dtb := arch/arm/boot/dts/am335x-baltos-ir2110.dts
+
+deps_arch/arm/boot/dts/am335x-baltos-ir2110.dtb := \
+  arch/arm/boot/dts/am335x-baltos.dtsi \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65910.dtsi \
+  arch/arm/boot/dts/am335x-baltos-leds.dtsi \
+
+arch/arm/boot/dts/am335x-baltos-ir2110.dtb: $(deps_arch/arm/boot/dts/am335x-baltos-ir2110.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-baltos-ir2110.dtb):
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..44536b72be2a
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-baltos-ir2110.dtb: arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.dts.tmp
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.pre.tmp
new file mode 100644
index 000000000000..14d8cec26118
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.d.pre.tmp
@@ -0,0 +1,12 @@
+am335x-baltos-ir2110.o: arch/arm/boot/dts/am335x-baltos-ir2110.dts \
+ arch/arm/boot/dts/am335x-baltos.dtsi arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+ arch/arm/boot/dts/tps65910.dtsi \
+ arch/arm/boot/dts/am335x-baltos-leds.dtsi
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.dts.tmp
new file mode 100644
index 000000000000..98aab29829e6
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir2110.dtb.dts.tmp
@@ -0,0 +1,4120 @@
+# 1 "arch/arm/boot/dts/am335x-baltos-ir2110.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-baltos-ir2110.dts"
+# 11 "arch/arm/boot/dts/am335x-baltos-ir2110.dts"
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am335x-baltos.dtsi" 1
+# 11 "arch/arm/boot/dts/am335x-baltos.dtsi"
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 12 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
+# 13 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 14 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+
+/ {
+ compatible = "vscom,onrisc", "ti,am33xx";
+
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&vdd1_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ vbat: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vbat";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-boot-on;
+ };
+
+ wl12xx_vmmc: fixedregulator2 {
+  pinctrl-names = "default";
+  pinctrl-0 = <&wl12xx_gpio>;
+  compatible = "regulator-fixed";
+  regulator-name = "vwl1271";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+  gpio = <&gpio3 8 0>;
+  startup-delay-us = <70000>;
+  enable-active-high;
+ };
+};
+
+&am33xx_pinmux {
+ mmc2_pins: pinmux_mmc2_pins {
+  pinctrl-single,pins = <
+   ((((0x820)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x824)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x828)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x9e4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ wl12xx_gpio: pinmux_wl12xx_gpio {
+  pinctrl-single,pins = <
+   ((((0x9e8)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ tps65910_pins: pinmux_tps65910_pins {
+  pinctrl-single,pins = <
+   ((((0x878)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ i2c1_pins: pinmux_i2c1_pins {
+  pinctrl-single,pins = <
+   ((((0x958)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+   ((((0x95c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x848)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x84c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x850)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x858)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x848)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x84c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x850)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x854)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ nandflash_pins_s0: nandflash_pins_s0 {
+  pinctrl-single,pins = <
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x874)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x898)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+};
+
+&elm {
+ status = "okay";
+};
+
+&gpmc {
+ pinctrl-names = "default";
+ pinctrl-0 = <&nandflash_pins_s0>;
+ ranges = <0 0 0x08000000 0x10000000>;
+ status = "okay";
+
+ nand@0,0 {
+  compatible = "ti,omap2-nand";
+  reg = <0 0 4>;
+  interrupt-parent = <&gpmc>;
+  interrupts = <0 0>,
+        <1 0>;
+  rb-gpios = <&gpmc 0 0>;
+  nand-bus-width = <8>;
+  ti,nand-ecc-opt = "bch8";
+  ti,nand-xfer-type = "polled";
+
+  gpmc,device-nand = "true";
+  gpmc,device-width = <1>;
+  gpmc,sync-clk-ps = <0>;
+  gpmc,cs-on-ns = <0>;
+  gpmc,cs-rd-off-ns = <44>;
+  gpmc,cs-wr-off-ns = <44>;
+  gpmc,adv-on-ns = <6>;
+  gpmc,adv-rd-off-ns = <34>;
+  gpmc,adv-wr-off-ns = <44>;
+  gpmc,we-on-ns = <0>;
+  gpmc,we-off-ns = <40>;
+  gpmc,oe-on-ns = <0>;
+  gpmc,oe-off-ns = <54>;
+  gpmc,access-ns = <64>;
+  gpmc,rd-cycle-ns = <82>;
+  gpmc,wr-cycle-ns = <82>;
+  gpmc,bus-turnaround-ns = <0>;
+  gpmc,cycle2cycle-delay-ns = <0>;
+  gpmc,clk-activation-ns = <0>;
+  gpmc,wr-access-ns = <40>;
+  gpmc,wr-data-mux-bus-ns = <0>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ti,elm-id = <&elm>;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&i2c1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c1_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ tps: tps@2d {
+  reg = <0x2d>;
+  gpio-controller;
+  #gpio-cells = <2>;
+  interrupt-parent = <&gpio1>;
+  interrupts = <28 1>;
+  pinctrl-names = "default";
+  pinctrl-0 = <&tps65910_pins>;
+ };
+
+ at24@50 {
+  compatible = "atmel,24c02";
+  pagesize = <8>;
+  reg = <0x50>;
+ };
+};
+
+# 1 "arch/arm/boot/dts/tps65910.dtsi" 1
+# 11 "arch/arm/boot/dts/tps65910.dtsi"
+&tps {
+ compatible = "ti,tps65910";
+
+ regulators {
+  #address-cells = <1>;
+  #size-cells = <0>;
+
+  vrtc_reg: regulator@0 {
+   reg = <0>;
+   regulator-compatible = "vrtc";
+  };
+
+  vio_reg: regulator@1 {
+   reg = <1>;
+   regulator-compatible = "vio";
+  };
+
+  vdd1_reg: regulator@2 {
+   reg = <2>;
+   regulator-compatible = "vdd1";
+  };
+
+  vdd2_reg: regulator@3 {
+   reg = <3>;
+   regulator-compatible = "vdd2";
+  };
+
+  vdd3_reg: regulator@4 {
+   reg = <4>;
+   regulator-compatible = "vdd3";
+  };
+
+  vdig1_reg: regulator@5 {
+   reg = <5>;
+   regulator-compatible = "vdig1";
+  };
+
+  vdig2_reg: regulator@6 {
+   reg = <6>;
+   regulator-compatible = "vdig2";
+  };
+
+  vpll_reg: regulator@7 {
+   reg = <7>;
+   regulator-compatible = "vpll";
+  };
+
+  vdac_reg: regulator@8 {
+   reg = <8>;
+   regulator-compatible = "vdac";
+  };
+
+  vaux1_reg: regulator@9 {
+   reg = <9>;
+   regulator-compatible = "vaux1";
+  };
+
+  vaux2_reg: regulator@10 {
+   reg = <10>;
+   regulator-compatible = "vaux2";
+  };
+
+  vaux33_reg: regulator@11 {
+   reg = <11>;
+   regulator-compatible = "vaux33";
+  };
+
+  vmmc_reg: regulator@12 {
+   reg = <12>;
+   regulator-compatible = "vmmc";
+  };
+
+  vbb_reg: regulator@13 {
+   reg = <13>;
+   regulator-compatible = "vbb";
+  };
+ };
+};
+# 262 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+
+&tps {
+ vcc1-supply = <&vbat>;
+ vcc2-supply = <&vbat>;
+ vcc3-supply = <&vbat>;
+ vcc4-supply = <&vbat>;
+ vcc5-supply = <&vbat>;
+ vcc6-supply = <&vbat>;
+ vcc7-supply = <&vbat>;
+ vccio-supply = <&vbat>;
+
+ ti,en-ck32k-xtal = <1>;
+
+ regulators {
+  vrtc_reg: regulator@0 {
+   regulator-always-on;
+  };
+
+  vio_reg: regulator@1 {
+   regulator-always-on;
+  };
+
+  vdd1_reg: regulator@2 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1312500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd2_reg: regulator@3 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd3_reg: regulator@4 {
+   regulator-always-on;
+  };
+
+  vdig1_reg: regulator@5 {
+   regulator-always-on;
+  };
+
+  vdig2_reg: regulator@6 {
+   regulator-always-on;
+  };
+
+  vpll_reg: regulator@7 {
+   regulator-always-on;
+  };
+
+  vdac_reg: regulator@8 {
+   regulator-always-on;
+  };
+
+  vaux1_reg: regulator@9 {
+   regulator-always-on;
+  };
+
+  vaux2_reg: regulator@10 {
+   regulator-always-on;
+  };
+
+  vaux33_reg: regulator@11 {
+   regulator-always-on;
+  };
+
+  vmmc_reg: regulator@12 {
+   regulator-min-microvolt = <1800000>;
+   regulator-max-microvolt = <3300000>;
+   regulator-always-on;
+  };
+ };
+};
+
+&mac {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ dual_emac = <1>;
+
+ status = "okay";
+};
+
+&davinci_mdio {
+ status = "okay";
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+
+ phy1: ethernet-phy@1 {
+  reg = <7>;
+  eee-broken-100tx;
+  eee-broken-1000t;
+ };
+};
+
+&mmc1 {
+ vmmc-supply = <&vmmc_reg>;
+ status = "okay";
+};
+
+&mmc2 {
+ status = "okay";
+ vmmc-supply = <&wl12xx_vmmc>;
+ non-removable;
+ bus-width = <4>;
+ cap-power-off-card;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc2_pins>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@2 {
+  compatible = "ti,wl1835";
+  reg = <2>;
+  interrupt-parent = <&gpio3>;
+  interrupts = <7 1>;
+ };
+};
+
+&sham {
+ status = "okay";
+};
+
+&aes {
+ status = "okay";
+};
+
+&gpio0 {
+ ti,no-reset-on-init;
+};
+
+&gpio3 {
+ ti,no-reset-on-init;
+};
+# 14 "arch/arm/boot/dts/am335x-baltos-ir2110.dts" 2
+# 1 "arch/arm/boot/dts/am335x-baltos-leds.dtsi" 1
+# 13 "arch/arm/boot/dts/am335x-baltos-leds.dtsi"
+/ {
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds>;
+
+  compatible = "gpio-leds";
+
+  power {
+   label = "onrisc:red:power";
+   linux,default-trigger = "default-on";
+   gpios = <&gpio3 0 1>;
+   default-state = "on";
+  };
+  wlan {
+   label = "onrisc:blue:wlan";
+   gpios = <&gpio0 16 0>;
+   default-state = "off";
+  };
+  app {
+   label = "onrisc:green:app";
+   gpios = <&gpio0 17 0>;
+   default-state = "off";
+  };
+ };
+};
+
+&am33xx_pinmux {
+ user_leds: pinmux_user_leds {
+  pinctrl-single,pins = <
+   ((((0x908)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+};
+# 15 "arch/arm/boot/dts/am335x-baltos-ir2110.dts" 2
+
+/ {
+ model = "OnRISC Baltos iR 2110";
+};
+
+&am33xx_pinmux {
+ uart1_pins: pinmux_uart1_pins {
+  pinctrl-single,pins = <
+   ((((0x980)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x984)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x97c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x83c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+  >;
+ };
+};
+
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart1_pins>;
+ dtr-gpios = <&gpio2 22 1>;
+ dsr-gpios = <&gpio2 23 1>;
+ dcd-gpios = <&gpio2 24 1>;
+ rng-gpios = <&gpio2 25 1>;
+
+ status = "okay";
+};
+
+&usb0_phy {
+ status = "okay";
+};
+
+&usb0 {
+ status = "okay";
+ dr_mode = "host";
+};
+
+&davinci_mdio {
+ phy0: ethernet-phy@0 {
+  reg = <1>;
+ };
+};
+
+&cpsw_emac0 {
+ phy-mode = "rmii";
+ dual_emac_res_vlan = <1>;
+ phy-handle = <&phy0>;
+};
+
+&cpsw_emac1 {
+ phy-mode = "rgmii-id";
+ dual_emac_res_vlan = <2>;
+ phy-handle = <&phy1>;
+};
+
+&mmc1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio1 15 1>;
+};
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.cmd b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.cmd
new file mode 100644
index 000000000000..290e014852cd
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.cmd
@@ -0,0 +1,22 @@
+cmd_arch/arm/boot/dts/am335x-baltos-ir3220.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.dts.tmp arch/arm/boot/dts/am335x-baltos-ir3220.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-baltos-ir3220.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d
+
+source_arch/arm/boot/dts/am335x-baltos-ir3220.dtb := arch/arm/boot/dts/am335x-baltos-ir3220.dts
+
+deps_arch/arm/boot/dts/am335x-baltos-ir3220.dtb := \
+  arch/arm/boot/dts/am335x-baltos.dtsi \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65910.dtsi \
+  arch/arm/boot/dts/am335x-baltos-leds.dtsi \
+
+arch/arm/boot/dts/am335x-baltos-ir3220.dtb: $(deps_arch/arm/boot/dts/am335x-baltos-ir3220.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-baltos-ir3220.dtb):
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..bda667e0e0d5
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-baltos-ir3220.dtb: arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.dts.tmp
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.pre.tmp
new file mode 100644
index 000000000000..c309dabdb932
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.d.pre.tmp
@@ -0,0 +1,12 @@
+am335x-baltos-ir3220.o: arch/arm/boot/dts/am335x-baltos-ir3220.dts \
+ arch/arm/boot/dts/am335x-baltos.dtsi arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+ arch/arm/boot/dts/tps65910.dtsi \
+ arch/arm/boot/dts/am335x-baltos-leds.dtsi
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.dts.tmp
new file mode 100644
index 000000000000..c1069fe8511a
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir3220.dtb.dts.tmp
@@ -0,0 +1,4162 @@
+# 1 "arch/arm/boot/dts/am335x-baltos-ir3220.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-baltos-ir3220.dts"
+# 11 "arch/arm/boot/dts/am335x-baltos-ir3220.dts"
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am335x-baltos.dtsi" 1
+# 11 "arch/arm/boot/dts/am335x-baltos.dtsi"
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 12 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
+# 13 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 14 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+
+/ {
+ compatible = "vscom,onrisc", "ti,am33xx";
+
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&vdd1_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ vbat: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vbat";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-boot-on;
+ };
+
+ wl12xx_vmmc: fixedregulator2 {
+  pinctrl-names = "default";
+  pinctrl-0 = <&wl12xx_gpio>;
+  compatible = "regulator-fixed";
+  regulator-name = "vwl1271";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+  gpio = <&gpio3 8 0>;
+  startup-delay-us = <70000>;
+  enable-active-high;
+ };
+};
+
+&am33xx_pinmux {
+ mmc2_pins: pinmux_mmc2_pins {
+  pinctrl-single,pins = <
+   ((((0x820)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x824)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x828)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x9e4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ wl12xx_gpio: pinmux_wl12xx_gpio {
+  pinctrl-single,pins = <
+   ((((0x9e8)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ tps65910_pins: pinmux_tps65910_pins {
+  pinctrl-single,pins = <
+   ((((0x878)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ i2c1_pins: pinmux_i2c1_pins {
+  pinctrl-single,pins = <
+   ((((0x958)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+   ((((0x95c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x848)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x84c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x850)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x858)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x848)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x84c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x850)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x854)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ nandflash_pins_s0: nandflash_pins_s0 {
+  pinctrl-single,pins = <
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x874)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x898)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+};
+
+&elm {
+ status = "okay";
+};
+
+&gpmc {
+ pinctrl-names = "default";
+ pinctrl-0 = <&nandflash_pins_s0>;
+ ranges = <0 0 0x08000000 0x10000000>;
+ status = "okay";
+
+ nand@0,0 {
+  compatible = "ti,omap2-nand";
+  reg = <0 0 4>;
+  interrupt-parent = <&gpmc>;
+  interrupts = <0 0>,
+        <1 0>;
+  rb-gpios = <&gpmc 0 0>;
+  nand-bus-width = <8>;
+  ti,nand-ecc-opt = "bch8";
+  ti,nand-xfer-type = "polled";
+
+  gpmc,device-nand = "true";
+  gpmc,device-width = <1>;
+  gpmc,sync-clk-ps = <0>;
+  gpmc,cs-on-ns = <0>;
+  gpmc,cs-rd-off-ns = <44>;
+  gpmc,cs-wr-off-ns = <44>;
+  gpmc,adv-on-ns = <6>;
+  gpmc,adv-rd-off-ns = <34>;
+  gpmc,adv-wr-off-ns = <44>;
+  gpmc,we-on-ns = <0>;
+  gpmc,we-off-ns = <40>;
+  gpmc,oe-on-ns = <0>;
+  gpmc,oe-off-ns = <54>;
+  gpmc,access-ns = <64>;
+  gpmc,rd-cycle-ns = <82>;
+  gpmc,wr-cycle-ns = <82>;
+  gpmc,bus-turnaround-ns = <0>;
+  gpmc,cycle2cycle-delay-ns = <0>;
+  gpmc,clk-activation-ns = <0>;
+  gpmc,wr-access-ns = <40>;
+  gpmc,wr-data-mux-bus-ns = <0>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ti,elm-id = <&elm>;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&i2c1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c1_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ tps: tps@2d {
+  reg = <0x2d>;
+  gpio-controller;
+  #gpio-cells = <2>;
+  interrupt-parent = <&gpio1>;
+  interrupts = <28 1>;
+  pinctrl-names = "default";
+  pinctrl-0 = <&tps65910_pins>;
+ };
+
+ at24@50 {
+  compatible = "atmel,24c02";
+  pagesize = <8>;
+  reg = <0x50>;
+ };
+};
+
+# 1 "arch/arm/boot/dts/tps65910.dtsi" 1
+# 11 "arch/arm/boot/dts/tps65910.dtsi"
+&tps {
+ compatible = "ti,tps65910";
+
+ regulators {
+  #address-cells = <1>;
+  #size-cells = <0>;
+
+  vrtc_reg: regulator@0 {
+   reg = <0>;
+   regulator-compatible = "vrtc";
+  };
+
+  vio_reg: regulator@1 {
+   reg = <1>;
+   regulator-compatible = "vio";
+  };
+
+  vdd1_reg: regulator@2 {
+   reg = <2>;
+   regulator-compatible = "vdd1";
+  };
+
+  vdd2_reg: regulator@3 {
+   reg = <3>;
+   regulator-compatible = "vdd2";
+  };
+
+  vdd3_reg: regulator@4 {
+   reg = <4>;
+   regulator-compatible = "vdd3";
+  };
+
+  vdig1_reg: regulator@5 {
+   reg = <5>;
+   regulator-compatible = "vdig1";
+  };
+
+  vdig2_reg: regulator@6 {
+   reg = <6>;
+   regulator-compatible = "vdig2";
+  };
+
+  vpll_reg: regulator@7 {
+   reg = <7>;
+   regulator-compatible = "vpll";
+  };
+
+  vdac_reg: regulator@8 {
+   reg = <8>;
+   regulator-compatible = "vdac";
+  };
+
+  vaux1_reg: regulator@9 {
+   reg = <9>;
+   regulator-compatible = "vaux1";
+  };
+
+  vaux2_reg: regulator@10 {
+   reg = <10>;
+   regulator-compatible = "vaux2";
+  };
+
+  vaux33_reg: regulator@11 {
+   reg = <11>;
+   regulator-compatible = "vaux33";
+  };
+
+  vmmc_reg: regulator@12 {
+   reg = <12>;
+   regulator-compatible = "vmmc";
+  };
+
+  vbb_reg: regulator@13 {
+   reg = <13>;
+   regulator-compatible = "vbb";
+  };
+ };
+};
+# 262 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+
+&tps {
+ vcc1-supply = <&vbat>;
+ vcc2-supply = <&vbat>;
+ vcc3-supply = <&vbat>;
+ vcc4-supply = <&vbat>;
+ vcc5-supply = <&vbat>;
+ vcc6-supply = <&vbat>;
+ vcc7-supply = <&vbat>;
+ vccio-supply = <&vbat>;
+
+ ti,en-ck32k-xtal = <1>;
+
+ regulators {
+  vrtc_reg: regulator@0 {
+   regulator-always-on;
+  };
+
+  vio_reg: regulator@1 {
+   regulator-always-on;
+  };
+
+  vdd1_reg: regulator@2 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1312500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd2_reg: regulator@3 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd3_reg: regulator@4 {
+   regulator-always-on;
+  };
+
+  vdig1_reg: regulator@5 {
+   regulator-always-on;
+  };
+
+  vdig2_reg: regulator@6 {
+   regulator-always-on;
+  };
+
+  vpll_reg: regulator@7 {
+   regulator-always-on;
+  };
+
+  vdac_reg: regulator@8 {
+   regulator-always-on;
+  };
+
+  vaux1_reg: regulator@9 {
+   regulator-always-on;
+  };
+
+  vaux2_reg: regulator@10 {
+   regulator-always-on;
+  };
+
+  vaux33_reg: regulator@11 {
+   regulator-always-on;
+  };
+
+  vmmc_reg: regulator@12 {
+   regulator-min-microvolt = <1800000>;
+   regulator-max-microvolt = <3300000>;
+   regulator-always-on;
+  };
+ };
+};
+
+&mac {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ dual_emac = <1>;
+
+ status = "okay";
+};
+
+&davinci_mdio {
+ status = "okay";
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+
+ phy1: ethernet-phy@1 {
+  reg = <7>;
+  eee-broken-100tx;
+  eee-broken-1000t;
+ };
+};
+
+&mmc1 {
+ vmmc-supply = <&vmmc_reg>;
+ status = "okay";
+};
+
+&mmc2 {
+ status = "okay";
+ vmmc-supply = <&wl12xx_vmmc>;
+ non-removable;
+ bus-width = <4>;
+ cap-power-off-card;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc2_pins>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@2 {
+  compatible = "ti,wl1835";
+  reg = <2>;
+  interrupt-parent = <&gpio3>;
+  interrupts = <7 1>;
+ };
+};
+
+&sham {
+ status = "okay";
+};
+
+&aes {
+ status = "okay";
+};
+
+&gpio0 {
+ ti,no-reset-on-init;
+};
+
+&gpio3 {
+ ti,no-reset-on-init;
+};
+# 14 "arch/arm/boot/dts/am335x-baltos-ir3220.dts" 2
+# 1 "arch/arm/boot/dts/am335x-baltos-leds.dtsi" 1
+# 13 "arch/arm/boot/dts/am335x-baltos-leds.dtsi"
+/ {
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds>;
+
+  compatible = "gpio-leds";
+
+  power {
+   label = "onrisc:red:power";
+   linux,default-trigger = "default-on";
+   gpios = <&gpio3 0 1>;
+   default-state = "on";
+  };
+  wlan {
+   label = "onrisc:blue:wlan";
+   gpios = <&gpio0 16 0>;
+   default-state = "off";
+  };
+  app {
+   label = "onrisc:green:app";
+   gpios = <&gpio0 17 0>;
+   default-state = "off";
+  };
+ };
+};
+
+&am33xx_pinmux {
+ user_leds: pinmux_user_leds {
+  pinctrl-single,pins = <
+   ((((0x908)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+};
+# 15 "arch/arm/boot/dts/am335x-baltos-ir3220.dts" 2
+
+/ {
+ model = "OnRISC Baltos iR 3220";
+};
+
+&am33xx_pinmux {
+ tca6416_pins: pinmux_tca6416_pins {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ uart1_pins: pinmux_uart1_pins {
+  pinctrl-single,pins = <
+   ((((0x980)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x984)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x97c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ uart2_pins: pinmux_uart2_pins {
+  pinctrl-single,pins = <
+   ((((0x950)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (1)
+   ((((0x954)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x98c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x830)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x834)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x838)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x83c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+
+   ((((0x9a0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+  >;
+ };
+};
+
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart1_pins>;
+ dtr-gpios = <&gpio2 22 1>;
+ dsr-gpios = <&gpio2 23 1>;
+ dcd-gpios = <&gpio2 24 1>;
+ rng-gpios = <&gpio2 25 1>;
+
+ status = "okay";
+};
+
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart2_pins>;
+ dtr-gpios = <&gpio1 12 1>;
+ dsr-gpios = <&gpio1 13 1>;
+ dcd-gpios = <&gpio1 14 1>;
+ rng-gpios = <&gpio1 15 1>;
+
+ status = "okay";
+};
+
+&i2c1 {
+ tca6416: gpio@20 {
+  compatible = "ti,tca6416";
+  reg = <0x20>;
+  gpio-controller;
+  #gpio-cells = <2>;
+  interrupt-parent = <&gpio0>;
+  interrupts = <20 1>;
+  pinctrl-names = "default";
+  pinctrl-0 = <&tca6416_pins>;
+ };
+};
+
+&usb0_phy {
+ status = "okay";
+};
+
+&usb0 {
+ status = "okay";
+ dr_mode = "host";
+};
+
+&cpsw_emac0 {
+ phy-mode = "rmii";
+ dual_emac_res_vlan = <1>;
+ fixed-link {
+  speed = <100>;
+  full-duplex;
+ };
+};
+
+&cpsw_emac1 {
+ phy-mode = "rgmii-id";
+ dual_emac_res_vlan = <2>;
+ phy-handle = <&phy1>;
+};
+
+&mmc1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio2 18 1>;
+};
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.cmd b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.cmd
new file mode 100644
index 000000000000..0f5743b42aa5
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.cmd
@@ -0,0 +1,22 @@
+cmd_arch/arm/boot/dts/am335x-baltos-ir5221.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.dts.tmp arch/arm/boot/dts/am335x-baltos-ir5221.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-baltos-ir5221.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d
+
+source_arch/arm/boot/dts/am335x-baltos-ir5221.dtb := arch/arm/boot/dts/am335x-baltos-ir5221.dts
+
+deps_arch/arm/boot/dts/am335x-baltos-ir5221.dtb := \
+  arch/arm/boot/dts/am335x-baltos.dtsi \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65910.dtsi \
+  arch/arm/boot/dts/am335x-baltos-leds.dtsi \
+
+arch/arm/boot/dts/am335x-baltos-ir5221.dtb: $(deps_arch/arm/boot/dts/am335x-baltos-ir5221.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-baltos-ir5221.dtb):
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..bcdf7d9f2701
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-baltos-ir5221.dtb: arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.dts.tmp
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.pre.tmp
new file mode 100644
index 000000000000..a94d7b9ae4e6
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.d.pre.tmp
@@ -0,0 +1,12 @@
+am335x-baltos-ir5221.o: arch/arm/boot/dts/am335x-baltos-ir5221.dts \
+ arch/arm/boot/dts/am335x-baltos.dtsi arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+ arch/arm/boot/dts/tps65910.dtsi \
+ arch/arm/boot/dts/am335x-baltos-leds.dtsi
diff --git a/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.dts.tmp
new file mode 100644
index 000000000000..989ed8aa37ef
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-baltos-ir5221.dtb.dts.tmp
@@ -0,0 +1,4186 @@
+# 1 "arch/arm/boot/dts/am335x-baltos-ir5221.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-baltos-ir5221.dts"
+# 11 "arch/arm/boot/dts/am335x-baltos-ir5221.dts"
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am335x-baltos.dtsi" 1
+# 11 "arch/arm/boot/dts/am335x-baltos.dtsi"
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 12 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
+# 13 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 14 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+
+/ {
+ compatible = "vscom,onrisc", "ti,am33xx";
+
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&vdd1_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ vbat: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vbat";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-boot-on;
+ };
+
+ wl12xx_vmmc: fixedregulator2 {
+  pinctrl-names = "default";
+  pinctrl-0 = <&wl12xx_gpio>;
+  compatible = "regulator-fixed";
+  regulator-name = "vwl1271";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+  gpio = <&gpio3 8 0>;
+  startup-delay-us = <70000>;
+  enable-active-high;
+ };
+};
+
+&am33xx_pinmux {
+ mmc2_pins: pinmux_mmc2_pins {
+  pinctrl-single,pins = <
+   ((((0x820)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x824)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x828)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x9e4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ wl12xx_gpio: pinmux_wl12xx_gpio {
+  pinctrl-single,pins = <
+   ((((0x9e8)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ tps65910_pins: pinmux_tps65910_pins {
+  pinctrl-single,pins = <
+   ((((0x878)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ i2c1_pins: pinmux_i2c1_pins {
+  pinctrl-single,pins = <
+   ((((0x958)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+   ((((0x95c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x848)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x84c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x850)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x858)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x848)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x84c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x850)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x854)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ nandflash_pins_s0: nandflash_pins_s0 {
+  pinctrl-single,pins = <
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x874)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x898)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+};
+
+&elm {
+ status = "okay";
+};
+
+&gpmc {
+ pinctrl-names = "default";
+ pinctrl-0 = <&nandflash_pins_s0>;
+ ranges = <0 0 0x08000000 0x10000000>;
+ status = "okay";
+
+ nand@0,0 {
+  compatible = "ti,omap2-nand";
+  reg = <0 0 4>;
+  interrupt-parent = <&gpmc>;
+  interrupts = <0 0>,
+        <1 0>;
+  rb-gpios = <&gpmc 0 0>;
+  nand-bus-width = <8>;
+  ti,nand-ecc-opt = "bch8";
+  ti,nand-xfer-type = "polled";
+
+  gpmc,device-nand = "true";
+  gpmc,device-width = <1>;
+  gpmc,sync-clk-ps = <0>;
+  gpmc,cs-on-ns = <0>;
+  gpmc,cs-rd-off-ns = <44>;
+  gpmc,cs-wr-off-ns = <44>;
+  gpmc,adv-on-ns = <6>;
+  gpmc,adv-rd-off-ns = <34>;
+  gpmc,adv-wr-off-ns = <44>;
+  gpmc,we-on-ns = <0>;
+  gpmc,we-off-ns = <40>;
+  gpmc,oe-on-ns = <0>;
+  gpmc,oe-off-ns = <54>;
+  gpmc,access-ns = <64>;
+  gpmc,rd-cycle-ns = <82>;
+  gpmc,wr-cycle-ns = <82>;
+  gpmc,bus-turnaround-ns = <0>;
+  gpmc,cycle2cycle-delay-ns = <0>;
+  gpmc,clk-activation-ns = <0>;
+  gpmc,wr-access-ns = <40>;
+  gpmc,wr-data-mux-bus-ns = <0>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ti,elm-id = <&elm>;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&i2c1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c1_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ tps: tps@2d {
+  reg = <0x2d>;
+  gpio-controller;
+  #gpio-cells = <2>;
+  interrupt-parent = <&gpio1>;
+  interrupts = <28 1>;
+  pinctrl-names = "default";
+  pinctrl-0 = <&tps65910_pins>;
+ };
+
+ at24@50 {
+  compatible = "atmel,24c02";
+  pagesize = <8>;
+  reg = <0x50>;
+ };
+};
+
+# 1 "arch/arm/boot/dts/tps65910.dtsi" 1
+# 11 "arch/arm/boot/dts/tps65910.dtsi"
+&tps {
+ compatible = "ti,tps65910";
+
+ regulators {
+  #address-cells = <1>;
+  #size-cells = <0>;
+
+  vrtc_reg: regulator@0 {
+   reg = <0>;
+   regulator-compatible = "vrtc";
+  };
+
+  vio_reg: regulator@1 {
+   reg = <1>;
+   regulator-compatible = "vio";
+  };
+
+  vdd1_reg: regulator@2 {
+   reg = <2>;
+   regulator-compatible = "vdd1";
+  };
+
+  vdd2_reg: regulator@3 {
+   reg = <3>;
+   regulator-compatible = "vdd2";
+  };
+
+  vdd3_reg: regulator@4 {
+   reg = <4>;
+   regulator-compatible = "vdd3";
+  };
+
+  vdig1_reg: regulator@5 {
+   reg = <5>;
+   regulator-compatible = "vdig1";
+  };
+
+  vdig2_reg: regulator@6 {
+   reg = <6>;
+   regulator-compatible = "vdig2";
+  };
+
+  vpll_reg: regulator@7 {
+   reg = <7>;
+   regulator-compatible = "vpll";
+  };
+
+  vdac_reg: regulator@8 {
+   reg = <8>;
+   regulator-compatible = "vdac";
+  };
+
+  vaux1_reg: regulator@9 {
+   reg = <9>;
+   regulator-compatible = "vaux1";
+  };
+
+  vaux2_reg: regulator@10 {
+   reg = <10>;
+   regulator-compatible = "vaux2";
+  };
+
+  vaux33_reg: regulator@11 {
+   reg = <11>;
+   regulator-compatible = "vaux33";
+  };
+
+  vmmc_reg: regulator@12 {
+   reg = <12>;
+   regulator-compatible = "vmmc";
+  };
+
+  vbb_reg: regulator@13 {
+   reg = <13>;
+   regulator-compatible = "vbb";
+  };
+ };
+};
+# 262 "arch/arm/boot/dts/am335x-baltos.dtsi" 2
+
+&tps {
+ vcc1-supply = <&vbat>;
+ vcc2-supply = <&vbat>;
+ vcc3-supply = <&vbat>;
+ vcc4-supply = <&vbat>;
+ vcc5-supply = <&vbat>;
+ vcc6-supply = <&vbat>;
+ vcc7-supply = <&vbat>;
+ vccio-supply = <&vbat>;
+
+ ti,en-ck32k-xtal = <1>;
+
+ regulators {
+  vrtc_reg: regulator@0 {
+   regulator-always-on;
+  };
+
+  vio_reg: regulator@1 {
+   regulator-always-on;
+  };
+
+  vdd1_reg: regulator@2 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1312500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd2_reg: regulator@3 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd3_reg: regulator@4 {
+   regulator-always-on;
+  };
+
+  vdig1_reg: regulator@5 {
+   regulator-always-on;
+  };
+
+  vdig2_reg: regulator@6 {
+   regulator-always-on;
+  };
+
+  vpll_reg: regulator@7 {
+   regulator-always-on;
+  };
+
+  vdac_reg: regulator@8 {
+   regulator-always-on;
+  };
+
+  vaux1_reg: regulator@9 {
+   regulator-always-on;
+  };
+
+  vaux2_reg: regulator@10 {
+   regulator-always-on;
+  };
+
+  vaux33_reg: regulator@11 {
+   regulator-always-on;
+  };
+
+  vmmc_reg: regulator@12 {
+   regulator-min-microvolt = <1800000>;
+   regulator-max-microvolt = <3300000>;
+   regulator-always-on;
+  };
+ };
+};
+
+&mac {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ dual_emac = <1>;
+
+ status = "okay";
+};
+
+&davinci_mdio {
+ status = "okay";
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+
+ phy1: ethernet-phy@1 {
+  reg = <7>;
+  eee-broken-100tx;
+  eee-broken-1000t;
+ };
+};
+
+&mmc1 {
+ vmmc-supply = <&vmmc_reg>;
+ status = "okay";
+};
+
+&mmc2 {
+ status = "okay";
+ vmmc-supply = <&wl12xx_vmmc>;
+ non-removable;
+ bus-width = <4>;
+ cap-power-off-card;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc2_pins>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@2 {
+  compatible = "ti,wl1835";
+  reg = <2>;
+  interrupt-parent = <&gpio3>;
+  interrupts = <7 1>;
+ };
+};
+
+&sham {
+ status = "okay";
+};
+
+&aes {
+ status = "okay";
+};
+
+&gpio0 {
+ ti,no-reset-on-init;
+};
+
+&gpio3 {
+ ti,no-reset-on-init;
+};
+# 14 "arch/arm/boot/dts/am335x-baltos-ir5221.dts" 2
+# 1 "arch/arm/boot/dts/am335x-baltos-leds.dtsi" 1
+# 13 "arch/arm/boot/dts/am335x-baltos-leds.dtsi"
+/ {
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds>;
+
+  compatible = "gpio-leds";
+
+  power {
+   label = "onrisc:red:power";
+   linux,default-trigger = "default-on";
+   gpios = <&gpio3 0 1>;
+   default-state = "on";
+  };
+  wlan {
+   label = "onrisc:blue:wlan";
+   gpios = <&gpio0 16 0>;
+   default-state = "off";
+  };
+  app {
+   label = "onrisc:green:app";
+   gpios = <&gpio0 17 0>;
+   default-state = "off";
+  };
+ };
+};
+
+&am33xx_pinmux {
+ user_leds: pinmux_user_leds {
+  pinctrl-single,pins = <
+   ((((0x908)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+};
+# 15 "arch/arm/boot/dts/am335x-baltos-ir5221.dts" 2
+
+/ {
+ model = "OnRISC Baltos iR 5221";
+};
+
+&am33xx_pinmux {
+ tca6416_pins: pinmux_tca6416_pins {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+
+ dcan1_pins: pinmux_dcan1_pins {
+  pinctrl-single,pins = <
+   ((((0x968)) & 0xffff) - (0x0800)) (((1 << 3))) (2)
+   ((((0x96c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+  >;
+ };
+
+ uart1_pins: pinmux_uart1_pins {
+  pinctrl-single,pins = <
+   ((((0x980)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x984)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x97c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ uart2_pins: pinmux_uart2_pins {
+  pinctrl-single,pins = <
+   ((((0x950)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (1)
+   ((((0x954)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x98c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x830)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x834)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x838)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x83c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+
+   ((((0x9a0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+  >;
+ };
+};
+
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart1_pins>;
+ dtr-gpios = <&gpio2 22 1>;
+ dsr-gpios = <&gpio2 23 1>;
+ dcd-gpios = <&gpio2 24 1>;
+ rng-gpios = <&gpio2 25 1>;
+
+ status = "okay";
+};
+
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart2_pins>;
+ dtr-gpios = <&gpio1 12 1>;
+ dsr-gpios = <&gpio1 13 1>;
+ dcd-gpios = <&gpio1 14 1>;
+ rng-gpios = <&gpio1 15 1>;
+
+ status = "okay";
+};
+
+&i2c1 {
+ tca6416: gpio@20 {
+  compatible = "ti,tca6416";
+  reg = <0x20>;
+  gpio-controller;
+  #gpio-cells = <2>;
+  interrupt-parent = <&gpio0>;
+  interrupts = <20 1>;
+  pinctrl-names = "default";
+  pinctrl-0 = <&tca6416_pins>;
+ };
+};
+
+&usb0_phy {
+ status = "okay";
+};
+
+&usb1_phy {
+ status = "okay";
+};
+
+&usb0 {
+ status = "okay";
+ dr_mode = "host";
+};
+
+&usb1 {
+ status = "okay";
+ dr_mode = "host";
+};
+
+&cpsw_emac0 {
+ phy-mode = "rmii";
+ dual_emac_res_vlan = <1>;
+ fixed-link {
+  speed = <100>;
+  full-duplex;
+ };
+};
+
+&cpsw_emac1 {
+ phy-mode = "rgmii-id";
+ dual_emac_res_vlan = <2>;
+ phy-handle = <&phy1>;
+};
+
+&dcan1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&dcan1_pins>;
+
+ status = "okay";
+};
+
+&mmc1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio2 18 1>;
+};
diff --git a/arch/arm/boot/dts/.am335x-base0033.dtb.cmd b/arch/arm/boot/dts/.am335x-base0033.dtb.cmd
new file mode 100644
index 000000000000..2e178f144605
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-base0033.dtb.cmd
@@ -0,0 +1,20 @@
+cmd_arch/arm/boot/dts/am335x-base0033.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-base0033.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-base0033.dtb.dts.tmp arch/arm/boot/dts/am335x-base0033.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-base0033.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-base0033.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-base0033.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-base0033.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-base0033.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-base0033.dtb.d
+
+source_arch/arm/boot/dts/am335x-base0033.dtb := arch/arm/boot/dts/am335x-base0033.dts
+
+deps_arch/arm/boot/dts/am335x-base0033.dtb := \
+  arch/arm/boot/dts/am335x-igep0033.dtsi \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65910.dtsi \
+
+arch/arm/boot/dts/am335x-base0033.dtb: $(deps_arch/arm/boot/dts/am335x-base0033.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-base0033.dtb):
diff --git a/arch/arm/boot/dts/.am335x-base0033.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-base0033.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..97343c57db4a
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-base0033.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-base0033.dtb: arch/arm/boot/dts/.am335x-base0033.dtb.dts.tmp
diff --git a/arch/arm/boot/dts/.am335x-base0033.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-base0033.dtb.d.pre.tmp
new file mode 100644
index 000000000000..ea04dcf75dfd
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-base0033.dtb.d.pre.tmp
@@ -0,0 +1,10 @@
+am335x-base0033.o: arch/arm/boot/dts/am335x-base0033.dts \
+ arch/arm/boot/dts/am335x-igep0033.dtsi arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+ arch/arm/boot/dts/tps65910.dtsi
diff --git a/arch/arm/boot/dts/.am335x-base0033.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-base0033.dtb.dts.tmp
new file mode 100644
index 000000000000..38aab9742f00
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-base0033.dtb.dts.tmp
@@ -0,0 +1,4006 @@
+# 1 "arch/arm/boot/dts/am335x-base0033.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-base0033.dts"
+
+
+
+
+
+
+
+# 1 "arch/arm/boot/dts/am335x-igep0033.dtsi" 1
+
+
+
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 11 "arch/arm/boot/dts/am335x-igep0033.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 12 "arch/arm/boot/dts/am335x-igep0033.dtsi" 2
+
+/ {
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&vdd1_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&leds_pins>;
+
+  compatible = "gpio-leds";
+
+  led0 {
+   label = "com:green:user";
+   gpios = <&gpio1 23 0>;
+   default-state = "on";
+  };
+ };
+
+ vbat: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vbat";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-boot-on;
+ };
+
+ vmmc: fixedregulator1 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmc";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+};
+
+&am33xx_pinmux {
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ nandflash_pins: pinmux_nandflash_pins {
+  pinctrl-single,pins = <
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x874)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x898)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ leds_pins: pinmux_leds_pins {
+  pinctrl-single,pins = <
+   ((((0x85c)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+};
+
+&mac {
+ status = "okay";
+};
+
+&davinci_mdio {
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+
+ ethphy1: ethernet-phy@1 {
+  reg = <1>;
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "rmii";
+
+};
+
+&cpsw_emac1 {
+ phy-handle = <&ethphy1>;
+ phy-mode = "rmii";
+};
+
+&elm {
+ status = "okay";
+};
+
+&gpmc {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&nandflash_pins>;
+
+ ranges = <0 0 0x08000000 0x1000000>;
+
+ nand@0,0 {
+  compatible = "ti,omap2-nand";
+  reg = <0 0 4>;
+  interrupt-parent = <&gpmc>;
+  interrupts = <0 0>,
+        <1 0>;
+  rb-gpios = <&gpmc 0 0>;
+  nand-bus-width = <8>;
+  ti,nand-ecc-opt = "bch8";
+  gpmc,device-width = <1>;
+  gpmc,sync-clk-ps = <0>;
+  gpmc,cs-on-ns = <0>;
+  gpmc,cs-rd-off-ns = <44>;
+  gpmc,cs-wr-off-ns = <44>;
+  gpmc,adv-on-ns = <6>;
+  gpmc,adv-rd-off-ns = <34>;
+  gpmc,adv-wr-off-ns = <44>;
+  gpmc,we-on-ns = <0>;
+  gpmc,we-off-ns = <40>;
+  gpmc,oe-on-ns = <0>;
+  gpmc,oe-off-ns = <54>;
+  gpmc,access-ns = <64>;
+  gpmc,rd-cycle-ns = <82>;
+  gpmc,wr-cycle-ns = <82>;
+  gpmc,bus-turnaround-ns = <0>;
+  gpmc,cycle2cycle-delay-ns = <0>;
+  gpmc,clk-activation-ns = <0>;
+  gpmc,wr-access-ns = <40>;
+  gpmc,wr-data-mux-bus-ns = <0>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ti,elm-id = <&elm>;
+
+
+  partition@0 {
+   label = "SPL";
+   reg = <0x00000000 0x000080000>;
+  };
+
+  partition@1 {
+   label = "U-boot";
+   reg = <0x00080000 0x001e0000>;
+  };
+
+  partition@2 {
+   label = "U-Boot Env";
+   reg = <0x00260000 0x00020000>;
+  };
+
+  partition@3 {
+   label = "Kernel";
+   reg = <0x00280000 0x00500000>;
+  };
+
+  partition@4 {
+   label = "File System";
+   reg = <0x00780000 0x007880000>;
+  };
+ };
+};
+
+&i2c0 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ clock-frequency = <400000>;
+
+ tps: tps@2d {
+  reg = <0x2d>;
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ vmmc-supply = <&vmmc>;
+ bus-width = <4>;
+};
+
+&uart0 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+# 1 "arch/arm/boot/dts/tps65910.dtsi" 1
+# 11 "arch/arm/boot/dts/tps65910.dtsi"
+&tps {
+ compatible = "ti,tps65910";
+
+ regulators {
+  #address-cells = <1>;
+  #size-cells = <0>;
+
+  vrtc_reg: regulator@0 {
+   reg = <0>;
+   regulator-compatible = "vrtc";
+  };
+
+  vio_reg: regulator@1 {
+   reg = <1>;
+   regulator-compatible = "vio";
+  };
+
+  vdd1_reg: regulator@2 {
+   reg = <2>;
+   regulator-compatible = "vdd1";
+  };
+
+  vdd2_reg: regulator@3 {
+   reg = <3>;
+   regulator-compatible = "vdd2";
+  };
+
+  vdd3_reg: regulator@4 {
+   reg = <4>;
+   regulator-compatible = "vdd3";
+  };
+
+  vdig1_reg: regulator@5 {
+   reg = <5>;
+   regulator-compatible = "vdig1";
+  };
+
+  vdig2_reg: regulator@6 {
+   reg = <6>;
+   regulator-compatible = "vdig2";
+  };
+
+  vpll_reg: regulator@7 {
+   reg = <7>;
+   regulator-compatible = "vpll";
+  };
+
+  vdac_reg: regulator@8 {
+   reg = <8>;
+   regulator-compatible = "vdac";
+  };
+
+  vaux1_reg: regulator@9 {
+   reg = <9>;
+   regulator-compatible = "vaux1";
+  };
+
+  vaux2_reg: regulator@10 {
+   reg = <10>;
+   regulator-compatible = "vaux2";
+  };
+
+  vaux33_reg: regulator@11 {
+   reg = <11>;
+   regulator-compatible = "vaux33";
+  };
+
+  vmmc_reg: regulator@12 {
+   reg = <12>;
+   regulator-compatible = "vmmc";
+  };
+
+  vbb_reg: regulator@13 {
+   reg = <13>;
+   regulator-compatible = "vbb";
+  };
+ };
+};
+# 225 "arch/arm/boot/dts/am335x-igep0033.dtsi" 2
+
+&tps {
+ vcc1-supply = <&vbat>;
+ vcc2-supply = <&vbat>;
+ vcc3-supply = <&vbat>;
+ vcc4-supply = <&vbat>;
+ vcc5-supply = <&vbat>;
+ vcc6-supply = <&vbat>;
+ vcc7-supply = <&vbat>;
+ vccio-supply = <&vbat>;
+
+ regulators {
+  vrtc_reg: regulator@0 {
+   regulator-always-on;
+  };
+
+  vio_reg: regulator@1 {
+   regulator-always-on;
+  };
+
+  vdd1_reg: regulator@2 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1312500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd2_reg: regulator@3 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd3_reg: regulator@4 {
+   regulator-always-on;
+  };
+
+  vdig1_reg: regulator@5 {
+   regulator-always-on;
+  };
+
+  vdig2_reg: regulator@6 {
+   regulator-always-on;
+  };
+
+  vpll_reg: regulator@7 {
+   regulator-always-on;
+  };
+
+  vdac_reg: regulator@8 {
+   regulator-always-on;
+  };
+
+  vaux1_reg: regulator@9 {
+   regulator-always-on;
+  };
+
+  vaux2_reg: regulator@10 {
+   regulator-always-on;
+  };
+
+  vaux33_reg: regulator@11 {
+   regulator-always-on;
+  };
+
+  vmmc_reg: regulator@12 {
+   regulator-always-on;
+  };
+ };
+};
+# 9 "arch/arm/boot/dts/am335x-base0033.dts" 2
+
+/ {
+ model = "IGEP COM AM335x on AQUILA Expansion";
+ compatible = "isee,am335x-base0033", "isee,am335x-igep0033", "ti,am33xx";
+
+ hdmi {
+  compatible = "ti,tilcdc,slave";
+  i2c = <&i2c0>;
+  pinctrl-names = "default", "off";
+  pinctrl-0 = <&nxp_hdmi_pins>;
+  pinctrl-1 = <&nxp_hdmi_off_pins>;
+  status = "okay";
+ };
+
+ leds_base {
+  pinctrl-names = "default";
+  pinctrl-0 = <&leds_base_pins>;
+
+  compatible = "gpio-leds";
+
+  led0 {
+   label = "base:red:user";
+   gpios = <&gpio1 21 0>;
+   default-state = "off";
+  };
+
+  led1 {
+   label = "base:green:user";
+   gpios = <&gpio2 0 0>;
+   default-state = "off";
+  };
+ };
+};
+
+&am33xx_pinmux {
+ nxp_hdmi_pins: pinmux_nxp_hdmi_pins {
+  pinctrl-single,pins = <
+   ((((0x9b0)) & 0xffff) - (0x0800)) (((1 << 3))) (3)
+   ((((0x8a0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ac)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8bc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8cc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8dc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+ nxp_hdmi_off_pins: pinmux_nxp_hdmi_off_pins {
+  pinctrl-single,pins = <
+   ((((0x9b0)) & 0xffff) - (0x0800)) (((1 << 3))) (3)
+  >;
+ };
+
+ leds_base_pins: pinmux_leds_base_pins {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x888)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+};
+
+&lcdc {
+ status = "okay";
+};
+
+&i2c0 {
+ eeprom: eeprom@50 {
+  compatible = "atmel,24c256";
+  reg = <0x50>;
+ };
+};
diff --git a/arch/arm/boot/dts/.am335x-bone.dtb.cmd b/arch/arm/boot/dts/.am335x-bone.dtb.cmd
new file mode 100644
index 000000000000..980c31aa7dd8
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bone.dtb.cmd
@@ -0,0 +1,19 @@
+cmd_arch/arm/boot/dts/am335x-bone.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-bone.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp arch/arm/boot/dts/am335x-bone.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-bone.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-bone.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-bone.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-bone.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-bone.dtb.d
+
+source_arch/arm/boot/dts/am335x-bone.dtb := arch/arm/boot/dts/am335x-bone.dts
+
+deps_arch/arm/boot/dts/am335x-bone.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  arch/arm/boot/dts/am335x-bone-common.dtsi \
+  arch/arm/boot/dts/tps65217.dtsi \
+
+arch/arm/boot/dts/am335x-bone.dtb: $(deps_arch/arm/boot/dts/am335x-bone.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-bone.dtb):
diff --git a/arch/arm/boot/dts/.am335x-bone.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-bone.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..0acdb708ffa5
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bone.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-bone.dtb: arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp arch/arm/boot/dts/tps65217.dtsi
diff --git a/arch/arm/boot/dts/.am335x-bone.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-bone.dtb.d.pre.tmp
new file mode 100644
index 000000000000..4f2a10ee446d
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bone.dtb.d.pre.tmp
@@ -0,0 +1,9 @@
+am335x-bone.o: arch/arm/boot/dts/am335x-bone.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ arch/arm/boot/dts/am335x-bone-common.dtsi
diff --git a/arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp
new file mode 100644
index 000000000000..48db9498dacc
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bone.dtb.dts.tmp
@@ -0,0 +1,3946 @@
+# 1 "arch/arm/boot/dts/am335x-bone.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-bone.dts"
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-bone.dts" 2
+# 1 "arch/arm/boot/dts/am335x-bone-common.dtsi" 1
+
+
+
+
+
+/ {
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&dcdc2_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds_s0>;
+
+  compatible = "gpio-leds";
+
+  led2 {
+   label = "beaglebone:green:heartbeat";
+   gpios = <&gpio1 21 0>;
+   linux,default-trigger = "heartbeat";
+   default-state = "off";
+  };
+
+  led3 {
+   label = "beaglebone:green:mmc0";
+   gpios = <&gpio1 22 0>;
+   linux,default-trigger = "mmc0";
+   default-state = "off";
+  };
+
+  led4 {
+   label = "beaglebone:green:usr2";
+   gpios = <&gpio1 23 0>;
+   linux,default-trigger = "cpu0";
+   default-state = "off";
+  };
+
+  led5 {
+   label = "beaglebone:green:usr3";
+   gpios = <&gpio1 24 0>;
+   linux,default-trigger = "mmc1";
+   default-state = "off";
+  };
+ };
+
+ vmmcsd_fixed: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmcsd_fixed";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&clkout2_pin>;
+
+ user_leds_s0: user_leds_s0 {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ i2c2_pins: pinmux_i2c2_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x97c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ clkout2_pin: pinmux_clkout2_pin {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ emmc_pins: pinmux_emmc_pins {
+  pinctrl-single,pins = <
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&usb0 {
+ dr_mode = "peripheral";
+ interrupts-extended = <&intc 18 &tps 0>;
+ interrupt-names = "mc", "vbus";
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+ symlink = "bone/i2c/0";
+
+ tps: tps@24 {
+  reg = <0x24>;
+ };
+
+ baseboard_eeprom: baseboard_eeprom@50 {
+  compatible = "atmel,24c256";
+  reg = <0x50>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  baseboard_data: baseboard_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+&i2c2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c2_pins>;
+
+ status = "okay";
+ clock-frequency = <100000>;
+ symlink = "bone/i2c/2";
+
+ cape_eeprom0: cape_eeprom0@54 {
+  compatible = "atmel,24c256";
+  reg = <0x54>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape0_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom1: cape_eeprom1@55 {
+  compatible = "atmel,24c256";
+  reg = <0x55>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape1_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom2: cape_eeprom2@56 {
+  compatible = "atmel,24c256";
+  reg = <0x56>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape2_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom3: cape_eeprom3@57 {
+  compatible = "atmel,24c256";
+  reg = <0x57>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape3_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+
+/include/ "tps65217.dtsi"
+
+&tps {
+# 299 "arch/arm/boot/dts/am335x-bone-common.dtsi"
+ interrupts = <7>;
+ interrupt-parent = <&intc>;
+
+ ti,pmic-shutdown-controller;
+
+ charger {
+  status = "okay";
+ };
+
+ pwrbutton {
+  status = "okay";
+ };
+
+ regulators {
+  dcdc1_reg: regulator@0 {
+   regulator-name = "vdds_dpr";
+   regulator-always-on;
+  };
+
+  dcdc2_reg: regulator@1 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  dcdc3_reg: regulator@2 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo1_reg: regulator@3 {
+   regulator-name = "vio,vrtc,vdds";
+   regulator-always-on;
+  };
+
+  ldo2_reg: regulator@4 {
+   regulator-name = "vdd_3v3aux";
+   regulator-always-on;
+  };
+
+  ldo3_reg: regulator@5 {
+   regulator-name = "vdd_1v8";
+   regulator-always-on;
+  };
+
+  ldo4_reg: regulator@6 {
+   regulator-name = "vdd_3v3a";
+   regulator-always-on;
+  };
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "mii";
+};
+
+&mac {
+ slaves = <1>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ bus-width = <0x4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&aes {
+ status = "okay";
+};
+
+&sham {
+ status = "okay";
+};
+
+&rtc {
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
+# 9 "arch/arm/boot/dts/am335x-bone.dts" 2
+
+/ {
+ model = "TI AM335x BeagleBone";
+ compatible = "ti,am335x-bone", "ti,am33xx";
+
+ chosen {
+  base_dtb = "am335x-bone.dts";
+  base_dtb_timestamp = "Wed Mar 24 13:36:15 2021";
+ };
+};
+
+&ldo3_reg {
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-always-on;
+};
+
+&mmc1 {
+ vmmc-supply = <&ldo3_reg>;
+};
diff --git a/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.cmd b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.cmd
new file mode 100644
index 000000000000..ea274120f66e
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.cmd
@@ -0,0 +1,22 @@
+cmd_arch/arm/boot/dts/am335x-boneblack-wireless.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.dts.tmp arch/arm/boot/dts/am335x-boneblack-wireless.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-boneblack-wireless.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d
+
+source_arch/arm/boot/dts/am335x-boneblack-wireless.dtb := arch/arm/boot/dts/am335x-boneblack-wireless.dts
+
+deps_arch/arm/boot/dts/am335x-boneblack-wireless.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  arch/arm/boot/dts/am335x-bone-common.dtsi \
+  arch/arm/boot/dts/am335x-boneblack-common.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/display/tda998x.h \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65217.dtsi \
+
+arch/arm/boot/dts/am335x-boneblack-wireless.dtb: $(deps_arch/arm/boot/dts/am335x-boneblack-wireless.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-boneblack-wireless.dtb):
diff --git a/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..7a8014ebde77
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-boneblack-wireless.dtb: arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.dts.tmp arch/arm/boot/dts/tps65217.dtsi
diff --git a/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.pre.tmp
new file mode 100644
index 000000000000..45732c14f58f
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.d.pre.tmp
@@ -0,0 +1,13 @@
+am335x-boneblack-wireless.o: \
+ arch/arm/boot/dts/am335x-boneblack-wireless.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ arch/arm/boot/dts/am335x-bone-common.dtsi \
+ arch/arm/boot/dts/am335x-boneblack-common.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/display/tda998x.h \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h
diff --git a/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.dts.tmp
new file mode 100644
index 000000000000..086cba12d543
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack-wireless.dtb.dts.tmp
@@ -0,0 +1,4205 @@
+# 1 "arch/arm/boot/dts/am335x-boneblack-wireless.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-boneblack-wireless.dts"
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-boneblack-wireless.dts" 2
+# 1 "arch/arm/boot/dts/am335x-bone-common.dtsi" 1
+
+
+
+
+
+/ {
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&dcdc2_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds_s0>;
+
+  compatible = "gpio-leds";
+
+  led2 {
+   label = "beaglebone:green:heartbeat";
+   gpios = <&gpio1 21 0>;
+   linux,default-trigger = "heartbeat";
+   default-state = "off";
+  };
+
+  led3 {
+   label = "beaglebone:green:mmc0";
+   gpios = <&gpio1 22 0>;
+   linux,default-trigger = "mmc0";
+   default-state = "off";
+  };
+
+  led4 {
+   label = "beaglebone:green:usr2";
+   gpios = <&gpio1 23 0>;
+   linux,default-trigger = "cpu0";
+   default-state = "off";
+  };
+
+  led5 {
+   label = "beaglebone:green:usr3";
+   gpios = <&gpio1 24 0>;
+   linux,default-trigger = "mmc1";
+   default-state = "off";
+  };
+ };
+
+ vmmcsd_fixed: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmcsd_fixed";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&clkout2_pin>;
+
+ user_leds_s0: user_leds_s0 {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ i2c2_pins: pinmux_i2c2_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x97c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ clkout2_pin: pinmux_clkout2_pin {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ emmc_pins: pinmux_emmc_pins {
+  pinctrl-single,pins = <
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&usb0 {
+ dr_mode = "peripheral";
+ interrupts-extended = <&intc 18 &tps 0>;
+ interrupt-names = "mc", "vbus";
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+ symlink = "bone/i2c/0";
+
+ tps: tps@24 {
+  reg = <0x24>;
+ };
+
+ baseboard_eeprom: baseboard_eeprom@50 {
+  compatible = "atmel,24c256";
+  reg = <0x50>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  baseboard_data: baseboard_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+&i2c2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c2_pins>;
+
+ status = "okay";
+ clock-frequency = <100000>;
+ symlink = "bone/i2c/2";
+
+ cape_eeprom0: cape_eeprom0@54 {
+  compatible = "atmel,24c256";
+  reg = <0x54>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape0_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom1: cape_eeprom1@55 {
+  compatible = "atmel,24c256";
+  reg = <0x55>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape1_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom2: cape_eeprom2@56 {
+  compatible = "atmel,24c256";
+  reg = <0x56>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape2_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom3: cape_eeprom3@57 {
+  compatible = "atmel,24c256";
+  reg = <0x57>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape3_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+
+/include/ "tps65217.dtsi"
+
+&tps {
+# 299 "arch/arm/boot/dts/am335x-bone-common.dtsi"
+ interrupts = <7>;
+ interrupt-parent = <&intc>;
+
+ ti,pmic-shutdown-controller;
+
+ charger {
+  status = "okay";
+ };
+
+ pwrbutton {
+  status = "okay";
+ };
+
+ regulators {
+  dcdc1_reg: regulator@0 {
+   regulator-name = "vdds_dpr";
+   regulator-always-on;
+  };
+
+  dcdc2_reg: regulator@1 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  dcdc3_reg: regulator@2 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo1_reg: regulator@3 {
+   regulator-name = "vio,vrtc,vdds";
+   regulator-always-on;
+  };
+
+  ldo2_reg: regulator@4 {
+   regulator-name = "vdd_3v3aux";
+   regulator-always-on;
+  };
+
+  ldo3_reg: regulator@5 {
+   regulator-name = "vdd_1v8";
+   regulator-always-on;
+  };
+
+  ldo4_reg: regulator@6 {
+   regulator-name = "vdd_3v3a";
+   regulator-always-on;
+  };
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "mii";
+};
+
+&mac {
+ slaves = <1>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ bus-width = <0x4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&aes {
+ status = "okay";
+};
+
+&sham {
+ status = "okay";
+};
+
+&rtc {
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
+# 9 "arch/arm/boot/dts/am335x-boneblack-wireless.dts" 2
+# 1 "arch/arm/boot/dts/am335x-boneblack-common.dtsi" 1
+
+
+
+
+
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/tda998x.h" 1
+# 7 "arch/arm/boot/dts/am335x-boneblack-common.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 8 "arch/arm/boot/dts/am335x-boneblack-common.dtsi" 2
+
+&ldo3_reg {
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-always-on;
+};
+
+&mmc1 {
+ vmmc-supply = <&vmmcsd_fixed>;
+};
+
+&mmc2 {
+ vmmc-supply = <&vmmcsd_fixed>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&emmc_pins>;
+ bus-width = <8>;
+ status = "okay";
+ non-removable;
+};
+
+&am33xx_pinmux {
+ nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {
+  pinctrl-single,pins = <
+   ((((0x9b0)) & 0xffff) - (0x0800)) (0) (3)
+   ((((0x8a0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ac)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8bc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8cc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8dc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {
+  pinctrl-single,pins = <
+   ((((0x9b0)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ mcasp0_pins: mcasp0_pins {
+  pinctrl-single,pins = <
+   ((((0x9ac)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x99c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x994)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+   ((((0x990)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x86c)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+};
+
+&lcdc {
+ status = "okay";
+
+
+
+
+
+
+ blue-and-red-wiring = "straight";
+
+ port {
+  lcdc_0: endpoint@0 {
+   remote-endpoint = <&hdmi_0>;
+  };
+ };
+};
+
+&i2c0 {
+ tda19988: tda19988@70 {
+  compatible = "nxp,tda998x";
+  reg = <0x70>;
+  nxp,calib-gpios = <&gpio1 25 0>;
+  interrupts-extended = <&gpio1 25 8>;
+
+  pinctrl-names = "default", "off";
+  pinctrl-0 = <&nxp_hdmi_bonelt_pins>;
+  pinctrl-1 = <&nxp_hdmi_bonelt_off_pins>;
+
+
+
+
+  #sound-dai-cells = <0>;
+  audio-ports = < 2 0x03>;
+
+  ports {
+   port@0 {
+    hdmi_0: endpoint@0 {
+     remote-endpoint = <&lcdc_0>;
+    };
+   };
+  };
+ };
+};
+
+&rtc {
+ system-power-controller;
+};
+
+&mcasp0 {
+ #sound-dai-cells = <0>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mcasp0_pins>;
+ status = "okay";
+ op-mode = <0>;
+ tdm-slots = <2>;
+ serial-dir = <
+   0 0 1 0
+  >;
+ tx-num-evt = <32>;
+ rx-num-evt = <32>;
+};
+
+/ {
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x20000000>;
+ };
+
+ clk_mcasp0_fixed: clk_mcasp0_fixed {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24576000>;
+ };
+
+ clk_mcasp0: clk_mcasp0 {
+  #clock-cells = <0>;
+  compatible = "gpio-gate-clock";
+  clocks = <&clk_mcasp0_fixed>;
+  enable-gpios = <&gpio1 27 0>;
+ };
+
+ sound {
+  compatible = "simple-audio-card";
+  simple-audio-card,name = "TI BeagleBone Black";
+  simple-audio-card,format = "i2s";
+  simple-audio-card,bitclock-master = <&dailink0_master>;
+  simple-audio-card,frame-master = <&dailink0_master>;
+
+  dailink0_master: simple-audio-card,cpu {
+   sound-dai = <&mcasp0>;
+   clocks = <&clk_mcasp0>;
+  };
+
+  simple-audio-card,codec {
+   sound-dai = <&tda19988>;
+  };
+ };
+};
+# 10 "arch/arm/boot/dts/am335x-boneblack-wireless.dts" 2
+
+
+/ {
+ model = "TI AM335x BeagleBone Black Wireless";
+ compatible = "ti,am335x-bone-black-wireless", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+ chosen {
+  base_dtb = "am335x-boneblack-wireless.dts";
+  base_dtb_timestamp = "Wed Mar 24 13:36:15 2021";
+ };
+
+ wlan_en_reg: fixedregulator@2 {
+  compatible = "regulator-fixed";
+  regulator-name = "wlan-en-regulator";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  startup-delay-us= <70000>;
+
+
+  gpio = <&gpio3 9 0>;
+  enable-active-high;
+ };
+};
+
+&am33xx_pinmux {
+ bt_pins: pinmux_bt_pins {
+  pinctrl-single,pins = <
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ mmc3_pins: pinmux_mmc3_pins {
+  pinctrl-single,pins = <
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (6)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (6)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+   ((((0x908)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+  >;
+ };
+
+ uart3_pins: pinmux_uart3_pins {
+  pinctrl-single,pins = <
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x938)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (3)
+   ((((0x94c)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ wl18xx_pins: pinmux_wl18xx_pins {
+  pinctrl-single,pins = <
+   ((((0x92c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+};
+
+&mac {
+ status = "disabled";
+};
+
+&mmc3 {
+ dmas = <&edma_xbar 12 0 1
+  &edma_xbar 13 0 2>;
+ dma-names = "tx", "rx";
+ status = "okay";
+ vmmc-supply = <&wlan_en_reg>;
+ bus-width = <4>;
+ non-removable;
+ cap-power-off-card;
+ keep-power-in-suspend;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc3_pins &wl18xx_pins>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@2 {
+  compatible = "ti,wl1835";
+  reg = <2>;
+  interrupt-parent = <&gpio0>;
+  interrupts = <29 1>;
+ };
+};
+
+&uart3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart3_pins &bt_pins>;
+ status = "okay";
+
+ bluetooth {
+  compatible = "ti,wl1835-st";
+  enable-gpios = <&gpio0 28 0>;
+ };
+};
+
+&gpio3 {
+ ls_buf_en {
+  gpio-hog;
+  gpios = <10 0>;
+  output-high;
+  line-name = "LS_BUF_EN";
+ };
+};
diff --git a/arch/arm/boot/dts/.am335x-boneblack.dtb.cmd b/arch/arm/boot/dts/.am335x-boneblack.dtb.cmd
new file mode 100644
index 000000000000..a58cf66039d9
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack.dtb.cmd
@@ -0,0 +1,22 @@
+cmd_arch/arm/boot/dts/am335x-boneblack.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-boneblack.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-boneblack.dtb.dts.tmp arch/arm/boot/dts/am335x-boneblack.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-boneblack.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-boneblack.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-boneblack.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-boneblack.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-boneblack.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-boneblack.dtb.d
+
+source_arch/arm/boot/dts/am335x-boneblack.dtb := arch/arm/boot/dts/am335x-boneblack.dts
+
+deps_arch/arm/boot/dts/am335x-boneblack.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  arch/arm/boot/dts/am335x-bone-common.dtsi \
+  arch/arm/boot/dts/am335x-boneblack-common.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/display/tda998x.h \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65217.dtsi \
+
+arch/arm/boot/dts/am335x-boneblack.dtb: $(deps_arch/arm/boot/dts/am335x-boneblack.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-boneblack.dtb):
diff --git a/arch/arm/boot/dts/.am335x-boneblack.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-boneblack.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..1fef27e2933c
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-boneblack.dtb: arch/arm/boot/dts/.am335x-boneblack.dtb.dts.tmp arch/arm/boot/dts/tps65217.dtsi
diff --git a/arch/arm/boot/dts/.am335x-boneblack.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-boneblack.dtb.d.pre.tmp
new file mode 100644
index 000000000000..90a92a2c1b20
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack.dtb.d.pre.tmp
@@ -0,0 +1,12 @@
+am335x-boneblack.o: arch/arm/boot/dts/am335x-boneblack.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ arch/arm/boot/dts/am335x-bone-common.dtsi \
+ arch/arm/boot/dts/am335x-boneblack-common.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/display/tda998x.h \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h
diff --git a/arch/arm/boot/dts/.am335x-boneblack.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-boneblack.dtb.dts.tmp
new file mode 100644
index 000000000000..894ce253aff4
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblack.dtb.dts.tmp
@@ -0,0 +1,4264 @@
+# 1 "arch/arm/boot/dts/am335x-boneblack.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-boneblack.dts"
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-boneblack.dts" 2
+# 1 "arch/arm/boot/dts/am335x-bone-common.dtsi" 1
+
+
+
+
+
+/ {
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&dcdc2_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds_s0>;
+
+  compatible = "gpio-leds";
+
+  led2 {
+   label = "beaglebone:green:heartbeat";
+   gpios = <&gpio1 21 0>;
+   linux,default-trigger = "heartbeat";
+   default-state = "off";
+  };
+
+  led3 {
+   label = "beaglebone:green:mmc0";
+   gpios = <&gpio1 22 0>;
+   linux,default-trigger = "mmc0";
+   default-state = "off";
+  };
+
+  led4 {
+   label = "beaglebone:green:usr2";
+   gpios = <&gpio1 23 0>;
+   linux,default-trigger = "cpu0";
+   default-state = "off";
+  };
+
+  led5 {
+   label = "beaglebone:green:usr3";
+   gpios = <&gpio1 24 0>;
+   linux,default-trigger = "mmc1";
+   default-state = "off";
+  };
+ };
+
+ vmmcsd_fixed: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmcsd_fixed";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&clkout2_pin>;
+
+ user_leds_s0: user_leds_s0 {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ i2c2_pins: pinmux_i2c2_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x97c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ clkout2_pin: pinmux_clkout2_pin {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ emmc_pins: pinmux_emmc_pins {
+  pinctrl-single,pins = <
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&usb0 {
+ dr_mode = "peripheral";
+ interrupts-extended = <&intc 18 &tps 0>;
+ interrupt-names = "mc", "vbus";
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+ symlink = "bone/i2c/0";
+
+ tps: tps@24 {
+  reg = <0x24>;
+ };
+
+ baseboard_eeprom: baseboard_eeprom@50 {
+  compatible = "atmel,24c256";
+  reg = <0x50>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  baseboard_data: baseboard_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+&i2c2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c2_pins>;
+
+ status = "okay";
+ clock-frequency = <100000>;
+ symlink = "bone/i2c/2";
+
+ cape_eeprom0: cape_eeprom0@54 {
+  compatible = "atmel,24c256";
+  reg = <0x54>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape0_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom1: cape_eeprom1@55 {
+  compatible = "atmel,24c256";
+  reg = <0x55>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape1_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom2: cape_eeprom2@56 {
+  compatible = "atmel,24c256";
+  reg = <0x56>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape2_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom3: cape_eeprom3@57 {
+  compatible = "atmel,24c256";
+  reg = <0x57>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape3_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+
+/include/ "tps65217.dtsi"
+
+&tps {
+# 299 "arch/arm/boot/dts/am335x-bone-common.dtsi"
+ interrupts = <7>;
+ interrupt-parent = <&intc>;
+
+ ti,pmic-shutdown-controller;
+
+ charger {
+  status = "okay";
+ };
+
+ pwrbutton {
+  status = "okay";
+ };
+
+ regulators {
+  dcdc1_reg: regulator@0 {
+   regulator-name = "vdds_dpr";
+   regulator-always-on;
+  };
+
+  dcdc2_reg: regulator@1 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  dcdc3_reg: regulator@2 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo1_reg: regulator@3 {
+   regulator-name = "vio,vrtc,vdds";
+   regulator-always-on;
+  };
+
+  ldo2_reg: regulator@4 {
+   regulator-name = "vdd_3v3aux";
+   regulator-always-on;
+  };
+
+  ldo3_reg: regulator@5 {
+   regulator-name = "vdd_1v8";
+   regulator-always-on;
+  };
+
+  ldo4_reg: regulator@6 {
+   regulator-name = "vdd_3v3a";
+   regulator-always-on;
+  };
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "mii";
+};
+
+&mac {
+ slaves = <1>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ bus-width = <0x4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&aes {
+ status = "okay";
+};
+
+&sham {
+ status = "okay";
+};
+
+&rtc {
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
+# 9 "arch/arm/boot/dts/am335x-boneblack.dts" 2
+# 1 "arch/arm/boot/dts/am335x-boneblack-common.dtsi" 1
+
+
+
+
+
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/tda998x.h" 1
+# 7 "arch/arm/boot/dts/am335x-boneblack-common.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 8 "arch/arm/boot/dts/am335x-boneblack-common.dtsi" 2
+
+&ldo3_reg {
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-always-on;
+};
+
+&mmc1 {
+ vmmc-supply = <&vmmcsd_fixed>;
+};
+
+&mmc2 {
+ vmmc-supply = <&vmmcsd_fixed>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&emmc_pins>;
+ bus-width = <8>;
+ status = "okay";
+ non-removable;
+};
+
+&am33xx_pinmux {
+ nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {
+  pinctrl-single,pins = <
+   ((((0x9b0)) & 0xffff) - (0x0800)) (0) (3)
+   ((((0x8a0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ac)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8bc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8cc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8dc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {
+  pinctrl-single,pins = <
+   ((((0x9b0)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ mcasp0_pins: mcasp0_pins {
+  pinctrl-single,pins = <
+   ((((0x9ac)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x99c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x994)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+   ((((0x990)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x86c)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+};
+
+&lcdc {
+ status = "okay";
+
+
+
+
+
+
+ blue-and-red-wiring = "straight";
+
+ port {
+  lcdc_0: endpoint@0 {
+   remote-endpoint = <&hdmi_0>;
+  };
+ };
+};
+
+&i2c0 {
+ tda19988: tda19988@70 {
+  compatible = "nxp,tda998x";
+  reg = <0x70>;
+  nxp,calib-gpios = <&gpio1 25 0>;
+  interrupts-extended = <&gpio1 25 8>;
+
+  pinctrl-names = "default", "off";
+  pinctrl-0 = <&nxp_hdmi_bonelt_pins>;
+  pinctrl-1 = <&nxp_hdmi_bonelt_off_pins>;
+
+
+
+
+  #sound-dai-cells = <0>;
+  audio-ports = < 2 0x03>;
+
+  ports {
+   port@0 {
+    hdmi_0: endpoint@0 {
+     remote-endpoint = <&lcdc_0>;
+    };
+   };
+  };
+ };
+};
+
+&rtc {
+ system-power-controller;
+};
+
+&mcasp0 {
+ #sound-dai-cells = <0>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mcasp0_pins>;
+ status = "okay";
+ op-mode = <0>;
+ tdm-slots = <2>;
+ serial-dir = <
+   0 0 1 0
+  >;
+ tx-num-evt = <32>;
+ rx-num-evt = <32>;
+};
+
+/ {
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x20000000>;
+ };
+
+ clk_mcasp0_fixed: clk_mcasp0_fixed {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24576000>;
+ };
+
+ clk_mcasp0: clk_mcasp0 {
+  #clock-cells = <0>;
+  compatible = "gpio-gate-clock";
+  clocks = <&clk_mcasp0_fixed>;
+  enable-gpios = <&gpio1 27 0>;
+ };
+
+ sound {
+  compatible = "simple-audio-card";
+  simple-audio-card,name = "TI BeagleBone Black";
+  simple-audio-card,format = "i2s";
+  simple-audio-card,bitclock-master = <&dailink0_master>;
+  simple-audio-card,frame-master = <&dailink0_master>;
+
+  dailink0_master: simple-audio-card,cpu {
+   sound-dai = <&mcasp0>;
+   clocks = <&clk_mcasp0>;
+  };
+
+  simple-audio-card,codec {
+   sound-dai = <&tda19988>;
+  };
+ };
+};
+# 10 "arch/arm/boot/dts/am335x-boneblack.dts" 2
+
+/ {
+ model = "TI AM335x BeagleBone Black";
+ compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+ chosen {
+  base_dtb = "am335x-boneblack.dts";
+  base_dtb_timestamp = "Wed Mar 24 13:36:15 2021";
+ };
+};
+
+&cpu0_opp_table {
+
+
+
+
+
+ oppnitro-1000000000 {
+  opp-supported-hw = <0x06 0x0100>;
+ };
+};
+
+&gpio0 {
+ gpio-line-names =
+  "[ethernet]",
+  "[ethernet]",
+  "P9_22 [spi0_sclk]",
+  "P9_21 [spi0_d0]",
+  "P9_18 [spi0_d1]",
+  "P9_17 [spi0_cs0]",
+  "[sd card]",
+  "P9_42A [ecappwm0]",
+  "P8_35 [hdmi]",
+  "P8_33 [hdmi]",
+  "P8_31 [hdmi]",
+  "P8_32 [hdmi]",
+  "P9_20 [i2c2_sda]",
+  "P9_19 [i2c2_scl]",
+  "P9_26 [uart1_rxd]",
+  "P9_24 [uart1_txd]",
+  "[ethernet]",
+  "[ethernet]",
+  "[usb]",
+  "[hdmi]",
+  "P9_41B",
+  "[ethernet]",
+  "P8_19 [ehrpwm2a]",
+  "P8_13 [ehrpwm2b]",
+  "[NC]",
+  "[NC]",
+  "P8_14",
+  "P8_17",
+  "[ethernet]",
+  "[ethernet]",
+  "P9_11 [uart4_rxd]",
+  "P9_13 [uart4_txd]";
+};
+
+&gpio1 {
+ gpio-line-names =
+  "P8_25 [emmc]",
+  "[emmc]",
+  "P8_5 [emmc]",
+  "P8_6 [emmc]",
+  "P8_23 [emmc]",
+  "P8_22 [emmc]",
+  "P8_3 [emmc]",
+  "P8_4 [emmc]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "P8_12",
+  "P8_11",
+  "P8_16",
+  "P8_15",
+  "P9_15A",
+  "P9_23",
+  "P9_14 [ehrpwm1a]",
+  "P9_16 [ehrpwm1b]",
+  "[emmc]",
+  "[usr0 led]",
+  "[usr1 led]",
+  "[usr2 led]",
+  "[usr3 led]",
+  "[hdmi]",
+  "[usb]",
+  "[hdmi audio]",
+  "P9_12",
+  "P8_26",
+  "P8_21 [emmc]",
+  "P8_20 [emmc]";
+};
+
+&gpio2 {
+ gpio-line-names =
+  "P9_15B",
+  "P8_18",
+  "P8_7",
+  "P8_8",
+  "P8_10",
+  "P8_9",
+  "P8_45 [hdmi]",
+  "P8_46 [hdmi]",
+  "P8_43 [hdmi]",
+  "P8_44 [hdmi]",
+  "P8_41 [hdmi]",
+  "P8_42 [hdmi]",
+  "P8_39 [hdmi]",
+  "P8_40 [hdmi]",
+  "P8_37 [hdmi]",
+  "P8_38 [hdmi]",
+  "P8_36 [hdmi]",
+  "P8_34 [hdmi]",
+  "[ethernet]",
+  "[ethernet]",
+  "[ethernet]",
+  "[ethernet]",
+  "P8_27 [hdmi]",
+  "P8_29 [hdmi]",
+  "P8_28 [hdmi]",
+  "P8_30 [hdmi]",
+  "[emmc]",
+  "[emmc]",
+  "[emmc]",
+  "[emmc]",
+  "[emmc]",
+  "[emmc]";
+};
+
+&gpio3 {
+ gpio-line-names =
+  "[ethernet]",
+  "[ethernet]",
+  "[ethernet]",
+  "[ethernet]",
+  "[ethernet]",
+  "[i2c0]",
+  "[i2c0]",
+  "[emu]",
+  "[emu]",
+  "[ethernet]",
+  "[ethernet]",
+  "[NC]",
+  "[NC]",
+  "[usb]",
+  "P9_31 [spi1_sclk]",
+  "P9_29 [spi1_d0]",
+  "P9_30 [spi1_d1]",
+  "P9_28 [spi1_cs0]",
+  "P9_42B [ecappwm0]",
+  "P9_27",
+  "P9_41A",
+  "P9_25",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]",
+  "[NC]";
+};
diff --git a/arch/arm/boot/dts/.am335x-boneblue.dtb.cmd b/arch/arm/boot/dts/.am335x-boneblue.dtb.cmd
new file mode 100644
index 000000000000..9062cae65d55
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblue.dtb.cmd
@@ -0,0 +1,21 @@
+cmd_arch/arm/boot/dts/am335x-boneblue.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-boneblue.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-boneblue.dtb.dts.tmp arch/arm/boot/dts/am335x-boneblue.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-boneblue.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-boneblue.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-boneblue.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-boneblue.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-boneblue.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-boneblue.dtb.d
+
+source_arch/arm/boot/dts/am335x-boneblue.dtb := arch/arm/boot/dts/am335x-boneblue.dts
+
+deps_arch/arm/boot/dts/am335x-boneblue.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  arch/arm/boot/dts/am335x-osd335x-common.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65217.dtsi \
+  arch/arm/boot/dts/tps65217.dtsi \
+
+arch/arm/boot/dts/am335x-boneblue.dtb: $(deps_arch/arm/boot/dts/am335x-boneblue.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-boneblue.dtb):
diff --git a/arch/arm/boot/dts/.am335x-boneblue.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-boneblue.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..be3416450ce5
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblue.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-boneblue.dtb: arch/arm/boot/dts/.am335x-boneblue.dtb.dts.tmp arch/arm/boot/dts/tps65217.dtsi arch/arm/boot/dts/tps65217.dtsi
diff --git a/arch/arm/boot/dts/.am335x-boneblue.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-boneblue.dtb.d.pre.tmp
new file mode 100644
index 000000000000..6e8254cd7420
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblue.dtb.d.pre.tmp
@@ -0,0 +1,10 @@
+am335x-boneblue.o: arch/arm/boot/dts/am335x-boneblue.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ arch/arm/boot/dts/am335x-osd335x-common.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h
diff --git a/arch/arm/boot/dts/.am335x-boneblue.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-boneblue.dtb.dts.tmp
new file mode 100644
index 000000000000..4598dbf8fe27
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-boneblue.dtb.dts.tmp
@@ -0,0 +1,4128 @@
+# 1 "arch/arm/boot/dts/am335x-boneblue.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-boneblue.dts"
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-boneblue.dts" 2
+# 1 "arch/arm/boot/dts/am335x-osd335x-common.dtsi" 1
+
+
+
+
+
+
+
+/ {
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&dcdc2_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x20000000>;
+ };
+};
+
+&cpu0_opp_table {
+# 31 "arch/arm/boot/dts/am335x-osd335x-common.dtsi"
+ oppnitro-1000000000 {
+  opp-supported-hw = <0x06 0x0100>;
+ };
+};
+
+&am33xx_pinmux {
+ i2c0_pins: pinmux-i2c0-pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+ symlink = "bone/i2c/0";
+
+ tps: tps@24 {
+  reg = <0x24>;
+ };
+};
+
+/include/ "tps65217.dtsi"
+
+&tps {
+ interrupts = <7>;
+ interrupt-parent = <&intc>;
+
+ ti,pmic-shutdown-controller;
+
+ pwrbutton {
+  interrupts = <2>;
+  status = "okay";
+ };
+
+ regulators {
+  dcdc1_reg: regulator@0 {
+   regulator-name = "vdds_dpr";
+   regulator-always-on;
+  };
+
+  dcdc2_reg: regulator@1 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  dcdc3_reg: regulator@2 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo1_reg: regulator@3 {
+   regulator-name = "vio,vrtc,vdds";
+   regulator-always-on;
+  };
+
+  ldo2_reg: regulator@4 {
+   regulator-name = "vdd_3v3aux";
+   regulator-always-on;
+  };
+
+  ldo3_reg: regulator@5 {
+   regulator-name = "vdd_1v8";
+   regulator-min-microvolt = <1800000>;
+   regulator-max-microvolt = <1800000>;
+   regulator-always-on;
+  };
+
+  ldo4_reg: regulator@6 {
+   regulator-name = "vdd_3v3a";
+   regulator-always-on;
+  };
+ };
+};
+
+&aes {
+ status = "okay";
+};
+
+&sham {
+ status = "okay";
+};
+# 9 "arch/arm/boot/dts/am335x-boneblue.dts" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 10 "arch/arm/boot/dts/am335x-boneblue.dts" 2
+
+/ {
+ model = "TI AM335x BeagleBone Blue";
+ compatible = "ti,am335x-bone-blue", "ti,am33xx";
+
+ chosen {
+  stdout-path = &uart0;
+  base_dtb = "am335x-boneblue.dts";
+  base_dtb_timestamp = "Wed Mar 24 13:36:15 2021";
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds_s0>;
+
+  compatible = "gpio-leds";
+
+  usr_0_led {
+   label = "beaglebone:green:usr0";
+   gpios = <&gpio1 21 0>;
+   linux,default-trigger = "heartbeat";
+   default-state = "off";
+  };
+
+  usr_1_led {
+   label = "beaglebone:green:usr1";
+   gpios = <&gpio1 22 0>;
+   linux,default-trigger = "mmc0";
+   default-state = "off";
+  };
+
+  usr_2_led {
+   label = "beaglebone:green:usr2";
+   gpios = <&gpio1 23 0>;
+   linux,default-trigger = "cpu0";
+   default-state = "off";
+  };
+
+  usr_3_led {
+   label = "beaglebone:green:usr3";
+   gpios = <&gpio1 24 0>;
+   linux,default-trigger = "mmc1";
+   default-state = "off";
+  };
+
+  wifi_led {
+   label = "wifi";
+   gpios = <&gpio0 19 0>;
+   default-state = "off";
+   linux,default-trigger = "phy0assoc";
+  };
+
+  red_led {
+   label = "red";
+   gpios = <&gpio2 2 0>;
+   default-state = "off";
+  };
+
+  green_led {
+   label = "green";
+   gpios = <&gpio2 3 0>;
+   default-state = "off";
+  };
+
+  batt_1_led {
+   label = "bat25";
+   gpios = <&gpio0 27 0>;
+   default-state = "off";
+  };
+
+  batt_2_led {
+   label = "bat50";
+   gpios = <&gpio0 11 0>;
+   default-state = "off";
+  };
+
+  batt_3_led {
+   label = "bat75";
+   gpios = <&gpio1 29 0>;
+   default-state = "off";
+  };
+
+  batt_4_led {
+   label = "bat100";
+   gpios = <&gpio0 26 0>;
+   default-state = "off";
+  };
+ };
+
+ vmmcsd_fixed: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmcsd_fixed";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+
+ wlan_en_reg: fixedregulator@2 {
+  compatible = "regulator-fixed";
+  regulator-name = "wlan-en-regulator";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  startup-delay-us= <70000>;
+
+
+  gpio = <&gpio3 9 0>;
+  enable-active-high;
+ };
+};
+
+&am33xx_pinmux {
+ user_leds_s0: user_leds_s0 {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x9b0)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x8dc)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x828)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+  >;
+ };
+
+ i2c2_pins: pinmux_i2c2_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x97c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+
+ uart1_pins: pinmux_uart1_pins {
+  pinctrl-single,pins = <
+   ((((0x980)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x984)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+
+ uart2_pins: pinmux_uart2_pins {
+  pinctrl-single,pins = <
+   ((((0x950)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x954)) & 0xffff) - (0x0800)) (0) (1)
+  >;
+ };
+
+
+ uart4_pins: pinmux_uart4_pins {
+  pinctrl-single,pins = <
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (6)
+  >;
+ };
+
+
+ uart5_pins: pinmux_uart5_pins {
+  pinctrl-single,pins = <
+   ((((0x8c4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (4)
+   ((((0x8c0)) & 0xffff) - (0x0800)) (0) (4)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+  >;
+ };
+
+ mmc2_pins: pinmux_mmc2_pins {
+  pinctrl-single,pins = <
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+  >;
+ };
+
+ mmc3_pins: pinmux_mmc3_pins {
+  pinctrl-single,pins = <
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (6)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (6)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+   ((((0x908)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (5)
+  >;
+ };
+
+ bt_pins: pinmux_bt_pins {
+  pinctrl-single,pins = <
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ uart3_pins: pinmux_uart3_pins {
+  pinctrl-single,pins = <
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x938)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (3)
+   ((((0x94c)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ wl18xx_pins: pinmux_wl18xx_pins {
+  pinctrl-single,pins = <
+   ((((0x92c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+
+ dcan1_pins: pinmux_dcan1_pins {
+  pinctrl-single,pins = <
+   ((((0x96c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+   ((((0x968)) & 0xffff) - (0x0800)) (((1 << 3))) (2)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+  >;
+ };
+
+
+ eqep0_pins: pinmux_eqep0_pins {
+  pinctrl-single,pins = <
+   ((((0x998)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (1)
+   ((((0x9a4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (1)
+  >;
+ };
+
+
+ eqep1_pins: pinmux_eqep1_pins {
+  pinctrl-single,pins = <
+   ((((0x8d0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+   ((((0x8d4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+  >;
+ };
+
+
+ eqep2_pins: pinmux_eqep2_pins {
+  pinctrl-single,pins = <
+   ((((0x830)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (4)
+   ((((0x834)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (4)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart1_pins>;
+
+ status = "okay";
+};
+
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart2_pins>;
+
+ status = "okay";
+};
+
+&uart4 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart4_pins>;
+
+ status = "okay";
+};
+
+&uart5 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart5_pins>;
+
+ status = "okay";
+};
+
+&usb0 {
+ dr_mode = "peripheral";
+ interrupts-extended = <&intc 18 &tps 0>;
+ interrupt-names = "mc", "vbus";
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&i2c0 {
+ baseboard_eeprom: baseboard_eeprom@50 {
+  compatible = "atmel,24c256";
+  reg = <0x50>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  baseboard_data: baseboard_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+&i2c2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c2_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ mpu9250@68 {
+  compatible = "invensense,mpu9250";
+  reg = <0x68>;
+  interrupt-parent = <&gpio3>;
+  interrupts = <21 1>;
+  i2c-gate {
+   #address-cells = <1>;
+   #size-cells = <0>;
+   ax8975@c {
+    compatible = "ak,ak8975";
+    reg = <0x0c>;
+   };
+  };
+ };
+
+ pressure@76 {
+  compatible = "bosch,bmp280";
+  reg = <0x76>;
+ };
+};
+
+/include/ "tps65217.dtsi"
+
+&tps {
+ /delete-property/ ti,pmic-shutdown-controller;
+
+ charger {
+  interrupts = <0>, <1>;
+  interrupt-names = "USB", "AC";
+  status = "okay";
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ vmmc-supply = <&vmmcsd_fixed>;
+ bus-width = <4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&mmc2 {
+ status = "okay";
+ vmmc-supply = <&vmmcsd_fixed>;
+ bus-width = <8>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc2_pins>;
+};
+
+&mmc3 {
+ dmas = <&edma_xbar 12 0 1
+  &edma_xbar 13 0 2>;
+ dma-names = "tx", "rx";
+ status = "okay";
+ vmmc-supply = <&wlan_en_reg>;
+ bus-width = <4>;
+ non-removable;
+ cap-power-off-card;
+ keep-power-in-suspend;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc3_pins &wl18xx_pins>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@2 {
+  compatible = "ti,wl1835";
+  reg = <2>;
+  interrupt-parent = <&gpio0>;
+  interrupts = <21 1>;
+ };
+};
+
+&tscadc {
+ status = "okay";
+ adc {
+  ti,adc-channels = <0 1 2 3 4 5 6 7>;
+ };
+};
+
+&uart3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart3_pins &bt_pins>;
+ status = "okay";
+
+ bluetooth {
+  compatible = "ti,wl1835-st";
+  enable-gpios = <&gpio0 28 0>;
+ };
+};
+
+&rtc {
+ system-power-controller;
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
+
+&dcan1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&dcan1_pins>;
+ status = "okay";
+};
+
+&gpio3 {
+ ls_buf_en {
+  gpio-hog;
+  gpios = <10 0>;
+  output-high;
+  line-name = "LS_BUF_EN";
+ };
+};
+
+&epwmss0 {
+ status = "okay";
+};
+
+&eqep0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&eqep0_pins>;
+ status = "okay";
+};
+
+&epwmss1 {
+ status = "okay";
+};
+
+&eqep1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&eqep1_pins>;
+ status = "okay";
+};
+
+&epwmss2 {
+ status = "okay";
+};
+
+&eqep2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&eqep2_pins>;
+ status = "okay";
+};
diff --git a/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.cmd b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.cmd
new file mode 100644
index 000000000000..b8e929afc1a5
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.cmd
@@ -0,0 +1,21 @@
+cmd_arch/arm/boot/dts/am335x-bonegreen-wireless.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.dts.tmp arch/arm/boot/dts/am335x-bonegreen-wireless.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-bonegreen-wireless.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d
+
+source_arch/arm/boot/dts/am335x-bonegreen-wireless.dtb := arch/arm/boot/dts/am335x-bonegreen-wireless.dts
+
+deps_arch/arm/boot/dts/am335x-bonegreen-wireless.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  arch/arm/boot/dts/am335x-bone-common.dtsi \
+  arch/arm/boot/dts/am335x-bonegreen-common.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65217.dtsi \
+
+arch/arm/boot/dts/am335x-bonegreen-wireless.dtb: $(deps_arch/arm/boot/dts/am335x-bonegreen-wireless.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-bonegreen-wireless.dtb):
diff --git a/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..ccaa0dec98b2
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-bonegreen-wireless.dtb: arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.dts.tmp arch/arm/boot/dts/tps65217.dtsi
diff --git a/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.pre.tmp
new file mode 100644
index 000000000000..ff793d33add7
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.d.pre.tmp
@@ -0,0 +1,12 @@
+am335x-bonegreen-wireless.o: \
+ arch/arm/boot/dts/am335x-bonegreen-wireless.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ arch/arm/boot/dts/am335x-bone-common.dtsi \
+ arch/arm/boot/dts/am335x-bonegreen-common.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h
diff --git a/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.dts.tmp
new file mode 100644
index 000000000000..15cabe099e63
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen-wireless.dtb.dts.tmp
@@ -0,0 +1,4085 @@
+# 1 "arch/arm/boot/dts/am335x-bonegreen-wireless.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-bonegreen-wireless.dts"
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-bonegreen-wireless.dts" 2
+# 1 "arch/arm/boot/dts/am335x-bone-common.dtsi" 1
+
+
+
+
+
+/ {
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&dcdc2_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds_s0>;
+
+  compatible = "gpio-leds";
+
+  led2 {
+   label = "beaglebone:green:heartbeat";
+   gpios = <&gpio1 21 0>;
+   linux,default-trigger = "heartbeat";
+   default-state = "off";
+  };
+
+  led3 {
+   label = "beaglebone:green:mmc0";
+   gpios = <&gpio1 22 0>;
+   linux,default-trigger = "mmc0";
+   default-state = "off";
+  };
+
+  led4 {
+   label = "beaglebone:green:usr2";
+   gpios = <&gpio1 23 0>;
+   linux,default-trigger = "cpu0";
+   default-state = "off";
+  };
+
+  led5 {
+   label = "beaglebone:green:usr3";
+   gpios = <&gpio1 24 0>;
+   linux,default-trigger = "mmc1";
+   default-state = "off";
+  };
+ };
+
+ vmmcsd_fixed: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmcsd_fixed";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&clkout2_pin>;
+
+ user_leds_s0: user_leds_s0 {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ i2c2_pins: pinmux_i2c2_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x97c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ clkout2_pin: pinmux_clkout2_pin {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ emmc_pins: pinmux_emmc_pins {
+  pinctrl-single,pins = <
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&usb0 {
+ dr_mode = "peripheral";
+ interrupts-extended = <&intc 18 &tps 0>;
+ interrupt-names = "mc", "vbus";
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+ symlink = "bone/i2c/0";
+
+ tps: tps@24 {
+  reg = <0x24>;
+ };
+
+ baseboard_eeprom: baseboard_eeprom@50 {
+  compatible = "atmel,24c256";
+  reg = <0x50>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  baseboard_data: baseboard_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+&i2c2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c2_pins>;
+
+ status = "okay";
+ clock-frequency = <100000>;
+ symlink = "bone/i2c/2";
+
+ cape_eeprom0: cape_eeprom0@54 {
+  compatible = "atmel,24c256";
+  reg = <0x54>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape0_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom1: cape_eeprom1@55 {
+  compatible = "atmel,24c256";
+  reg = <0x55>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape1_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom2: cape_eeprom2@56 {
+  compatible = "atmel,24c256";
+  reg = <0x56>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape2_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom3: cape_eeprom3@57 {
+  compatible = "atmel,24c256";
+  reg = <0x57>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape3_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+
+/include/ "tps65217.dtsi"
+
+&tps {
+# 299 "arch/arm/boot/dts/am335x-bone-common.dtsi"
+ interrupts = <7>;
+ interrupt-parent = <&intc>;
+
+ ti,pmic-shutdown-controller;
+
+ charger {
+  status = "okay";
+ };
+
+ pwrbutton {
+  status = "okay";
+ };
+
+ regulators {
+  dcdc1_reg: regulator@0 {
+   regulator-name = "vdds_dpr";
+   regulator-always-on;
+  };
+
+  dcdc2_reg: regulator@1 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  dcdc3_reg: regulator@2 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo1_reg: regulator@3 {
+   regulator-name = "vio,vrtc,vdds";
+   regulator-always-on;
+  };
+
+  ldo2_reg: regulator@4 {
+   regulator-name = "vdd_3v3aux";
+   regulator-always-on;
+  };
+
+  ldo3_reg: regulator@5 {
+   regulator-name = "vdd_1v8";
+   regulator-always-on;
+  };
+
+  ldo4_reg: regulator@6 {
+   regulator-name = "vdd_3v3a";
+   regulator-always-on;
+  };
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "mii";
+};
+
+&mac {
+ slaves = <1>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ bus-width = <0x4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&aes {
+ status = "okay";
+};
+
+&sham {
+ status = "okay";
+};
+
+&rtc {
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
+# 9 "arch/arm/boot/dts/am335x-bonegreen-wireless.dts" 2
+# 1 "arch/arm/boot/dts/am335x-bonegreen-common.dtsi" 1
+
+
+
+
+
+&ldo3_reg {
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-always-on;
+};
+
+&mmc1 {
+ vmmc-supply = <&vmmcsd_fixed>;
+};
+
+&mmc2 {
+ vmmc-supply = <&vmmcsd_fixed>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&emmc_pins>;
+ bus-width = <8>;
+ status = "okay";
+};
+
+&am33xx_pinmux {
+ uart2_pins: uart2_pins {
+  pinctrl-single,pins = <
+   ((((0x950)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (1)
+   ((((0x954)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+  >;
+ };
+};
+
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart2_pins>;
+ status = "okay";
+};
+
+&rtc {
+ system-power-controller;
+};
+# 10 "arch/arm/boot/dts/am335x-bonegreen-wireless.dts" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 11 "arch/arm/boot/dts/am335x-bonegreen-wireless.dts" 2
+
+/ {
+ model = "TI AM335x BeagleBone Green Wireless";
+ compatible = "ti,am335x-bone-green-wireless", "ti,am335x-bone-green", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+ chosen {
+  base_dtb = "am335x-bonegreen-wireless.dts";
+  base_dtb_timestamp = "Wed Mar 24 13:36:15 2021";
+ };
+
+ wlan_en_reg: fixedregulator@2 {
+  compatible = "regulator-fixed";
+  regulator-name = "wlan-en-regulator";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  startup-delay-us= <70000>;
+
+
+  gpio = <&gpio0 26 0>;
+  enable-active-high;
+ };
+};
+
+&am33xx_pinmux {
+ bt_pins: pinmux_bt_pins {
+  pinctrl-single,pins = <
+   ((((0x878)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ mmc3_pins: pinmux_mmc3_pins {
+  pinctrl-single,pins = <
+   ((((0x830)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x834)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x838)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x83c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x888)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x88c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+ uart3_pins: pinmux_uart3_pins {
+  pinctrl-single,pins = <
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x938)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (3)
+   ((((0x94c)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ wl18xx_pins: pinmux_wl18xx_pins {
+  pinctrl-single,pins = <
+   ((((0x828)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+};
+
+&mac {
+ status = "disabled";
+};
+
+&mmc3 {
+ dmas = <&edma_xbar 12 0 1
+  &edma_xbar 13 0 2>;
+ dma-names = "tx", "rx";
+ status = "okay";
+ vmmc-supply = <&wlan_en_reg>;
+ bus-width = <4>;
+ non-removable;
+ cap-power-off-card;
+ keep-power-in-suspend;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc3_pins &wl18xx_pins>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@2 {
+  compatible = "ti,wl1835";
+  reg = <2>;
+  interrupt-parent = <&gpio0>;
+  interrupts = <27 1>;
+ };
+};
+
+&uart3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart3_pins &bt_pins>;
+ status = "okay";
+
+ bluetooth {
+  compatible = "ti,wl1835-st";
+  enable-gpios = <&gpio1 28 0>;
+ };
+};
+
+&gpio1 {
+ ls_buf_en {
+  gpio-hog;
+  gpios = <29 0>;
+  output-high;
+  line-name = "LS_BUF_EN";
+ };
+};
+# 125 "arch/arm/boot/dts/am335x-bonegreen-wireless.dts"
+&gpio3 {
+ bt_aud_in {
+  gpio-hog;
+  gpios = <16 0>;
+  output-low;
+  line-name = "MCASP0_AHCLKR";
+ };
+};
diff --git a/arch/arm/boot/dts/.am335x-bonegreen.dtb.cmd b/arch/arm/boot/dts/.am335x-bonegreen.dtb.cmd
new file mode 100644
index 000000000000..a146e9077ef2
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen.dtb.cmd
@@ -0,0 +1,20 @@
+cmd_arch/arm/boot/dts/am335x-bonegreen.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-bonegreen.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-bonegreen.dtb.dts.tmp arch/arm/boot/dts/am335x-bonegreen.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-bonegreen.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-bonegreen.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-bonegreen.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-bonegreen.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-bonegreen.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-bonegreen.dtb.d
+
+source_arch/arm/boot/dts/am335x-bonegreen.dtb := arch/arm/boot/dts/am335x-bonegreen.dts
+
+deps_arch/arm/boot/dts/am335x-bonegreen.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  arch/arm/boot/dts/am335x-bone-common.dtsi \
+  arch/arm/boot/dts/am335x-bonegreen-common.dtsi \
+  arch/arm/boot/dts/tps65217.dtsi \
+
+arch/arm/boot/dts/am335x-bonegreen.dtb: $(deps_arch/arm/boot/dts/am335x-bonegreen.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-bonegreen.dtb):
diff --git a/arch/arm/boot/dts/.am335x-bonegreen.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-bonegreen.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..a34ee1af00da
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-bonegreen.dtb: arch/arm/boot/dts/.am335x-bonegreen.dtb.dts.tmp arch/arm/boot/dts/tps65217.dtsi
diff --git a/arch/arm/boot/dts/.am335x-bonegreen.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-bonegreen.dtb.d.pre.tmp
new file mode 100644
index 000000000000..6ff5c7d4fabe
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen.dtb.d.pre.tmp
@@ -0,0 +1,10 @@
+am335x-bonegreen.o: arch/arm/boot/dts/am335x-bonegreen.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ arch/arm/boot/dts/am335x-bone-common.dtsi \
+ arch/arm/boot/dts/am335x-bonegreen-common.dtsi
diff --git a/arch/arm/boot/dts/.am335x-bonegreen.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-bonegreen.dtb.dts.tmp
new file mode 100644
index 000000000000..3c815cba6217
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-bonegreen.dtb.dts.tmp
@@ -0,0 +1,3979 @@
+# 1 "arch/arm/boot/dts/am335x-bonegreen.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-bonegreen.dts"
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-bonegreen.dts" 2
+# 1 "arch/arm/boot/dts/am335x-bone-common.dtsi" 1
+
+
+
+
+
+/ {
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&dcdc2_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds_s0>;
+
+  compatible = "gpio-leds";
+
+  led2 {
+   label = "beaglebone:green:heartbeat";
+   gpios = <&gpio1 21 0>;
+   linux,default-trigger = "heartbeat";
+   default-state = "off";
+  };
+
+  led3 {
+   label = "beaglebone:green:mmc0";
+   gpios = <&gpio1 22 0>;
+   linux,default-trigger = "mmc0";
+   default-state = "off";
+  };
+
+  led4 {
+   label = "beaglebone:green:usr2";
+   gpios = <&gpio1 23 0>;
+   linux,default-trigger = "cpu0";
+   default-state = "off";
+  };
+
+  led5 {
+   label = "beaglebone:green:usr3";
+   gpios = <&gpio1 24 0>;
+   linux,default-trigger = "mmc1";
+   default-state = "off";
+  };
+ };
+
+ vmmcsd_fixed: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmcsd_fixed";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&clkout2_pin>;
+
+ user_leds_s0: user_leds_s0 {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ i2c2_pins: pinmux_i2c2_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x97c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ clkout2_pin: pinmux_clkout2_pin {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ emmc_pins: pinmux_emmc_pins {
+  pinctrl-single,pins = <
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&usb0 {
+ dr_mode = "peripheral";
+ interrupts-extended = <&intc 18 &tps 0>;
+ interrupt-names = "mc", "vbus";
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+ symlink = "bone/i2c/0";
+
+ tps: tps@24 {
+  reg = <0x24>;
+ };
+
+ baseboard_eeprom: baseboard_eeprom@50 {
+  compatible = "atmel,24c256";
+  reg = <0x50>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  baseboard_data: baseboard_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+&i2c2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c2_pins>;
+
+ status = "okay";
+ clock-frequency = <100000>;
+ symlink = "bone/i2c/2";
+
+ cape_eeprom0: cape_eeprom0@54 {
+  compatible = "atmel,24c256";
+  reg = <0x54>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape0_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom1: cape_eeprom1@55 {
+  compatible = "atmel,24c256";
+  reg = <0x55>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape1_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom2: cape_eeprom2@56 {
+  compatible = "atmel,24c256";
+  reg = <0x56>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape2_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+
+ cape_eeprom3: cape_eeprom3@57 {
+  compatible = "atmel,24c256";
+  reg = <0x57>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  cape3_data: cape_data@0 {
+   reg = <0 0x100>;
+  };
+ };
+};
+
+
+/include/ "tps65217.dtsi"
+
+&tps {
+# 299 "arch/arm/boot/dts/am335x-bone-common.dtsi"
+ interrupts = <7>;
+ interrupt-parent = <&intc>;
+
+ ti,pmic-shutdown-controller;
+
+ charger {
+  status = "okay";
+ };
+
+ pwrbutton {
+  status = "okay";
+ };
+
+ regulators {
+  dcdc1_reg: regulator@0 {
+   regulator-name = "vdds_dpr";
+   regulator-always-on;
+  };
+
+  dcdc2_reg: regulator@1 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  dcdc3_reg: regulator@2 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo1_reg: regulator@3 {
+   regulator-name = "vio,vrtc,vdds";
+   regulator-always-on;
+  };
+
+  ldo2_reg: regulator@4 {
+   regulator-name = "vdd_3v3aux";
+   regulator-always-on;
+  };
+
+  ldo3_reg: regulator@5 {
+   regulator-name = "vdd_1v8";
+   regulator-always-on;
+  };
+
+  ldo4_reg: regulator@6 {
+   regulator-name = "vdd_3v3a";
+   regulator-always-on;
+  };
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "mii";
+};
+
+&mac {
+ slaves = <1>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ bus-width = <0x4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&aes {
+ status = "okay";
+};
+
+&sham {
+ status = "okay";
+};
+
+&rtc {
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
+# 9 "arch/arm/boot/dts/am335x-bonegreen.dts" 2
+# 1 "arch/arm/boot/dts/am335x-bonegreen-common.dtsi" 1
+
+
+
+
+
+&ldo3_reg {
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-always-on;
+};
+
+&mmc1 {
+ vmmc-supply = <&vmmcsd_fixed>;
+};
+
+&mmc2 {
+ vmmc-supply = <&vmmcsd_fixed>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&emmc_pins>;
+ bus-width = <8>;
+ status = "okay";
+};
+
+&am33xx_pinmux {
+ uart2_pins: uart2_pins {
+  pinctrl-single,pins = <
+   ((((0x950)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (1)
+   ((((0x954)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+  >;
+ };
+};
+
+&uart2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart2_pins>;
+ status = "okay";
+};
+
+&rtc {
+ system-power-controller;
+};
+# 10 "arch/arm/boot/dts/am335x-bonegreen.dts" 2
+
+/ {
+ model = "TI AM335x BeagleBone Green";
+ compatible = "ti,am335x-bone-green", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+ chosen {
+  base_dtb = "am335x-bonegreen.dts";
+  base_dtb_timestamp = "Wed Mar 24 13:36:15 2021";
+ };
+};
diff --git a/arch/arm/boot/dts/.am335x-chiliboard.dtb.cmd b/arch/arm/boot/dts/.am335x-chiliboard.dtb.cmd
new file mode 100644
index 000000000000..5aee0cf04cc3
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-chiliboard.dtb.cmd
@@ -0,0 +1,20 @@
+cmd_arch/arm/boot/dts/am335x-chiliboard.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-chiliboard.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-chiliboard.dtb.dts.tmp arch/arm/boot/dts/am335x-chiliboard.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-chiliboard.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-chiliboard.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-chiliboard.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-chiliboard.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-chiliboard.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-chiliboard.dtb.d
+
+source_arch/arm/boot/dts/am335x-chiliboard.dtb := arch/arm/boot/dts/am335x-chiliboard.dts
+
+deps_arch/arm/boot/dts/am335x-chiliboard.dtb := \
+  arch/arm/boot/dts/am335x-chilisom.dtsi \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65217.dtsi \
+
+arch/arm/boot/dts/am335x-chiliboard.dtb: $(deps_arch/arm/boot/dts/am335x-chiliboard.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-chiliboard.dtb):
diff --git a/arch/arm/boot/dts/.am335x-chiliboard.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-chiliboard.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..619931db00a2
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-chiliboard.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-chiliboard.dtb: arch/arm/boot/dts/.am335x-chiliboard.dtb.dts.tmp arch/arm/boot/dts/tps65217.dtsi
diff --git a/arch/arm/boot/dts/.am335x-chiliboard.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-chiliboard.dtb.d.pre.tmp
new file mode 100644
index 000000000000..7e558d58fc37
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-chiliboard.dtb.d.pre.tmp
@@ -0,0 +1,9 @@
+am335x-chiliboard.o: arch/arm/boot/dts/am335x-chiliboard.dts \
+ arch/arm/boot/dts/am335x-chilisom.dtsi arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h
diff --git a/arch/arm/boot/dts/.am335x-chiliboard.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-chiliboard.dtb.dts.tmp
new file mode 100644
index 000000000000..86d750303f6a
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-chiliboard.dtb.dts.tmp
@@ -0,0 +1,3893 @@
+# 1 "arch/arm/boot/dts/am335x-chiliboard.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-chiliboard.dts"
+
+
+
+
+
+/dts-v1/;
+# 1 "arch/arm/boot/dts/am335x-chilisom.dtsi" 1
+
+
+
+
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 7 "arch/arm/boot/dts/am335x-chilisom.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 8 "arch/arm/boot/dts/am335x-chilisom.dtsi" 2
+
+/ {
+ model = "Grinn AM335x ChiliSOM";
+ compatible = "grinn,am335x-chilisom", "ti,am33xx";
+
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&dcdc2_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x20000000>;
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ nandflash_pins: nandflash_pins {
+  pinctrl-single,pins = <
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+   ((((0x898)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ tps: tps@24 {
+  reg = <0x24>;
+ };
+
+};
+
+/include/ "tps65217.dtsi"
+
+&tps {
+ regulators {
+  dcdc1_reg: regulator@0 {
+   regulator-name = "vdds_dpr";
+   regulator-always-on;
+  };
+
+  dcdc2_reg: regulator@1 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1325000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  dcdc3_reg: regulator@2 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <925000>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo1_reg: regulator@3 {
+   regulator-name = "vio,vrtc,vdds";
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo2_reg: regulator@4 {
+   regulator-name = "vdd_3v3aux";
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo3_reg: regulator@5 {
+   regulator-name = "vdd_1v8";
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  ldo4_reg: regulator@6 {
+   regulator-name = "vdd_3v3d";
+   regulator-boot-on;
+   regulator-always-on;
+  };
+ };
+};
+
+&rtc {
+ system-power-controller;
+
+ pinctrl-0 = <&ext_wakeup>;
+ pinctrl-names = "default";
+
+ ext_wakeup: ext-wakeup {
+  pins = "ext_wakeup0";
+  input-enable;
+ };
+};
+
+
+&elm {
+ status = "okay";
+};
+
+&gpmc {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&nandflash_pins>;
+ ranges = <0 0 0x08000000 0x01000000>;
+ nand@0,0 {
+  compatible = "ti,omap2-nand";
+  reg = <0 0 4>;
+  interrupt-parent = <&gpmc>;
+  interrupts = <0 0>,
+        <1 0>;
+  rb-gpios = <&gpmc 0 0>;
+  ti,nand-ecc-opt = "bch8";
+  ti,elm-id = <&elm>;
+  nand-bus-width = <8>;
+  gpmc,device-width = <1>;
+  gpmc,sync-clk-ps = <0>;
+  gpmc,cs-on-ns = <0>;
+  gpmc,cs-rd-off-ns = <44>;
+  gpmc,cs-wr-off-ns = <44>;
+  gpmc,adv-on-ns = <6>;
+  gpmc,adv-rd-off-ns = <34>;
+  gpmc,adv-wr-off-ns = <44>;
+  gpmc,we-on-ns = <0>;
+  gpmc,we-off-ns = <40>;
+  gpmc,oe-on-ns = <0>;
+  gpmc,oe-off-ns = <54>;
+  gpmc,access-ns = <64>;
+  gpmc,rd-cycle-ns = <82>;
+  gpmc,wr-cycle-ns = <82>;
+  gpmc,bus-turnaround-ns = <0>;
+  gpmc,cycle2cycle-delay-ns = <0>;
+  gpmc,clk-activation-ns = <0>;
+  gpmc,wr-access-ns = <40>;
+  gpmc,wr-data-mux-bus-ns = <0>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-chiliboard.dts" 2
+
+/ {
+ model = "AM335x Chiliboard";
+ compatible = "grinn,am335x-chiliboard", "grinn,am335x-chilisom",
+       "ti,am33xx";
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ leds {
+  compatible = "gpio-leds";
+  pinctrl-names = "default";
+  pinctrl-0 = <&led_gpio_pins>;
+
+  led0 {
+   label = "led0";
+   gpios = <&gpio3 7 1>;
+   default-state = "keep";
+   linux,default-trigger = "heartbeat";
+  };
+
+  led1 {
+   label = "led1";
+   gpios = <&gpio3 8 1>;
+   default-state = "keep";
+  };
+ };
+};
+
+&am33xx_pinmux {
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (1)
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (1)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (0)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ usb1_drvvbus: usb1_drvvbus {
+  pinctrl-single,pins = <
+   ((((0xa34)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ sd_pins: pinmux_sd_card {
+  pinctrl-single,pins = <
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+  >;
+ };
+
+ led_gpio_pins: led_gpio_pins {
+  pinctrl-single,pins = <
+   ((((0x9e4)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+   ((((0x9e8)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&ldo4_reg {
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+};
+
+
+&mac {
+ slaves = <1>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "rmii";
+};
+
+
+&usb1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&usb1_drvvbus>;
+ dr_mode = "host";
+};
+
+
+&mmc1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&sd_pins>;
+ vmmc-supply = <&ldo4_reg>;
+ bus-width = <0x4>;
+ cd-gpios = <&gpio0 6 0>;
+ status = "okay";
+};
+
+&tps {
+ interrupt-parent = <&intc>;
+ interrupts = <7>;
+
+ charger {
+  status = "okay";
+ };
+
+ pwrbutton {
+  status = "okay";
+ };
+};
diff --git a/arch/arm/boot/dts/.am335x-cm-t335.dtb.cmd b/arch/arm/boot/dts/.am335x-cm-t335.dtb.cmd
new file mode 100644
index 000000000000..798680a76270
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-cm-t335.dtb.cmd
@@ -0,0 +1,18 @@
+cmd_arch/arm/boot/dts/am335x-cm-t335.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-cm-t335.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp arch/arm/boot/dts/am335x-cm-t335.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-cm-t335.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-cm-t335.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-cm-t335.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-cm-t335.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-cm-t335.dtb.d
+
+source_arch/arm/boot/dts/am335x-cm-t335.dtb := arch/arm/boot/dts/am335x-cm-t335.dts
+
+deps_arch/arm/boot/dts/am335x-cm-t335.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+
+arch/arm/boot/dts/am335x-cm-t335.dtb: $(deps_arch/arm/boot/dts/am335x-cm-t335.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-cm-t335.dtb):
diff --git a/arch/arm/boot/dts/.am335x-cm-t335.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-cm-t335.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..2d837367f954
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-cm-t335.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-cm-t335.dtb: arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp
diff --git a/arch/arm/boot/dts/.am335x-cm-t335.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-cm-t335.dtb.d.pre.tmp
new file mode 100644
index 000000000000..fcf7d4611882
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-cm-t335.dtb.d.pre.tmp
@@ -0,0 +1,9 @@
+am335x-cm-t335.o: arch/arm/boot/dts/am335x-cm-t335.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h
diff --git a/arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp
new file mode 100644
index 000000000000..eabed1e824a7
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-cm-t335.dtb.dts.tmp
@@ -0,0 +1,4047 @@
+# 1 "arch/arm/boot/dts/am335x-cm-t335.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-cm-t335.dts"
+
+
+
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 11 "arch/arm/boot/dts/am335x-cm-t335.dts" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 12 "arch/arm/boot/dts/am335x-cm-t335.dts" 2
+
+/ {
+ model = "CompuLab CM-T335";
+ compatible = "compulab,cm-t335", "ti,am33xx";
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x8000000>;
+ };
+
+ leds {
+  compatible = "gpio-leds";
+  pinctrl-names = "default";
+  pinctrl-0 = <&gpio_led_pins>;
+  led0 {
+   label = "cm_t335:green";
+   gpios = <&gpio2 0 1>;
+   linux,default-trigger = "heartbeat";
+  };
+ };
+
+
+ vmmc_fixed: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vmmc_fixed";
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+
+
+ vwlan_fixed: fixedregulator2 {
+  compatible = "regulator-fixed";
+  regulator-name = "vwlan_fixed";
+  gpio = <&gpio0 20 0>;
+  enable-active-high;
+ };
+
+ backlight {
+  compatible = "pwm-backlight";
+  pwms = <&ecap0 0 50000 0>;
+  brightness-levels = <0 51 53 56 62 75 101 152 255>;
+  default-brightness-level = <8>;
+ };
+
+ sound {
+  compatible = "simple-audio-card";
+  simple-audio-card,name = "cm-t335";
+
+  simple-audio-card,widgets =
+   "Microphone", "Mic Jack",
+   "Line", "Line In",
+   "Headphone", "Headphone Jack";
+
+  simple-audio-card,routing =
+   "Headphone Jack", "LHPOUT",
+   "Headphone Jack", "RHPOUT",
+   "LLINEIN", "Line In",
+   "RLINEIN", "Line In",
+   "MICIN", "Mic Jack";
+
+  simple-audio-card,format = "i2s";
+  simple-audio-card,bitclock-master = <&sound_master>;
+  simple-audio-card,frame-master = <&sound_master>;
+
+  simple-audio-card,cpu {
+   sound-dai = <&mcasp1>;
+  };
+
+  sound_master: simple-audio-card,codec {
+   sound-dai = <&tlv320aic23>;
+   system-clock-frequency = <12000000>;
+  };
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&bluetooth_pins>;
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ i2c1_pins: pinmux_i2c1_pins {
+  pinctrl-single,pins = <
+
+   ((((0x968)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+
+   ((((0x96c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+  >;
+ };
+
+ gpio_led_pins: pinmux_gpio_led_pins {
+  pinctrl-single,pins = <
+
+   ((((0x888)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+  >;
+ };
+
+ nandflash_pins: pinmux_nandflash_pins {
+  pinctrl-single,pins = <
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+
+   ((((0x874)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x898)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ uart1_pins: pinmux_uart1_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x97c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x980)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x984)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ dcan0_pins: pinmux_dcan0_pins {
+  pinctrl-single,pins = <
+
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 3))) (2)
+
+   ((((0x97c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+  >;
+ };
+
+ dcan1_pins: pinmux_dcan1_pins {
+  pinctrl-single,pins = <
+
+   ((((0x980)) & 0xffff) - (0x0800)) (((1 << 3))) (2)
+
+   ((((0x984)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (2)
+  >;
+ };
+
+ ecap0_pins: pinmux_ecap0_pins {
+  pinctrl-single,pins = <
+   ((((0x964)) & 0xffff) - (0x0800)) (0x0) (0)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (2)
+
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (2)
+
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (2)
+
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (2)
+
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (2)
+
+   ((((0x92c)) & 0xffff) - (0x0800)) (0) (2)
+
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ spi0_pins: pinmux_spi0_pins {
+  pinctrl-single,pins = <
+   ((((0x950)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x954)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+   ((((0x958)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x95c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+
+
+ bluetooth_pins: pinmux_bluetooth_pins {
+  pinctrl-single,pins = <
+
+   ((((0x9b0)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+
+
+ mcasp1_pins: pinmux_mcasp1_pins {
+  pinctrl-single,pins = <
+
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+
+   ((((0x908)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+  >;
+ };
+
+
+ wifi_pins: pinmux_wifi_pins {
+  pinctrl-single,pins = <
+
+   ((((0x9e8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+
+   ((((0x9b4)) & 0xffff) - (0x0800)) (((1 << 3))) (7)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart1_pins>;
+
+status = "okay";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ eeprom: 24c02@50 {
+  compatible = "atmel,24c02";
+  reg = <0x50>;
+  pagesize = <16>;
+ };
+
+ ext_rtc: em3027@56 {
+  compatible = "emmicro,em3027";
+  reg = <0x56>;
+ };
+
+ tlv320aic23: codec@1a {
+  compatible = "ti,tlv320aic23";
+  reg = <0x1a>;
+  #sound-dai-cells= <0>;
+  status = "okay";
+ };
+};
+
+&epwmss0 {
+ status = "okay";
+
+ ecap0: ecap@100 {
+  status = "okay";
+  pinctrl-names = "default";
+  pinctrl-0 = <&ecap0_pins>;
+ };
+};
+
+&gpmc {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&nandflash_pins>;
+ ranges = <0 0 0x08000000 0x10000000>;
+ nand@0,0 {
+  compatible = "ti,omap2-nand";
+  reg = <0 0 4>;
+  interrupt-parent = <&gpmc>;
+  interrupts = <0 0>,
+        <1 0>;
+  rb-gpios = <&gpmc 0 0>;
+  ti,nand-ecc-opt = "bch8";
+  ti,elm-id = <&elm>;
+  nand-bus-width = <8>;
+  gpmc,device-width = <1>;
+  gpmc,sync-clk-ps = <0>;
+  gpmc,cs-on-ns = <0>;
+  gpmc,cs-rd-off-ns = <44>;
+  gpmc,cs-wr-off-ns = <44>;
+  gpmc,adv-on-ns = <6>;
+  gpmc,adv-rd-off-ns = <34>;
+  gpmc,adv-wr-off-ns = <44>;
+  gpmc,we-on-ns = <0>;
+  gpmc,we-off-ns = <40>;
+  gpmc,oe-on-ns = <0>;
+  gpmc,oe-off-ns = <54>;
+  gpmc,access-ns = <64>;
+  gpmc,rd-cycle-ns = <82>;
+  gpmc,wr-cycle-ns = <82>;
+  gpmc,bus-turnaround-ns = <0>;
+  gpmc,cycle2cycle-delay-ns = <0>;
+  gpmc,clk-activation-ns = <0>;
+  gpmc,wr-access-ns = <40>;
+  gpmc,wr-data-mux-bus-ns = <0>;
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  partition@0 {
+   label = "spl";
+   reg = <0x00000000 0x00200000>;
+  };
+  partition@1 {
+   label = "uboot";
+   reg = <0x00200000 0x00100000>;
+  };
+  partition@2 {
+   label = "uboot environment";
+   reg = <0x00300000 0x00100000>;
+  };
+  partition@3 {
+   label = "dtb";
+   reg = <0x00400000 0x00100000>;
+  };
+  partition@4 {
+   label = "splash";
+   reg = <0x00500000 0x00400000>;
+  };
+  partition@5 {
+   label = "linux";
+   reg = <0x00900000 0x00600000>;
+  };
+  partition@6 {
+   label = "rootfs";
+   reg = <0x00F00000 0>;
+  };
+ };
+};
+
+&elm {
+ status = "okay";
+};
+
+&mac {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ slaves = <1>;
+ status = "okay";
+};
+
+&davinci_mdio {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+ status = "okay";
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&cpsw_emac0 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "rgmii-txid";
+};
+
+&mmc1 {
+ status = "okay";
+ vmmc-supply = <&vmmc_fixed>;
+ bus-width = <4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+};
+
+&dcan0 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&dcan0_pins>;
+};
+
+&dcan1 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&dcan1_pins>;
+};
+
+
+&tscadc {
+ status = "okay";
+ tsc {
+  ti,wires = <4>;
+  ti,x-plate-resistance = <200>;
+  ti,coordinate-readouts = <5>;
+  ti,wire-config = <0x01 0x10 0x23 0x32>;
+  ti,charge-delay = <0x400>;
+ };
+
+ adc {
+  ti,adc-channels = <4 5 6 7>;
+ };
+};
+
+
+&mcasp1 {
+  pinctrl-names = "default";
+  pinctrl-0 = <&mcasp1_pins>;
+
+  op-mode = <0>;
+  tdm-slots = <2>;
+
+  num-serializer = <16>;
+  serial-dir = <
+   0 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0
+  >;
+  tx-num-evt = <1>;
+  rx-num-evt = <1>;
+
+  #sound-dai-cells= <0>;
+  status = "okay";
+};
+
+&spi0 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&spi0_pins>;
+ ti,pindir-d0-out-d1-in = <1>;
+
+ wlcore: wlcore@1 {
+  compatible = "ti,wl1271";
+  pinctrl-names = "default";
+  pinctrl-0 = <&wifi_pins>;
+  reg = <1>;
+  spi-max-frequency = <48000000>;
+  clock-xtal;
+  ref-clock-frequency = <38400000>;
+  interrupt-parent = <&gpio3>;
+  interrupts = <8 4>;
+  vwlan-supply = <&vwlan_fixed>;
+ };
+};
diff --git a/arch/arm/boot/dts/.am335x-evm.dtb.cmd b/arch/arm/boot/dts/.am335x-evm.dtb.cmd
new file mode 100644
index 000000000000..7bb9f2304679
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evm.dtb.cmd
@@ -0,0 +1,19 @@
+cmd_arch/arm/boot/dts/am335x-evm.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-evm.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp arch/arm/boot/dts/am335x-evm.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-evm.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-evm.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-evm.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-evm.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-evm.dtb.d
+
+source_arch/arm/boot/dts/am335x-evm.dtb := arch/arm/boot/dts/am335x-evm.dts
+
+deps_arch/arm/boot/dts/am335x-evm.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65910.dtsi \
+
+arch/arm/boot/dts/am335x-evm.dtb: $(deps_arch/arm/boot/dts/am335x-evm.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-evm.dtb):
diff --git a/arch/arm/boot/dts/.am335x-evm.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-evm.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..4ff55ecabbef
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evm.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-evm.dtb: arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp
diff --git a/arch/arm/boot/dts/.am335x-evm.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-evm.dtb.d.pre.tmp
new file mode 100644
index 000000000000..31255eb6167f
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evm.dtb.d.pre.tmp
@@ -0,0 +1,10 @@
+am335x-evm.o: arch/arm/boot/dts/am335x-evm.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+ arch/arm/boot/dts/tps65910.dtsi
diff --git a/arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp
new file mode 100644
index 000000000000..68f5ba482775
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evm.dtb.dts.tmp
@@ -0,0 +1,4394 @@
+# 1 "arch/arm/boot/dts/am335x-evm.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-evm.dts"
+
+
+
+
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 8 "arch/arm/boot/dts/am335x-evm.dts" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 9 "arch/arm/boot/dts/am335x-evm.dts" 2
+
+/ {
+ model = "TI AM335x EVM";
+ compatible = "ti,am335x-evm", "ti,am33xx";
+
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&vdd1_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ vbat: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vbat";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-boot-on;
+ };
+
+ lis3_reg: fixedregulator1 {
+  compatible = "regulator-fixed";
+  regulator-name = "lis3_reg";
+  regulator-boot-on;
+ };
+
+ wlan_en_reg: fixedregulator2 {
+  compatible = "regulator-fixed";
+  regulator-name = "wlan-en-regulator";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+
+
+  gpio = <&gpio1 16 0>;
+
+
+  startup-delay-us = <70000>;
+  enable-active-high;
+ };
+
+
+ v1_8d_reg: fixedregulator-v1_8d {
+  compatible = "regulator-fixed";
+  regulator-name = "v1_8d";
+  vin-supply = <&vbat>;
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+ };
+
+
+ v3_3d_reg: fixedregulator-v3_3d {
+  compatible = "regulator-fixed";
+  regulator-name = "v3_3d";
+  vin-supply = <&vbat>;
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+
+ matrix_keypad: matrix_keypad0 {
+  compatible = "gpio-matrix-keypad";
+  debounce-delay-ms = <5>;
+  col-scan-delay-us = <2>;
+
+  row-gpios = <&gpio1 25 0
+        &gpio1 26 0
+        &gpio1 27 0>;
+
+  col-gpios = <&gpio1 21 0
+        &gpio1 22 0>;
+
+  linux,keymap = <0x0000008b
+    0x0100009e
+    0x02000069
+    0x0001006a
+    0x0101001c
+    0x0201006c>;
+ };
+
+ gpio_keys: volume_keys0 {
+  compatible = "gpio-keys";
+  #address-cells = <1>;
+  #size-cells = <0>;
+  autorepeat;
+
+  switch9 {
+   label = "volume-up";
+   linux,code = <115>;
+   gpios = <&gpio0 2 1>;
+   wakeup-source;
+  };
+
+  switch10 {
+   label = "volume-down";
+   linux,code = <114>;
+   gpios = <&gpio0 3 1>;
+   wakeup-source;
+  };
+ };
+
+ backlight: backlight {
+  compatible = "pwm-backlight";
+  pwms = <&ecap0 0 50000 0>;
+  brightness-levels = <0 51 53 56 62 75 101 152 255>;
+  default-brightness-level = <8>;
+ };
+
+ panel {
+  compatible = "tfc,s9700rtwv43tr-01b";
+
+  pinctrl-names = "default";
+  pinctrl-0 = <&lcd_pins_s0>;
+  backlight = <&backlight>;
+
+  port {
+   panel_0: endpoint@0 {
+    remote-endpoint = <&lcdc_0>;
+   };
+  };
+ };
+
+ sound {
+  compatible = "simple-audio-card";
+  simple-audio-card,name = "AM335x-EVM";
+  simple-audio-card,widgets =
+   "Headphone", "Headphone Jack",
+   "Line", "Line In";
+  simple-audio-card,routing =
+   "Headphone Jack", "HPLOUT",
+   "Headphone Jack", "HPROUT",
+   "LINE1L", "Line In",
+   "LINE1R", "Line In";
+  simple-audio-card,format = "dsp_b";
+  simple-audio-card,bitclock-master = <&sound_master>;
+  simple-audio-card,frame-master = <&sound_master>;
+  simple-audio-card,bitclock-inversion;
+
+  simple-audio-card,cpu {
+   sound-dai = <&mcasp1>;
+  };
+
+  sound_master: simple-audio-card,codec {
+   sound-dai = <&tlv320aic3106>;
+   system-clock-frequency = <12000000>;
+  };
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&matrix_keypad_s0 &volume_keys_s0 &clkout2_pin>;
+
+ matrix_keypad_s0: matrix_keypad_s0 {
+  pinctrl-single,pins = <
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ volume_keys_s0: volume_keys_s0 {
+  pinctrl-single,pins = <
+   ((((0x950)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x954)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ i2c1_pins: pinmux_i2c1_pins {
+  pinctrl-single,pins = <
+   ((((0x958)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x95c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ uart1_pins: pinmux_uart1_pins {
+  pinctrl-single,pins = <
+   ((((0x978)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (0)
+   ((((0x97c)) & 0xffff) - (0x0800)) (0) (0)
+   ((((0x980)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x984)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ clkout2_pin: pinmux_clkout2_pin {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ nandflash_pins_s0: nandflash_pins_s0 {
+  pinctrl-single,pins = <
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x810)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x814)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x818)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x81c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x874)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x898)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+
+ ecap0_pins: backlight_pins {
+  pinctrl-single,pins = <
+   ((((0x964)) & 0xffff) - (0x0800)) (0x0) (0)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x92c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x9a0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (4)
+  >;
+ };
+
+ mmc3_pins: pinmux_mmc3_pins {
+  pinctrl-single,pins = <
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x848)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x84c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x878)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x888)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+   ((((0x88c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (3)
+  >;
+ };
+
+ wlan_pins: pinmux_wlan_pins {
+  pinctrl-single,pins = <
+   ((((0x840)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x99c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x9ac)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+
+ lcd_pins_s0: lcd_pins_s0 {
+  pinctrl-single,pins = <
+   ((((0x820)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x824)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x828)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x830)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x834)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x838)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x83c)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x8a0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ac)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8bc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8cc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8dc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+
+ mcasp1_pins: mcasp1_pins {
+  pinctrl-single,pins = <
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+   ((((0x908)) & 0xffff) - (0x0800)) (0) (4)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+  >;
+ };
+
+ mcasp1_pins_sleep: mcasp1_pins_sleep {
+  pinctrl-single,pins = <
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x908)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ dcan1_pins_default: dcan1_pins_default {
+  pinctrl-single,pins = <
+   ((((0x968)) & 0xffff) - (0x0800)) (((1 << 3))) (2)
+   ((((0x96c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&uart1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart1_pins>;
+
+ status = "okay";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ tps: tps@2d {
+  reg = <0x2d>;
+ };
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&i2c1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c1_pins>;
+
+ status = "okay";
+ clock-frequency = <100000>;
+
+ lis331dlh: lis331dlh@18 {
+  compatible = "st,lis331dlh", "st,lis3lv02d";
+  reg = <0x18>;
+  Vdd-supply = <&lis3_reg>;
+  Vdd_IO-supply = <&lis3_reg>;
+
+  st,click-single-x;
+  st,click-single-y;
+  st,click-single-z;
+  st,click-thresh-x = <10>;
+  st,click-thresh-y = <10>;
+  st,click-thresh-z = <10>;
+  st,irq1-click;
+  st,irq2-click;
+  st,wakeup-x-lo;
+  st,wakeup-x-hi;
+  st,wakeup-y-lo;
+  st,wakeup-y-hi;
+  st,wakeup-z-lo;
+  st,wakeup-z-hi;
+  st,min-limit-x = <120>;
+  st,min-limit-y = <120>;
+  st,min-limit-z = <140>;
+  st,max-limit-x = <550>;
+  st,max-limit-y = <550>;
+  st,max-limit-z = <750>;
+ };
+
+ tsl2550: tsl2550@39 {
+  compatible = "taos,tsl2550";
+  reg = <0x39>;
+ };
+
+ tmp275: tmp275@48 {
+  compatible = "ti,tmp275";
+  reg = <0x48>;
+ };
+
+ tlv320aic3106: tlv320aic3106@1b {
+  #sound-dai-cells = <0>;
+  compatible = "ti,tlv320aic3106";
+  reg = <0x1b>;
+  status = "okay";
+
+
+  AVDD-supply = <&v3_3d_reg>;
+  IOVDD-supply = <&v3_3d_reg>;
+  DRVDD-supply = <&v3_3d_reg>;
+  DVDD-supply = <&v1_8d_reg>;
+ };
+};
+
+&lcdc {
+ status = "okay";
+
+ blue-and-red-wiring = "crossed";
+
+ port {
+  lcdc_0: endpoint@0 {
+   remote-endpoint = <&panel_0>;
+  };
+ };
+};
+
+&elm {
+ status = "okay";
+};
+
+&epwmss0 {
+ status = "okay";
+
+ ecap0: ecap@100 {
+  status = "okay";
+  pinctrl-names = "default";
+  pinctrl-0 = <&ecap0_pins>;
+ };
+};
+
+&gpmc {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&nandflash_pins_s0>;
+ ranges = <0 0 0x08000000 0x1000000>;
+ nand@0,0 {
+  compatible = "ti,omap2-nand";
+  reg = <0 0 4>;
+  interrupt-parent = <&gpmc>;
+  interrupts = <0 0>,
+        <1 0>;
+  rb-gpios = <&gpmc 0 0>;
+  ti,nand-xfer-type = "prefetch-dma";
+  ti,nand-ecc-opt = "bch8";
+  ti,elm-id = <&elm>;
+  nand-bus-width = <8>;
+  gpmc,device-width = <1>;
+  gpmc,sync-clk-ps = <0>;
+  gpmc,cs-on-ns = <0>;
+  gpmc,cs-rd-off-ns = <44>;
+  gpmc,cs-wr-off-ns = <44>;
+  gpmc,adv-on-ns = <6>;
+  gpmc,adv-rd-off-ns = <34>;
+  gpmc,adv-wr-off-ns = <44>;
+  gpmc,we-on-ns = <0>;
+  gpmc,we-off-ns = <40>;
+  gpmc,oe-on-ns = <0>;
+  gpmc,oe-off-ns = <54>;
+  gpmc,access-ns = <64>;
+  gpmc,rd-cycle-ns = <82>;
+  gpmc,wr-cycle-ns = <82>;
+  gpmc,bus-turnaround-ns = <0>;
+  gpmc,cycle2cycle-delay-ns = <0>;
+  gpmc,clk-activation-ns = <0>;
+  gpmc,wr-access-ns = <40>;
+  gpmc,wr-data-mux-bus-ns = <0>;
+
+
+
+
+  #address-cells = <1>;
+  #size-cells = <1>;
+  partition@0 {
+   label = "NAND.SPL";
+   reg = <0x00000000 0x000020000>;
+  };
+  partition@1 {
+   label = "NAND.SPL.backup1";
+   reg = <0x00020000 0x00020000>;
+  };
+  partition@2 {
+   label = "NAND.SPL.backup2";
+   reg = <0x00040000 0x00020000>;
+  };
+  partition@3 {
+   label = "NAND.SPL.backup3";
+   reg = <0x00060000 0x00020000>;
+  };
+  partition@4 {
+   label = "NAND.u-boot-spl-os";
+   reg = <0x00080000 0x00040000>;
+  };
+  partition@5 {
+   label = "NAND.u-boot";
+   reg = <0x000C0000 0x00100000>;
+  };
+  partition@6 {
+   label = "NAND.u-boot-env";
+   reg = <0x001C0000 0x00020000>;
+  };
+  partition@7 {
+   label = "NAND.u-boot-env.backup1";
+   reg = <0x001E0000 0x00020000>;
+  };
+  partition@8 {
+   label = "NAND.kernel";
+   reg = <0x00200000 0x00800000>;
+  };
+  partition@9 {
+   label = "NAND.file-system";
+   reg = <0x00A00000 0x0F600000>;
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/tps65910.dtsi" 1
+# 11 "arch/arm/boot/dts/tps65910.dtsi"
+&tps {
+ compatible = "ti,tps65910";
+
+ regulators {
+  #address-cells = <1>;
+  #size-cells = <0>;
+
+  vrtc_reg: regulator@0 {
+   reg = <0>;
+   regulator-compatible = "vrtc";
+  };
+
+  vio_reg: regulator@1 {
+   reg = <1>;
+   regulator-compatible = "vio";
+  };
+
+  vdd1_reg: regulator@2 {
+   reg = <2>;
+   regulator-compatible = "vdd1";
+  };
+
+  vdd2_reg: regulator@3 {
+   reg = <3>;
+   regulator-compatible = "vdd2";
+  };
+
+  vdd3_reg: regulator@4 {
+   reg = <4>;
+   regulator-compatible = "vdd3";
+  };
+
+  vdig1_reg: regulator@5 {
+   reg = <5>;
+   regulator-compatible = "vdig1";
+  };
+
+  vdig2_reg: regulator@6 {
+   reg = <6>;
+   regulator-compatible = "vdig2";
+  };
+
+  vpll_reg: regulator@7 {
+   reg = <7>;
+   regulator-compatible = "vpll";
+  };
+
+  vdac_reg: regulator@8 {
+   reg = <8>;
+   regulator-compatible = "vdac";
+  };
+
+  vaux1_reg: regulator@9 {
+   reg = <9>;
+   regulator-compatible = "vaux1";
+  };
+
+  vaux2_reg: regulator@10 {
+   reg = <10>;
+   regulator-compatible = "vaux2";
+  };
+
+  vaux33_reg: regulator@11 {
+   reg = <11>;
+   regulator-compatible = "vaux33";
+  };
+
+  vmmc_reg: regulator@12 {
+   reg = <12>;
+   regulator-compatible = "vmmc";
+  };
+
+  vbb_reg: regulator@13 {
+   reg = <13>;
+   regulator-compatible = "vbb";
+  };
+ };
+};
+# 591 "arch/arm/boot/dts/am335x-evm.dts" 2
+
+&mcasp1 {
+ #sound-dai-cells = <0>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&mcasp1_pins>;
+ pinctrl-1 = <&mcasp1_pins_sleep>;
+
+ status = "okay";
+
+ op-mode = <0>;
+ tdm-slots = <2>;
+
+ serial-dir = <
+  0 0 1 2
+ >;
+ tx-num-evt = <32>;
+ rx-num-evt = <32>;
+};
+
+&tps {
+ vcc1-supply = <&vbat>;
+ vcc2-supply = <&vbat>;
+ vcc3-supply = <&vbat>;
+ vcc4-supply = <&vbat>;
+ vcc5-supply = <&vbat>;
+ vcc6-supply = <&vbat>;
+ vcc7-supply = <&vbat>;
+ vccio-supply = <&vbat>;
+
+ regulators {
+  vrtc_reg: regulator@0 {
+   regulator-always-on;
+  };
+
+  vio_reg: regulator@1 {
+   regulator-always-on;
+  };
+
+  vdd1_reg: regulator@2 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd2_reg: regulator@3 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd3_reg: regulator@4 {
+   regulator-always-on;
+  };
+
+  vdig1_reg: regulator@5 {
+   regulator-always-on;
+  };
+
+  vdig2_reg: regulator@6 {
+   regulator-always-on;
+  };
+
+  vpll_reg: regulator@7 {
+   regulator-always-on;
+  };
+
+  vdac_reg: regulator@8 {
+   regulator-always-on;
+  };
+
+  vaux1_reg: regulator@9 {
+   regulator-always-on;
+  };
+
+  vaux2_reg: regulator@10 {
+   regulator-always-on;
+  };
+
+  vaux33_reg: regulator@11 {
+   regulator-always-on;
+  };
+
+  vmmc_reg: regulator@12 {
+   regulator-min-microvolt = <1800000>;
+   regulator-max-microvolt = <3300000>;
+   regulator-always-on;
+  };
+ };
+};
+
+&mac_sw {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio_sw {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+};
+
+&cpsw_port1 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "rgmii-id";
+ ti,dual-emac-pvid = <1>;
+};
+
+&cpsw_port2 {
+  status = "disabled";
+};
+
+&tscadc {
+ status = "okay";
+ tsc {
+  ti,wires = <4>;
+  ti,x-plate-resistance = <200>;
+  ti,coordinate-readouts = <5>;
+  ti,wire-config = <0x00 0x11 0x22 0x33>;
+  ti,charge-delay = <0x400>;
+ };
+
+ adc {
+  ti,adc-channels = <4 5 6 7>;
+ };
+};
+
+&mmc1 {
+ status = "okay";
+ vmmc-supply = <&vmmc_reg>;
+ bus-width = <4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&mmc3 {
+
+
+ dmas = <&edma_xbar 12 0 1
+  &edma_xbar 13 0 2>;
+ dma-names = "tx", "rx";
+ status = "okay";
+ vmmc-supply = <&wlan_en_reg>;
+ bus-width = <4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc3_pins &wlan_pins>;
+ non-removable;
+ cap-power-off-card;
+ keep-power-in-suspend;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@0 {
+  compatible = "ti,wl1835";
+  reg = <2>;
+  interrupt-parent = <&gpio3>;
+  interrupts = <17 1>;
+ };
+};
+
+&sham {
+ status = "okay";
+};
+
+&aes {
+ status = "okay";
+};
+
+&dcan1 {
+ status = "disabled";
+ pinctrl-names = "default";
+ pinctrl-0 = <&dcan1_pins_default>;
+};
+
+&rtc {
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
diff --git a/arch/arm/boot/dts/.am335x-evmsk.dtb.cmd b/arch/arm/boot/dts/.am335x-evmsk.dtb.cmd
new file mode 100644
index 000000000000..f0e4b94e35de
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evmsk.dtb.cmd
@@ -0,0 +1,20 @@
+cmd_arch/arm/boot/dts/am335x-evmsk.dtb := gcc -E -Wp,-MMD,arch/arm/boot/dts/.am335x-evmsk.dtb.d.pre.tmp -nostdinc -I./scripts/dtc/include-prefixes -undef -D__DTS__ -x assembler-with-cpp -o arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp arch/arm/boot/dts/am335x-evmsk.dts ; ./scripts/dtc/dtc -O dtb -o arch/arm/boot/dts/am335x-evmsk.dtb -b 0 -iarch/arm/boot/dts/ -i./scripts/dtc/include-prefixes -@ -Wno-interrupt_provider -Wno-unit_address_vs_reg -Wno-unit_address_format -Wno-gpios_property -Wno-avoid_unnecessary_addr_size -Wno-alias_paths -Wno-graph_child_address -Wno-simple_bus_reg -Wno-unique_unit_address -Wno-pci_device_reg  -d arch/arm/boot/dts/.am335x-evmsk.dtb.d.dtc.tmp arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp ; cat arch/arm/boot/dts/.am335x-evmsk.dtb.d.pre.tmp arch/arm/boot/dts/.am335x-evmsk.dtb.d.dtc.tmp > arch/arm/boot/dts/.am335x-evmsk.dtb.d
+
+source_arch/arm/boot/dts/am335x-evmsk.dtb := arch/arm/boot/dts/am335x-evmsk.dts
+
+deps_arch/arm/boot/dts/am335x-evmsk.dtb := \
+  arch/arm/boot/dts/am33xx.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+  scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+  scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+  scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+  arch/arm/boot/dts/am33xx-l4.dtsi \
+  arch/arm/boot/dts/am33xx-clocks.dtsi \
+  scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+  scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+  arch/arm/boot/dts/tps65910.dtsi \
+
+arch/arm/boot/dts/am335x-evmsk.dtb: $(deps_arch/arm/boot/dts/am335x-evmsk.dtb)
+
+$(deps_arch/arm/boot/dts/am335x-evmsk.dtb):
diff --git a/arch/arm/boot/dts/.am335x-evmsk.dtb.d.dtc.tmp b/arch/arm/boot/dts/.am335x-evmsk.dtb.d.dtc.tmp
new file mode 100644
index 000000000000..65f2afaba1fc
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evmsk.dtb.d.dtc.tmp
@@ -0,0 +1 @@
+arch/arm/boot/dts/am335x-evmsk.dtb: arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp
diff --git a/arch/arm/boot/dts/.am335x-evmsk.dtb.d.pre.tmp b/arch/arm/boot/dts/.am335x-evmsk.dtb.d.pre.tmp
new file mode 100644
index 000000000000..f97042aea48f
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evmsk.dtb.d.pre.tmp
@@ -0,0 +1,11 @@
+am335x-evmsk.o: arch/arm/boot/dts/am335x-evmsk.dts \
+ arch/arm/boot/dts/am33xx.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h \
+ scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h \
+ scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h \
+ scripts/dtc/include-prefixes/dt-bindings/clock/am3.h \
+ arch/arm/boot/dts/am33xx-l4.dtsi arch/arm/boot/dts/am33xx-clocks.dtsi \
+ scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h \
+ scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h \
+ arch/arm/boot/dts/tps65910.dtsi
diff --git a/arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp b/arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp
new file mode 100644
index 000000000000..ac13e261dfc9
--- /dev/null
+++ b/arch/arm/boot/dts/.am335x-evmsk.dtb.dts.tmp
@@ -0,0 +1,4323 @@
+# 1 "arch/arm/boot/dts/am335x-evmsk.dts"
+# 1 "<built-in>"
+# 1 "<command-line>"
+# 1 "arch/arm/boot/dts/am335x-evmsk.dts"
+# 11 "arch/arm/boot/dts/am335x-evmsk.dts"
+/dts-v1/;
+
+# 1 "arch/arm/boot/dts/am33xx.dtsi" 1
+# 11 "arch/arm/boot/dts/am33xx.dtsi"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
+# 12 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
+# 13 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 1
+# 9 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h"
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
+# 10 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/am33xx.h" 2
+# 14 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/am3.h" 1
+# 15 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+/ {
+ compatible = "ti,am33xx";
+ interrupt-parent = <&intc>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ chosen { };
+
+ aliases {
+  i2c0 = &i2c0;
+  i2c1 = &i2c1;
+  i2c2 = &i2c2;
+  serial0 = &uart0;
+  serial1 = &uart1;
+  serial2 = &uart2;
+  serial3 = &uart3;
+  serial4 = &uart4;
+  serial5 = &uart5;
+  d-can0 = &dcan0;
+  d-can1 = &dcan1;
+  usb0 = &usb0;
+  usb1 = &usb1;
+  phy0 = &usb0_phy;
+  phy1 = &usb1_phy;
+  ethernet0 = &cpsw_emac0;
+  ethernet1 = &cpsw_emac1;
+  spi0 = &spi0;
+  spi1 = &spi1;
+ };
+
+ cpus {
+  #address-cells = <1>;
+  #size-cells = <0>;
+  cpu@0 {
+   compatible = "arm,cortex-a8";
+   enable-method = "ti,am3352";
+   device_type = "cpu";
+   reg = <0>;
+
+   operating-points-v2 = <&cpu0_opp_table>;
+
+   clocks = <&dpll_mpu_ck>;
+   clock-names = "cpu";
+
+   clock-latency = <300000>;
+   cpu-idle-states = <&mpu_gate>;
+  };
+
+  idle-states {
+   mpu_gate: mpu_gate {
+    compatible = "arm,idle-state";
+    entry-latency-us = <40>;
+    exit-latency-us = <90>;
+    min-residency-us = <300>;
+    ti,idle-wkup-m3;
+   };
+  };
+ };
+
+ cpu0_opp_table: opp-table {
+  compatible = "operating-points-v2-ti-cpu";
+  syscon = <&scm_conf>;
+
+
+
+
+
+
+  opp50-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <950000 931000 969000>;
+   opp-supported-hw = <0x06 0x0010>;
+   opp-suspend;
+  };
+
+  opp100-275000000 {
+   opp-hz = /bits/ 64 <275000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0x00FF>;
+   opp-suspend;
+  };
+
+  opp100-300000000 {
+   opp-hz = /bits/ 64 <300000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0020>;
+   opp-suspend;
+  };
+
+  opp100-500000000 {
+   opp-hz = /bits/ 64 <500000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp100-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1100000 1078000 1122000>;
+   opp-supported-hw = <0x06 0x0040>;
+  };
+
+  opp120-600000000 {
+   opp-hz = /bits/ 64 <600000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  opp120-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1200000 1176000 1224000>;
+   opp-supported-hw = <0x06 0x0080>;
+  };
+
+  oppturbo-720000000 {
+   opp-hz = /bits/ 64 <720000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x01 0xFFFF>;
+  };
+
+  oppturbo-800000000 {
+   opp-hz = /bits/ 64 <800000000>;
+   opp-microvolt = <1260000 1234800 1285200>;
+   opp-supported-hw = <0x06 0x0100>;
+  };
+
+  oppnitro-1000000000 {
+   opp-hz = /bits/ 64 <1000000000>;
+   opp-microvolt = <1325000 1298500 1351500>;
+   opp-supported-hw = <0x04 0x0200>;
+  };
+ };
+
+ pmu@4b000000 {
+  compatible = "arm,cortex-a8-pmu";
+  interrupts = <3>;
+  reg = <0x4b000000 0x1000000>;
+  ti,hwmods = "debugss";
+ };
+
+
+
+
+
+ soc {
+  compatible = "ti,omap-infra";
+  mpu {
+   compatible = "ti,omap3-mpu";
+   ti,hwmods = "mpu";
+   pm-sram = <&pm_sram_code
+       &pm_sram_data>;
+  };
+ };
+# 175 "arch/arm/boot/dts/am33xx.dtsi"
+ ocp: ocp {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges;
+  ti,hwmods = "l3_main";
+
+  l4_wkup: interconnect@44c00000 {
+   wkup_m3: wkup_m3@100000 {
+    compatible = "ti,am3352-wkup-m3";
+    reg = <0x100000 0x4000>,
+          <0x180000 0x2000>;
+    reg-names = "umem", "dmem";
+    ti,hwmods = "wkup_m3";
+    ti,pm-firmware = "am335x-pm-firmware.elf";
+   };
+  };
+  l4_per: interconnect@48000000 {
+  };
+  l4_fw: interconnect@47c00000 {
+  };
+  l4_fast: interconnect@4a000000 {
+  };
+  l4_mpuss: interconnect@4b140000 {
+  };
+
+  intc: interrupt-controller@48200000 {
+   compatible = "ti,am33xx-intc";
+   interrupt-controller;
+   #interrupt-cells = <1>;
+   reg = <0x48200000 0x1000>;
+  };
+
+  target-module@49000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49000000 0x4>;
+   reg-names = "rev";
+   clocks = <&l3_clkctrl ((0xbc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49000000 0x10000>;
+
+   edma: dma@0 {
+    compatible = "ti,edma3-tpcc";
+    reg = <0 0x10000>;
+    reg-names = "edma3_cc";
+    interrupts = <12 13 14>;
+    interrupt-names = "edma3_ccint", "edma3_mperr",
+        "edma3_ccerrint";
+    dma-requests = <64>;
+    #dma-cells = <2>;
+
+    ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 5>,
+        <&edma_tptc2 0>;
+
+    ti,edma-memcpy-channels = <20 21>;
+   };
+  };
+
+  target-module@49800000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49800000 0x4>,
+         <0x49800010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x24) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49800000 0x100000>;
+
+   edma_tptc0: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <112>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49900000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49900000 0x4>,
+         <0x49900010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0xfc) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49900000 0x100000>;
+
+   edma_tptc1: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <113>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@49a00000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x49a00000 0x4>,
+         <0x49a00010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-midle = <0>;
+   ti,sysc-sidle = <0>,
+     <2>;
+   clocks = <&l3_clkctrl ((0x100) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x49a00000 0x100000>;
+
+   edma_tptc2: dma@0 {
+    compatible = "ti,edma3-tptc";
+    reg = <0 0x100000>;
+    interrupts = <114>;
+    interrupt-names = "edma3_tcerrint";
+   };
+  };
+
+  target-module@47810000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x478102fc 0x4>,
+         <0x47810110 0x4>,
+         <0x47810114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+   clocks = <&l3s_clkctrl ((0xf8) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47810000 0x1000>;
+
+   mmc3: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    interrupts = <29>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  usb: target-module@47400000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x47400000 0x4>,
+         <0x47400010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   clocks = <&l3s_clkctrl ((0x1c) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x47400000 0x8000>;
+
+   usb0_phy: usb-phy@1300 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1300 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb0: usb@1400 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1400 0x400>,
+          <0x1000 0x200>;
+    reg-names = "mc", "control";
+
+    interrupts = <18>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb0_phy>;
+
+    dmas = <&cppi41dma 0 0 &cppi41dma 1 0
+     &cppi41dma 2 0 &cppi41dma 3 0
+     &cppi41dma 4 0 &cppi41dma 5 0
+     &cppi41dma 6 0 &cppi41dma 7 0
+     &cppi41dma 8 0 &cppi41dma 9 0
+     &cppi41dma 10 0 &cppi41dma 11 0
+     &cppi41dma 12 0 &cppi41dma 13 0
+     &cppi41dma 14 0 &cppi41dma 0 1
+     &cppi41dma 1 1 &cppi41dma 2 1
+     &cppi41dma 3 1 &cppi41dma 4 1
+     &cppi41dma 5 1 &cppi41dma 6 1
+     &cppi41dma 7 1 &cppi41dma 8 1
+     &cppi41dma 9 1 &cppi41dma 10 1
+     &cppi41dma 11 1 &cppi41dma 12 1
+     &cppi41dma 13 1 &cppi41dma 14 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   usb1_phy: usb-phy@1b00 {
+    compatible = "ti,am335x-usb-phy";
+    reg = <0x1b00 0x100>;
+    reg-names = "phy";
+    ti,ctrl_mod = <&usb_ctrl_mod>;
+    #phy-cells = <0>;
+   };
+
+   usb1: usb@1800 {
+    compatible = "ti,musb-am33xx";
+    reg = <0x1c00 0x400>,
+          <0x1800 0x200>;
+    reg-names = "mc", "control";
+    interrupts = <19>;
+    interrupt-names = "mc";
+    dr_mode = "otg";
+    mentor,multipoint = <1>;
+    mentor,num-eps = <16>;
+    mentor,ram-bits = <12>;
+    mentor,power = <500>;
+    phys = <&usb1_phy>;
+
+    dmas = <&cppi41dma 15 0 &cppi41dma 16 0
+     &cppi41dma 17 0 &cppi41dma 18 0
+     &cppi41dma 19 0 &cppi41dma 20 0
+     &cppi41dma 21 0 &cppi41dma 22 0
+     &cppi41dma 23 0 &cppi41dma 24 0
+     &cppi41dma 25 0 &cppi41dma 26 0
+     &cppi41dma 27 0 &cppi41dma 28 0
+     &cppi41dma 29 0 &cppi41dma 15 1
+     &cppi41dma 16 1 &cppi41dma 17 1
+     &cppi41dma 18 1 &cppi41dma 19 1
+     &cppi41dma 20 1 &cppi41dma 21 1
+     &cppi41dma 22 1 &cppi41dma 23 1
+     &cppi41dma 24 1 &cppi41dma 25 1
+     &cppi41dma 26 1 &cppi41dma 27 1
+     &cppi41dma 28 1 &cppi41dma 29 1>;
+    dma-names =
+     "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
+     "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
+     "rx14", "rx15",
+     "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
+     "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
+     "tx14", "tx15";
+   };
+
+   cppi41dma: dma-controller@2000 {
+    compatible = "ti,am3359-cppi41";
+    reg = <0x0000 0x1000>,
+           <0x2000 0x1000>,
+           <0x3000 0x1000>,
+           <0x4000 0x4000>;
+    reg-names = "glue", "controller", "scheduler", "queuemgr";
+    interrupts = <17>;
+    interrupt-names = "glue";
+    #dma-cells = <2>;
+    #dma-channels = <30>;
+    #dma-requests = <256>;
+   };
+  };
+
+  ocmcram: sram@40300000 {
+   compatible = "mmio-sram";
+   reg = <0x40300000 0x10000>;
+   ranges = <0x0 0x40300000 0x10000>;
+   #address-cells = <1>;
+   #size-cells = <1>;
+
+   pm_sram_code: pm-code-sram@0 {
+    compatible = "ti,sram";
+    reg = <0x0 0x1000>;
+    protect-exec;
+   };
+
+   pm_sram_data: pm-data-sram@1000 {
+    compatible = "ti,sram";
+    reg = <0x1000 0x1000>;
+    pool;
+   };
+  };
+
+  emif: emif@4c000000 {
+   compatible = "ti,emif-am3352";
+   reg = <0x4c000000 0x1000000>;
+   ti,hwmods = "emif";
+   interrupts = <101>;
+   sram = <&pm_sram_code
+    &pm_sram_data>;
+   ti,no-idle;
+  };
+
+  gpmc: gpmc@50000000 {
+   compatible = "ti,am3352-gpmc";
+   ti,hwmods = "gpmc";
+   ti,no-idle-on-init;
+   reg = <0x50000000 0x2000>;
+   interrupts = <100>;
+   dmas = <&edma 52 0>;
+   dma-names = "rxtx";
+   gpmc,num-cs = <7>;
+   gpmc,num-waitpins = <2>;
+   #address-cells = <2>;
+   #size-cells = <1>;
+   interrupt-controller;
+   #interrupt-cells = <2>;
+   gpio-controller;
+   #gpio-cells = <2>;
+   status = "disabled";
+  };
+
+  sham_target: target-module@53100000 {
+   compatible = "ti,sysc-omap3-sham", "ti,sysc";
+   reg = <0x53100100 0x4>,
+         <0x53100110 0x4>,
+         <0x53100114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0xa0) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53100000 0x1000>;
+
+   sham: sham@0 {
+    compatible = "ti,omap4-sham";
+    reg = <0 0x200>;
+    interrupts = <109>;
+    dmas = <&edma 36 0>;
+    dma-names = "rx";
+   };
+  };
+
+  aes_target: target-module@53500000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x53500080 0x4>,
+         <0x53500084 0x4>,
+         <0x53500088 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l3_clkctrl ((0x94) - 0x24) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x53500000 0x1000>;
+
+   aes: aes@0 {
+    compatible = "ti,omap4-aes";
+    reg = <0 0xa0>;
+    interrupts = <103>;
+    dmas = <&edma 6 0>,
+           <&edma 5 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@56000000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x5600fe00 0x4>,
+         <0x5600fe10 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&gfx_l3_clkctrl ((0x4) - 0x0) 0>;
+   clock-names = "fck";
+   power-domains = <&prm_gfx>;
+   resets = <&prm_gfx 0>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0 0x56000000 0x1000000>;
+
+
+
+
+
+  };
+ };
+};
+
+# 1 "arch/arm/boot/dts/am33xx-l4.dtsi" 1
+&l4_wkup {
+ compatible = "ti,am33xx-l4-wkup", "simple-bus";
+ reg = <0x44c00000 0x800>,
+       <0x44c00800 0x800>,
+       <0x44c01000 0x400>,
+       <0x44c01400 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x44c00000 0x100000>,
+   <0x00100000 0x44d00000 0x100000>,
+   <0x00200000 0x44e00000 0x100000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>;
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00100000 0x004000>,
+    <0x00004000 0x00104000 0x001000>,
+    <0x00080000 0x00180000 0x002000>,
+    <0x00082000 0x00182000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x4000>;
+   status = "disabled";
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x2000>;
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00200000 0x002000>,
+    <0x00002000 0x00202000 0x001000>,
+    <0x00003000 0x00203000 0x001000>,
+    <0x00004000 0x00204000 0x001000>,
+    <0x00005000 0x00205000 0x001000>,
+    <0x00006000 0x00206000 0x001000>,
+    <0x00007000 0x00207000 0x001000>,
+    <0x00008000 0x00208000 0x001000>,
+    <0x00009000 0x00209000 0x001000>,
+    <0x0000a000 0x0020a000 0x001000>,
+    <0x0000b000 0x0020b000 0x001000>,
+    <0x0000c000 0x0020c000 0x001000>,
+    <0x0000d000 0x0020d000 0x001000>,
+    <0x0000f000 0x0020f000 0x001000>,
+    <0x00010000 0x00210000 0x010000>,
+    <0x00020000 0x00220000 0x010000>,
+    <0x00030000 0x00230000 0x001000>,
+    <0x00031000 0x00231000 0x001000>,
+    <0x00032000 0x00232000 0x001000>,
+    <0x00033000 0x00233000 0x001000>,
+    <0x00034000 0x00234000 0x001000>,
+    <0x00035000 0x00235000 0x001000>,
+    <0x00036000 0x00236000 0x001000>,
+    <0x00037000 0x00237000 0x001000>,
+    <0x00038000 0x00238000 0x001000>,
+    <0x00039000 0x00239000 0x001000>,
+    <0x0003a000 0x0023a000 0x001000>,
+    <0x0003e000 0x0023e000 0x001000>,
+    <0x0003f000 0x0023f000 0x001000>,
+    <0x0000e000 0x0020e000 0x001000>,
+    <0x00040000 0x00240000 0x040000>,
+    <0x00080000 0x00280000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x2000>;
+
+   prcm: prcm@0 {
+    compatible = "ti,am3-prcm", "simple-bus";
+    reg = <0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    prcm_clocks: clocks {
+     #address-cells = <1>;
+     #size-cells = <0>;
+    };
+
+    prcm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+
+  target-module@5000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x5000 0x1000>;
+  };
+
+  gpio0_target: target-module@7000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x7000 0x4>,
+         <0x7010 0x4>,
+         <0x7114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0x8) - 0x0) 0>,
+     <&l4_wkup_clkctrl ((0x8) - 0x0) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x7000 0x1000>;
+
+   gpio0: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 82 8>,
+      <&am33xx_pinmux 8 52 4>,
+      <&am33xx_pinmux 12 94 4>,
+      <&am33xx_pinmux 16 71 2>,
+      <&am33xx_pinmux 18 135 1>,
+      <&am33xx_pinmux 19 108 2>,
+      <&am33xx_pinmux 21 73 1>,
+      <&am33xx_pinmux 22 8 2>,
+      <&am33xx_pinmux 26 10 2>,
+      <&am33xx_pinmux 28 74 1>,
+      <&am33xx_pinmux 29 81 1>,
+      <&am33xx_pinmux 30 28 2>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <96>;
+   };
+  };
+
+  target-module@9000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9050 0x4>,
+         <0x9054 0x4>,
+         <0x9058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9000 0x1000>;
+
+   uart0: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <72>;
+    status = "disabled";
+    dmas = <&edma 26 0>, <&edma 27 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@b000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xb000 0x8>,
+         <0xb010 0x8>,
+         <0xb090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xb8) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb000 0x1000>;
+
+   i2c0: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <70>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd000 0x4>,
+         <0xd010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_wkup_clkctrl ((0xbc) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x0000d000 0x00001000>,
+     <0x00001000 0x0000e000 0x00001000>;
+
+    tscadc: tscadc@0 {
+     compatible = "ti,am3359-tscadc";
+     reg = <0x0 0x1000>;
+     interrupts = <16>;
+     status = "disabled";
+     dmas = <&edma 53 0>, <&edma 57 0>;
+     dma-names = "fifo0", "fifo1";
+
+     tsc {
+      compatible = "ti,am3359-tsc";
+     };
+     am335x_adc: adc {
+      #io-channel-cells = <1>;
+      compatible = "ti,am3359-adc";
+     };
+    };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x10000 0x4>;
+   reg-names = "rev";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00010000 0x00010000>,
+     <0x00010000 0x00020000 0x00010000>;
+
+   scm: scm@0 {
+    compatible = "ti,am3-scm", "simple-bus";
+    reg = <0x0 0x2000>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    #pinctrl-cells = <1>;
+    ranges = <0 0 0x2000>;
+
+    am33xx_pinmux: pinmux@800 {
+     compatible = "pinctrl-single";
+     reg = <0x800 0x238>;
+     #pinctrl-cells = <2>;
+     pinctrl-single,register-width = <32>;
+     pinctrl-single,function-mask = <0x7f>;
+    };
+
+    scm_conf: scm_conf@0 {
+     compatible = "syscon", "simple-bus";
+     reg = <0x0 0x800>;
+     #address-cells = <1>;
+     #size-cells = <1>;
+     ranges = <0 0 0x800>;
+
+     phy_gmii_sel: phy-gmii-sel {
+      compatible = "ti,am3352-phy-gmii-sel";
+      reg = <0x650 0x4>;
+      #phy-cells = <2>;
+     };
+
+     scm_clocks: clocks {
+      #address-cells = <1>;
+      #size-cells = <0>;
+     };
+    };
+
+    usb_ctrl_mod: control@620 {
+     compatible = "ti,am335x-usb-ctrl-module";
+     reg = <0x620 0x10>,
+           <0x648 0x4>;
+     reg-names = "phy_ctrl", "wakeup";
+    };
+
+    wkup_m3_ipc: wkup_m3_ipc@1324 {
+     compatible = "ti,am3352-wkup-m3-ipc";
+     reg = <0x1324 0x24>;
+     interrupts = <78>;
+     ti,rproc = <&wkup_m3>;
+     mboxes = <&mailbox &mbox_wkupm3>;
+    };
+
+    edma_xbar: dma-router@f90 {
+     compatible = "ti,am335x-edma-crossbar";
+     reg = <0xf90 0x40>;
+     #dma-cells = <3>;
+     dma-requests = <32>;
+     dma-masters = <&edma>;
+    };
+
+    scm_clockdomains: clockdomains {
+    };
+   };
+  };
+
+  timer1_target: target-module@31000 {
+   compatible = "ti,sysc-omap2-timer", "ti,sysc";
+   reg = <0x31000 0x4>,
+         <0x31010 0x4>,
+         <0x31014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xc4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x31000 0x1000>;
+
+   timer1: timer@0 {
+    compatible = "ti,am335x-timer-1ms";
+    reg = <0x0 0x400>;
+    interrupts = <67>;
+    ti,timer-alwon;
+    clocks = <&timer1_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@33000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x33000 0x1000>;
+  };
+
+  target-module@35000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x35000 0x4>,
+         <0x35010 0x4>,
+         <0x35014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 5) |
+      (1 << 1))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4_wkup_clkctrl ((0xd4) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x35000 0x1000>;
+
+   wdt2: wdt@0 {
+    compatible = "ti,omap3-wdt";
+    reg = <0x0 0x1000>;
+    interrupts = <91>;
+   };
+  };
+
+  target-module@37000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x37000 0x1000>;
+  };
+
+  target-module@39000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x39000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3e074 0x4>,
+         <0x3e078 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4_rtc_clkctrl ((0x0) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+
+   rtc: rtc@0 {
+    compatible = "ti,am3352-rtc", "ti,da830-rtc";
+    reg = <0x0 0x1000>;
+    interrupts = <75
+           76>;
+   };
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x40000>;
+  };
+ };
+};
+
+&l4_fw {
+ compatible = "ti,am33xx-l4-fw", "simple-bus";
+ reg = <0x47c00000 0x800>,
+       <0x47c00800 0x800>,
+       <0x47c01000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x47c00000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x0000c000 0x0000c000 0x001000>,
+    <0x0000d000 0x0000d000 0x001000>,
+    <0x0000e000 0x0000e000 0x001000>,
+    <0x0000f000 0x0000f000 0x001000>,
+    <0x00010000 0x00010000 0x001000>,
+    <0x00011000 0x00011000 0x001000>,
+    <0x0001a000 0x0001a000 0x001000>,
+    <0x0001b000 0x0001b000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x00026000 0x00026000 0x001000>,
+    <0x00027000 0x00027000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x00038000 0x00038000 0x001000>,
+    <0x00039000 0x00039000 0x001000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x0003b000 0x0003b000 0x001000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x0003f000 0x0003f000 0x001000>,
+    <0x0003c000 0x0003c000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00028000 0x00028000 0x001000>,
+    <0x00029000 0x00029000 0x001000>,
+    <0x00032000 0x00032000 0x001000>,
+    <0x00033000 0x00033000 0x001000>,
+    <0x0003d000 0x0003d000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>;
+
+  target-module@c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc000 0x1000>;
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@1a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x1a000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+
+  target-module@26000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x26000 0x1000>;
+  };
+
+  target-module@28000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x28000 0x1000>;
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+  };
+
+  target-module@32000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x32000 0x1000>;
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x1000>;
+  };
+
+  target-module@3a000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3a000 0x1000>;
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x1000>;
+  };
+
+  target-module@3e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3e000 0x1000>;
+  };
+
+  target-module@40000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+  };
+ };
+};
+
+&l4_fast {
+ compatible = "ti,am33xx-l4-fast", "simple-bus";
+ reg = <0x4a000000 0x800>,
+       <0x4a000800 0x800>,
+       <0x4a001000 0x400>;
+ reg-names = "ap", "la", "ia0";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4a000000 0x1000000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00100000 0x00100000 0x008000>,
+    <0x00108000 0x00108000 0x001000>,
+    <0x00180000 0x00180000 0x020000>,
+    <0x001a0000 0x001a0000 0x001000>,
+    <0x00200000 0x00200000 0x080000>,
+    <0x00280000 0x00280000 0x001000>,
+    <0x00300000 0x00300000 0x080000>,
+    <0x00380000 0x00380000 0x001000>;
+
+  target-module@100000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x101200 0x4>,
+         <0x101208 0x4>,
+         <0x101204 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <0>;
+   ti,sysc-midle = <0>,
+     <1>;
+   ti,sysc-sidle = <0>,
+     <1>;
+   ti,syss-mask = <1>;
+   clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x100000 0x8000>;
+
+   mac: ethernet@0 {
+    compatible = "ti,am335x-cpsw","ti,cpsw";
+    clocks = <&cpsw_125mhz_gclk>, <&cpsw_cpts_rft_clk>;
+    clock-names = "fck", "cpts";
+    cpdma_channels = <8>;
+    ale_entries = <1024>;
+    bd_ram_size = <0x2000>;
+    mac_control = <0x20>;
+    slaves = <2>;
+    active_slave = <0>;
+    cpts_clock_mult = <0x80000000>;
+    cpts_clock_shift = <29>;
+    reg = <0x0 0x800
+           0x1200 0x100>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+
+
+
+
+
+
+    interrupts = <40 41 42 43>;
+    ranges = <0 0 0x8000>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    davinci_mdio: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_clkctrl ((0x14) - 0x0) 0>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+     status = "disabled";
+    };
+
+    cpsw_emac0: slave@200 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 1 1>;
+    };
+
+    cpsw_emac1: slave@300 {
+
+     mac-address = [ 00 00 00 00 00 00 ];
+     phys = <&phy_gmii_sel 2 1>;
+    };
+   };
+
+   mac_sw: switch@0 {
+    compatible = "ti,am335x-cpsw-switch", "ti,cpsw-switch";
+    reg = <0x0 0x4000>;
+    ranges = <0 0 0x4000>;
+    clocks = <&cpsw_125mhz_gclk>;
+    clock-names = "fck";
+    #address-cells = <1>;
+    #size-cells = <1>;
+    syscon = <&scm_conf>;
+    status = "disabled";
+
+    interrupts = <40 41 42 43>;
+    interrupt-names = "rx_thresh", "rx", "tx", "misc";
+
+    ethernet-ports {
+     #address-cells = <1>;
+     #size-cells = <0>;
+
+     cpsw_port1: port@1 {
+      reg = <1>;
+      label = "port1";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 1 1>;
+     };
+
+     cpsw_port2: port@2 {
+      reg = <2>;
+      label = "port2";
+      mac-address = [ 00 00 00 00 00 00 ];
+      phys = <&phy_gmii_sel 2 1>;
+     };
+    };
+
+    davinci_mdio_sw: mdio@1000 {
+     compatible = "ti,cpsw-mdio","ti,davinci_mdio";
+     clocks = <&cpsw_125mhz_gclk>;
+     clock-names = "fck";
+     #address-cells = <1>;
+     #size-cells = <0>;
+     bus_freq = <1000000>;
+     reg = <0x1000 0x100>;
+    };
+
+    cpts {
+     clocks = <&cpsw_cpts_rft_clk>;
+     clock-names = "cpts";
+    };
+   };
+  };
+
+  target-module@180000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x180000 0x20000>;
+  };
+
+  target-module@200000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x200000 0x80000>;
+  };
+
+  pruss_tm: target-module@300000 {
+   compatible = "ti,sysc-pruss", "ti,sysc";
+   reg = <0x326000 0x4>,
+         <0x326004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <((1 << 4) |
+      (1 << 5))>;
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   clocks = <&pruss_ocp_clkctrl ((0xe8) - 0xe8) 0>;
+   clock-names = "fck";
+   resets = <&prm_per 1>;
+   reset-names = "rstctrl";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x300000 0x80000>;
+   status = "disabled";
+  };
+ };
+};
+
+&l4_mpuss {
+ compatible = "ti,am33xx-l4-mpuss", "simple-bus";
+ reg = <0x4b144400 0x100>,
+       <0x4b144800 0x400>;
+ reg-names = "la", "ap";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x4b140000 0x008000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00004800 0x00004800 0x000400>,
+    <0x00001000 0x00001000 0x001000>,
+    <0x00002000 0x00002000 0x001000>,
+    <0x00004000 0x00004000 0x000400>,
+    <0x00005000 0x00005000 0x000400>,
+    <0x00000000 0x00000000 0x001000>,
+    <0x00003000 0x00003000 0x001000>,
+    <0x00000800 0x00000800 0x000800>;
+
+  target-module@0 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00000000 0x00001000>,
+     <0x00001000 0x00001000 0x00001000>,
+     <0x00002000 0x00002000 0x00001000>;
+  };
+
+  target-module@3000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3000 0x1000>;
+  };
+ };
+};
+
+&l4_per {
+ compatible = "ti,am33xx-l4-per", "simple-bus";
+ reg = <0x48000000 0x800>,
+       <0x48000800 0x800>,
+       <0x48001000 0x400>,
+       <0x48001400 0x400>,
+       <0x48001800 0x400>,
+       <0x48001c00 0x400>;
+ reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x00000000 0x48000000 0x100000>,
+   <0x00100000 0x48100000 0x100000>,
+   <0x00200000 0x48200000 0x100000>,
+   <0x00300000 0x48300000 0x100000>,
+   <0x46000000 0x46000000 0x400000>,
+   <0x46400000 0x46400000 0x400000>;
+
+ segment@0 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00000000 0x000800>,
+    <0x00000800 0x00000800 0x000800>,
+    <0x00001000 0x00001000 0x000400>,
+    <0x00001400 0x00001400 0x000400>,
+    <0x00001800 0x00001800 0x000400>,
+    <0x00001c00 0x00001c00 0x000400>,
+    <0x00008000 0x00008000 0x001000>,
+    <0x00009000 0x00009000 0x001000>,
+    <0x00016000 0x00016000 0x001000>,
+    <0x00017000 0x00017000 0x001000>,
+    <0x00022000 0x00022000 0x001000>,
+    <0x00023000 0x00023000 0x001000>,
+    <0x00024000 0x00024000 0x001000>,
+    <0x00025000 0x00025000 0x001000>,
+    <0x0002a000 0x0002a000 0x001000>,
+    <0x0002b000 0x0002b000 0x001000>,
+    <0x00038000 0x00038000 0x002000>,
+    <0x0003a000 0x0003a000 0x001000>,
+    <0x00014000 0x00014000 0x001000>,
+    <0x00015000 0x00015000 0x001000>,
+    <0x0003c000 0x0003c000 0x002000>,
+    <0x0003e000 0x0003e000 0x001000>,
+    <0x00040000 0x00040000 0x001000>,
+    <0x00041000 0x00041000 0x001000>,
+    <0x00042000 0x00042000 0x001000>,
+    <0x00043000 0x00043000 0x001000>,
+    <0x00044000 0x00044000 0x001000>,
+    <0x00045000 0x00045000 0x001000>,
+    <0x00046000 0x00046000 0x001000>,
+    <0x00047000 0x00047000 0x001000>,
+    <0x00048000 0x00048000 0x001000>,
+    <0x00049000 0x00049000 0x001000>,
+    <0x0004c000 0x0004c000 0x001000>,
+    <0x0004d000 0x0004d000 0x001000>,
+    <0x00050000 0x00050000 0x002000>,
+    <0x00052000 0x00052000 0x001000>,
+    <0x00060000 0x00060000 0x001000>,
+    <0x00061000 0x00061000 0x001000>,
+    <0x00080000 0x00080000 0x010000>,
+    <0x00090000 0x00090000 0x001000>,
+    <0x000a0000 0x000a0000 0x010000>,
+    <0x000b0000 0x000b0000 0x001000>,
+    <0x00030000 0x00030000 0x001000>,
+    <0x00031000 0x00031000 0x001000>,
+    <0x0004a000 0x0004a000 0x001000>,
+    <0x0004b000 0x0004b000 0x001000>,
+    <0x000c8000 0x000c8000 0x001000>,
+    <0x000c9000 0x000c9000 0x001000>,
+    <0x000cc000 0x000cc000 0x001000>,
+    <0x000cd000 0x000cd000 0x001000>,
+    <0x000ca000 0x000ca000 0x001000>,
+    <0x000cb000 0x000cb000 0x001000>,
+    <0x46000000 0x46000000 0x400000>,
+    <0x46400000 0x46400000 0x400000>;
+
+  target-module@8000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8000 0x1000>;
+  };
+
+  target-module@14000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x14000 0x1000>;
+  };
+
+  target-module@16000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x16000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x22050 0x4>,
+         <0x22054 0x4>,
+         <0x22058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x6c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+
+   uart1: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <73>;
+    status = "disabled";
+    dmas = <&edma 28 0>, <&edma 29 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x24050 0x4>,
+         <0x24054 0x4>,
+         <0x24058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x70) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+
+   uart2: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <74>;
+    status = "disabled";
+    dmas = <&edma 30 0>, <&edma 31 0>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@2a000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x2a000 0x8>,
+         <0x2a010 0x8>,
+         <0x2a090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x48) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2a000 0x1000>;
+
+   i2c1: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <71>;
+    status = "disabled";
+   };
+  };
+
+  target-module@30000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x30000 0x4>,
+         <0x30110 0x4>,
+         <0x30114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x4c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x30000 0x1000>;
+
+   spi0: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <65>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 16 0
+     &edma 17 0
+     &edma 18 0
+     &edma 19 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@38000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x38000 0x4>,
+         <0x38004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x34) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x38000 0x2000>,
+     <0x46000000 0x46000000 0x400000>;
+
+   mcasp0: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46000000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <80>, <81>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 8 2>,
+     <&edma 9 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  target-module@3c000 {
+   compatible = "ti,sysc-omap4-simple", "ti,sysc";
+   reg = <0x3c000 0x4>,
+         <0x3c004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l3s_clkctrl ((0x68) - 0x1c) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x3c000 0x2000>,
+     <0x46400000 0x46400000 0x400000>;
+
+   mcasp1: mcasp@0 {
+    compatible = "ti,am33xx-mcasp-audio";
+    reg = <0x0 0x2000>,
+          <0x46400000 0x400000>;
+    reg-names = "mpu", "dat";
+    interrupts = <82>, <83>;
+    interrupt-names = "tx", "rx";
+    status = "disabled";
+    dmas = <&edma 10 2>,
+     <&edma 11 2>;
+    dma-names = "tx", "rx";
+   };
+  };
+
+  timer2_target: target-module@40000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x40000 0x4>,
+         <0x40010 0x4>,
+         <0x40014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x80) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x40000 0x1000>;
+
+   timer2: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <68>;
+    clocks = <&timer2_fck>;
+    clock-names = "fck";
+   };
+  };
+
+  target-module@42000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x42000 0x4>,
+         <0x42010 0x4>,
+         <0x42014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x84) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x42000 0x1000>;
+
+   timer3: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <69>;
+   };
+  };
+
+  target-module@44000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x44000 0x4>,
+         <0x44010 0x4>,
+         <0x44014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x88) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x44000 0x1000>;
+
+   timer4: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <92>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@46000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x46000 0x4>,
+         <0x46010 0x4>,
+         <0x46014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xec) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x46000 0x1000>;
+
+   timer5: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <93>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@48000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x48000 0x4>,
+         <0x48010 0x4>,
+         <0x48014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xf0) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x48000 0x1000>;
+
+   timer6: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <94>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4a000 {
+   compatible = "ti,sysc-omap4-timer", "ti,sysc";
+   reg = <0x4a000 0x4>,
+         <0x4a010 0x4>,
+         <0x4a014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x7c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4a000 0x1000>;
+
+   timer7: timer@0 {
+    compatible = "ti,am335x-timer";
+    reg = <0x0 0x400>;
+    interrupts = <95>;
+    ti,timer-pwm;
+   };
+  };
+
+  target-module@4c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x4c000 0x4>,
+         <0x4c010 0x4>,
+         <0x4c114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xac) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xac) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4c000 0x1000>;
+
+   gpio1: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 0 8>,
+      <&am33xx_pinmux 8 90 4>,
+      <&am33xx_pinmux 12 12 16>,
+      <&am33xx_pinmux 28 30 4>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <98>;
+   };
+  };
+
+  target-module@50000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x50000 0x2000>;
+  };
+
+  target-module@60000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x602fc 0x4>,
+         <0x60110 0x4>,
+         <0x60114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x3c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x60000 0x1000>;
+
+   mmc1: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma_xbar 24 0 0
+     &edma_xbar 25 0 0>;
+    dma-names = "tx", "rx";
+    interrupts = <64>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+
+  target-module@80000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x80000 0x4>,
+         <0x80010 0x4>,
+         <0x80014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x40) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x80000 0x10000>;
+
+   elm: elm@0 {
+    compatible = "ti,am3352-elm";
+    reg = <0x0 0x2000>;
+    interrupts = <4>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x10000>;
+  };
+
+  target-module@c8000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xc8000 0x4>,
+         <0xc8010 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&l4ls_clkctrl ((0x110) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xc8000 0x1000>;
+
+   mailbox: mailbox@0 {
+    compatible = "ti,omap4-mailbox";
+    reg = <0x0 0x200>;
+    interrupts = <77>;
+    #mbox-cells = <1>;
+    ti,mbox-num-users = <4>;
+    ti,mbox-num-fifos = <8>;
+    mbox_wkupm3: wkup_m3 {
+     ti,mbox-send-noirq;
+     ti,mbox-tx = <0 0 0>;
+     ti,mbox-rx = <0 0 3>;
+    };
+   };
+  };
+
+  target-module@ca000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xca000 0x4>,
+         <0xca010 0x4>,
+         <0xca014 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x10c) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xca000 0x1000>;
+
+   hwspinlock: spinlock@0 {
+    compatible = "ti,omap4-hwspinlock";
+    reg = <0x0 0x1000>;
+    #hwlock-cells = <1>;
+   };
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x1000>;
+  };
+ };
+
+ segment@100000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x0008c000 0x0018c000 0x001000>,
+    <0x0008d000 0x0018d000 0x001000>,
+    <0x0008e000 0x0018e000 0x001000>,
+    <0x0008f000 0x0018f000 0x001000>,
+    <0x0009c000 0x0019c000 0x001000>,
+    <0x0009d000 0x0019d000 0x001000>,
+    <0x000a6000 0x001a6000 0x001000>,
+    <0x000a7000 0x001a7000 0x001000>,
+    <0x000a8000 0x001a8000 0x001000>,
+    <0x000a9000 0x001a9000 0x001000>,
+    <0x000aa000 0x001aa000 0x001000>,
+    <0x000ab000 0x001ab000 0x001000>,
+    <0x000ac000 0x001ac000 0x001000>,
+    <0x000ad000 0x001ad000 0x001000>,
+    <0x000ae000 0x001ae000 0x001000>,
+    <0x000af000 0x001af000 0x001000>,
+    <0x000b0000 0x001b0000 0x010000>,
+    <0x000c0000 0x001c0000 0x001000>,
+    <0x000cc000 0x001cc000 0x002000>,
+    <0x000ce000 0x001ce000 0x002000>,
+    <0x000d0000 0x001d0000 0x002000>,
+    <0x000d2000 0x001d2000 0x002000>,
+    <0x000d8000 0x001d8000 0x001000>,
+    <0x000d9000 0x001d9000 0x001000>,
+    <0x000a0000 0x001a0000 0x001000>,
+    <0x000a1000 0x001a1000 0x001000>,
+    <0x000a2000 0x001a2000 0x001000>,
+    <0x000a3000 0x001a3000 0x001000>,
+    <0x000a4000 0x001a4000 0x001000>,
+    <0x000a5000 0x001a5000 0x001000>;
+
+  target-module@8c000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8c000 0x1000>;
+  };
+
+  target-module@8e000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x8e000 0x1000>;
+  };
+
+  target-module@9c000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x9c000 0x8>,
+         <0x9c010 0x8>,
+         <0x9c090 0x8>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x44) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x9c000 0x1000>;
+
+   i2c2: i2c@0 {
+    compatible = "ti,omap4-i2c";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x1000>;
+    interrupts = <30>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a0000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa0000 0x4>,
+         <0xa0110 0x4>,
+         <0xa0114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0x50) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa0000 0x1000>;
+
+   spi1: spi@0 {
+    compatible = "ti,omap4-mcspi";
+    #address-cells = <1>;
+    #size-cells = <0>;
+    reg = <0x0 0x400>;
+    interrupts = <125>;
+    ti,spi-num-cs = <2>;
+    dmas = <&edma 42 0
+     &edma 43 0
+     &edma 44 0
+     &edma 45 0>;
+    dma-names = "tx0", "rx0", "tx1", "rx1";
+    status = "disabled";
+   };
+  };
+
+  target-module@a2000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa2000 0x1000>;
+  };
+
+  target-module@a4000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa4000 0x1000>;
+  };
+
+  target-module@a6000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa6050 0x4>,
+         <0xa6054 0x4>,
+         <0xa6058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x74) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa6000 0x1000>;
+
+   uart3: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <44>;
+    status = "disabled";
+   };
+  };
+
+  target-module@a8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xa8050 0x4>,
+         <0xa8054 0x4>,
+         <0xa8058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x78) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xa8000 0x1000>;
+
+   uart4: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <45>;
+    status = "disabled";
+   };
+  };
+
+  target-module@aa000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xaa050 0x4>,
+         <0xaa054 0x4>,
+         <0xaa058 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0x38) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xaa000 0x1000>;
+
+   uart5: serial@0 {
+    compatible = "ti,am3352-uart", "ti,omap3-uart";
+    clock-frequency = <48000000>;
+    reg = <0x0 0x1000>;
+    interrupts = <46>;
+    status = "disabled";
+   };
+  };
+
+  target-module@ac000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xac000 0x4>,
+         <0xac010 0x4>,
+         <0xac114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb0) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb0) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xac000 0x1000>;
+
+   gpio2: gpio@0 {
+    compatible = "ti,omap4-gpio";
+                                gpio-ranges = <&am33xx_pinmux 0 34 18>,
+      <&am33xx_pinmux 18 77 4>,
+      <&am33xx_pinmux 22 56 10>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <32>;
+   };
+  };
+
+  target-module@ae000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xae000 0x4>,
+         <0xae010 0x4>,
+         <0xae114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xb4) - 0x38) 0>,
+     <&l4ls_clkctrl ((0xb4) - 0x38) 18>;
+   clock-names = "fck", "dbclk";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xae000 0x1000>;
+
+   gpio3: gpio@0 {
+    compatible = "ti,omap4-gpio";
+    gpio-ranges = <&am33xx_pinmux 0 66 5>,
+      <&am33xx_pinmux 5 98 2>,
+      <&am33xx_pinmux 7 75 2>,
+      <&am33xx_pinmux 13 141 1>,
+      <&am33xx_pinmux 14 100 8>;
+    gpio-controller;
+    #gpio-cells = <2>;
+    interrupt-controller;
+    #interrupt-cells = <2>;
+    reg = <0x0 0x1000>;
+    interrupts = <62>;
+   };
+  };
+
+  target-module@b0000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xb0000 0x10000>;
+  };
+
+  target-module@cc000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xcc020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc0) - 0x38) 0>,
+     <&dcan0_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xcc000 0x2000>;
+
+   dcan0: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan0_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 0>;
+    interrupts = <52>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d0000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xd0020 0x4>;
+   reg-names = "rev";
+
+   clocks = <&l4ls_clkctrl ((0xc4) - 0x38) 0>,
+     <&dcan1_fck>;
+   clock-names = "fck", "osc";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd0000 0x2000>;
+
+   dcan1: can@0 {
+    compatible = "ti,am3352-d_can";
+    reg = <0x0 0x2000>;
+    clocks = <&dcan1_fck>;
+    clock-names = "fck";
+    syscon-raminit = <&scm_conf 0x644 1>;
+    interrupts = <55>;
+    status = "disabled";
+   };
+  };
+
+  target-module@d8000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0xd82fc 0x4>,
+         <0xd8110 0x4>,
+         <0xd8114 0x4>;
+   reg-names = "rev", "sysc", "syss";
+   ti,sysc-mask = <((3 << 8) |
+      (1 << 2) |
+      (1 << 1) |
+      (1 << 0))>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+   ti,syss-mask = <1>;
+
+   clocks = <&l4ls_clkctrl ((0xf4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xd8000 0x1000>;
+
+   mmc2: mmc@0 {
+    compatible = "ti,am335-sdhci";
+    ti,needs-special-reset;
+    dmas = <&edma 2 0
+     &edma 3 0>;
+    dma-names = "tx", "rx";
+    interrupts = <28>;
+    reg = <0x0 0x1000>;
+    status = "disabled";
+   };
+  };
+ };
+
+ segment@200000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+ };
+
+ segment@300000 {
+  compatible = "simple-bus";
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0x00000000 0x00300000 0x001000>,
+    <0x00001000 0x00301000 0x001000>,
+    <0x00002000 0x00302000 0x001000>,
+    <0x00003000 0x00303000 0x001000>,
+    <0x00004000 0x00304000 0x001000>,
+    <0x00005000 0x00305000 0x001000>,
+    <0x0000e000 0x0030e000 0x001000>,
+    <0x0000f000 0x0030f000 0x001000>,
+    <0x00018000 0x00318000 0x004000>,
+    <0x0001c000 0x0031c000 0x001000>,
+    <0x00010000 0x00310000 0x002000>,
+    <0x00012000 0x00312000 0x001000>,
+    <0x00015000 0x00315000 0x001000>,
+    <0x00016000 0x00316000 0x001000>,
+    <0x00017000 0x00317000 0x001000>,
+    <0x00013000 0x00313000 0x001000>,
+    <0x00014000 0x00314000 0x001000>,
+    <0x00020000 0x00320000 0x001000>,
+    <0x00021000 0x00321000 0x001000>,
+    <0x00022000 0x00322000 0x001000>,
+    <0x00023000 0x00323000 0x001000>,
+    <0x00024000 0x00324000 0x001000>,
+    <0x00025000 0x00325000 0x001000>;
+
+  target-module@0 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x0 0x4>,
+         <0x4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd4) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x0 0x1000>;
+
+   epwmss0: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap0: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <31>;
+     interrupt-names = "ecap0";
+     status = "disabled";
+    };
+
+    eqep0: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <79>;
+     status = "disabled";
+    };
+
+    ehrpwm0: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm0_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@2000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x2000 0x4>,
+         <0x2004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xcc) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x2000 0x1000>;
+
+   epwmss1: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap1: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <47>;
+     interrupt-names = "ecap1";
+     status = "disabled";
+    };
+
+    eqep1: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <88>;
+     status = "disabled";
+    };
+
+    ehrpwm1: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm1_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@4000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0x4000 0x4>,
+         <0x4004 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>,
+     <3>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>,
+     <3>;
+
+   clocks = <&l4ls_clkctrl ((0xd8) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x4000 0x1000>;
+
+   epwmss2: epwmss@0 {
+    compatible = "ti,am33xx-pwmss";
+    reg = <0x0 0x10>;
+    #address-cells = <1>;
+    #size-cells = <1>;
+    status = "disabled";
+    ranges = <0 0 0x1000>;
+
+    ecap2: ecap@100 {
+     compatible = "ti,am3352-ecap",
+           "ti,am33xx-ecap";
+     #pwm-cells = <3>;
+     reg = <0x100 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "fck";
+     interrupts = <61>;
+     interrupt-names = "ecap2";
+     status = "disabled";
+    };
+
+    eqep2: counter@180 {
+     compatible = "ti,am3352-eqep";
+     reg = <0x180 0x80>;
+     clocks = <&l4ls_gclk>;
+     clock-names = "sysclkout";
+     interrupts = <89>;
+     status = "disabled";
+    };
+
+    ehrpwm2: pwm@200 {
+     compatible = "ti,am3352-ehrpwm",
+           "ti,am33xx-ehrpwm";
+     #pwm-cells = <3>;
+     reg = <0x200 0x80>;
+     clocks = <&ehrpwm2_tbclk>, <&l4ls_gclk>;
+     clock-names = "tbclk", "fck";
+     status = "disabled";
+    };
+   };
+  };
+
+  target-module@e000 {
+   compatible = "ti,sysc-omap4", "ti,sysc";
+   reg = <0xe000 0x4>,
+         <0xe054 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-midle = <0>,
+     <1>,
+     <2>;
+   ti,sysc-sidle = <0>,
+     <1>,
+     <2>;
+
+   clocks = <&lcdc_clkctrl ((0x18) - 0x18) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0xe000 0x1000>;
+
+   lcdc: lcdc@0 {
+    compatible = "ti,am33xx-tilcdc";
+    reg = <0x0 0x1000>;
+    interrupts = <36>;
+    status = "disabled";
+   };
+  };
+
+  target-module@10000 {
+   compatible = "ti,sysc-omap2", "ti,sysc";
+   reg = <0x11fe0 0x4>,
+         <0x11fe4 0x4>;
+   reg-names = "rev", "sysc";
+   ti,sysc-mask = <(1 << 0)>;
+   ti,sysc-sidle = <0>,
+     <1>;
+
+   clocks = <&l4ls_clkctrl ((0x90) - 0x38) 0>;
+   clock-names = "fck";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x10000 0x2000>;
+
+   rng: rng@0 {
+    compatible = "ti,omap4-rng";
+    reg = <0x0 0x2000>;
+    interrupts = <111>;
+   };
+  };
+
+  target-module@13000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x13000 0x1000>;
+  };
+
+  target-module@15000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x00000000 0x00015000 0x00001000>,
+     <0x00001000 0x00016000 0x00001000>;
+  };
+
+  target-module@18000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x18000 0x4000>;
+  };
+
+  target-module@20000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x20000 0x1000>;
+  };
+
+  target-module@22000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x22000 0x1000>;
+  };
+
+  target-module@24000 {
+   compatible = "ti,sysc";
+   status = "disabled";
+   #address-cells = <1>;
+   #size-cells = <1>;
+   ranges = <0x0 0x24000 0x1000>;
+  };
+ };
+};
+# 597 "arch/arm/boot/dts/am33xx.dtsi" 2
+# 1 "arch/arm/boot/dts/am33xx-clocks.dtsi" 1
+
+
+
+
+
+
+&scm_clocks {
+ sys_clkin_ck: sys_clkin_ck@40 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
+  ti,bit-shift = <22>;
+  reg = <0x0040>;
+ };
+
+ adc_tsc_fck: adc_tsc_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan0_fck: dcan0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ dcan1_fck: dcan1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp0_fck: mcasp0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ mcasp1_fck: mcasp1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex0_fck: smartreflex0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ smartreflex1_fck: smartreflex1_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sha0_fck: sha0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ aes0_fck: aes0_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ rng_fck: rng_fck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&sys_clkin_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <0>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <1>;
+  reg = <0x0664>;
+ };
+
+ ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&l4ls_gclk>;
+  ti,bit-shift = <2>;
+  reg = <0x0664>;
+ };
+};
+&prcm_clocks {
+ clk_32768_ck: clk_32768_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32768>;
+ };
+
+ clk_rc32k_ck: clk_rc32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <32000>;
+ };
+
+ virt_19200000_ck: virt_19200000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <19200000>;
+ };
+
+ virt_24000000_ck: virt_24000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <24000000>;
+ };
+
+ virt_25000000_ck: virt_25000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <25000000>;
+ };
+
+ virt_26000000_ck: virt_26000000_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <26000000>;
+ };
+
+ tclkin_ck: tclkin_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-clock";
+  clock-frequency = <12000000>;
+ };
+
+ dpll_core_ck: dpll_core_ck@490 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-core-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0490>, <0x045c>, <0x0468>;
+ };
+
+ dpll_core_x2_ck: dpll_core_x2_ck {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-x2-clock";
+  clocks = <&dpll_core_ck>;
+ };
+
+ dpll_core_m4_ck: dpll_core_m4_ck@480 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0480>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m5_ck: dpll_core_m5_ck@484 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x0484>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_core_m6_ck: dpll_core_m6_ck@4d8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_core_x2_ck>;
+  ti,max-div = <31>;
+  reg = <0x04d8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_mpu_ck: dpll_mpu_ck@488 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0488>, <0x0420>, <0x042c>;
+ };
+
+ dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_mpu_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a8>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_ck: dpll_ddr_ck@494 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0494>, <0x0434>, <0x0440>;
+ };
+
+ dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_ddr_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a0>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_ddr_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ dpll_disp_ck: dpll_disp_ck@498 {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x0498>, <0x0448>, <0x0454>;
+ };
+
+ dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_disp_ck>;
+  ti,max-div = <31>;
+  reg = <0x04a4>;
+  ti,index-starts-at-one;
+  ti,set-rate-parent;
+ };
+
+ dpll_per_ck: dpll_per_ck@48c {
+  #clock-cells = <0>;
+  compatible = "ti,am3-dpll-no-gate-j-type-clock";
+  clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
+  reg = <0x048c>, <0x0470>, <0x049c>;
+ };
+
+ dpll_per_m2_ck: dpll_per_m2_ck@4ac {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&dpll_per_ck>;
+  ti,max-div = <31>;
+  reg = <0x04ac>;
+  ti,index-starts-at-one;
+ };
+
+ dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <4>;
+ };
+
+ clk_24mhz: clk_24mhz {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <8>;
+ };
+
+ clkdiv32k_ck: clkdiv32k_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&clk_24mhz>;
+  clock-mult = <1>;
+  clock-div = <732>;
+ };
+
+ l3_gclk: l3_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ pruss_ocp_gclk: pruss_ocp_gclk@530 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&l3_gclk>, <&dpll_disp_m2_ck>;
+  reg = <0x0530>;
+ };
+
+ mmu_fck: mmu_fck@914 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x0914>;
+ };
+
+ timer1_fck: timer1_fck@528 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>, <&tclkin_ck>, <&clk_rc32k_ck>, <&clk_32768_ck>;
+  reg = <0x0528>;
+ };
+
+ timer2_fck: timer2_fck@508 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0508>;
+ };
+
+ timer3_fck: timer3_fck@50c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x050c>;
+ };
+
+ timer4_fck: timer4_fck@510 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0510>;
+ };
+
+ timer5_fck: timer5_fck@518 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0518>;
+ };
+
+ timer6_fck: timer6_fck@51c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x051c>;
+ };
+
+ timer7_fck: timer7_fck@504 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&tclkin_ck>, <&sys_clkin_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0504>;
+ };
+
+ usbotg_fck: usbotg_fck@47c {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_per_ck>;
+  ti,bit-shift = <8>;
+  reg = <0x047c>;
+ };
+
+ dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ ieee5000_fck: ieee5000_fck@e4 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x00e4>;
+ };
+
+ wdt1_fck: wdt1_fck@538 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x0538>;
+ };
+
+ l4_rtc_gclk: l4_rtc_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ l4hs_gclk: l4hs_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l3s_gclk: l3s_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4fw_gclk: l4fw_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ l4ls_gclk: l4ls_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_div2_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ sysclk_div_ck: sysclk_div_ck {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m4_ck>;
+  clock-mult = <1>;
+  clock-div = <1>;
+ };
+
+ cpsw_125mhz_gclk: cpsw_125mhz_gclk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_core_m5_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m5_ck>, <&dpll_core_m4_ck>;
+  reg = <0x0520>;
+ };
+
+ gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_rc32k_ck>, <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+  reg = <0x053c>;
+ };
+
+ lcd_gclk: lcd_gclk@534 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_disp_m2_ck>, <&dpll_core_m5_ck>, <&dpll_per_m2_ck>;
+  reg = <0x0534>;
+  ti,set-rate-parent;
+ };
+
+ mmc_clk: mmc_clk {
+  #clock-cells = <0>;
+  compatible = "fixed-factor-clock";
+  clocks = <&dpll_per_m2_ck>;
+  clock-mult = <1>;
+  clock-div = <2>;
+ };
+
+ gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&dpll_core_m4_ck>, <&dpll_per_m2_ck>;
+  ti,bit-shift = <1>;
+  reg = <0x052c>;
+ };
+
+ gfx_fck_div_ck: gfx_fck_div_ck@52c {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&gfx_fclk_clksel_ck>;
+  reg = <0x052c>;
+  ti,max-div = <2>;
+ };
+
+ sysclkout_pre_ck: sysclkout_pre_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,mux-clock";
+  clocks = <&clk_32768_ck>, <&l3_gclk>, <&dpll_ddr_m2_ck>, <&dpll_per_m2_ck>, <&lcd_gclk>;
+  reg = <0x0700>;
+ };
+
+ clkout2_div_ck: clkout2_div_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,divider-clock";
+  clocks = <&sysclkout_pre_ck>;
+  ti,bit-shift = <3>;
+  ti,max-div = <8>;
+  reg = <0x0700>;
+ };
+
+ clkout2_ck: clkout2_ck@700 {
+  #clock-cells = <0>;
+  compatible = "ti,gate-clock";
+  clocks = <&clkout2_div_ck>;
+  ti,bit-shift = <7>;
+  reg = <0x0700>;
+ };
+};
+
+&prcm {
+ per_cm: per-cm@0 {
+  compatible = "ti,omap4-cm";
+  reg = <0x0 0x400>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x0 0x400>;
+
+  l4ls_clkctrl: l4ls-clkctrl@38 {
+   compatible = "ti,clkctrl";
+   reg = <0x38 0x2c>, <0x6c 0x28>, <0xac 0xc>, <0xc0 0x1c>, <0xec 0xc>, <0x10c 0x8>, <0x130 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3s_clkctrl: l3s-clkctrl@1c {
+   compatible = "ti,clkctrl";
+   reg = <0x1c 0x4>, <0x30 0x8>, <0x68 0x4>, <0xf8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l3_clkctrl: l3-clkctrl@24 {
+   compatible = "ti,clkctrl";
+   reg = <0x24 0xc>, <0x94 0x10>, <0xbc 0x4>, <0xdc 0x8>, <0xfc 0x8>;
+   #clock-cells = <2>;
+  };
+
+  l4hs_clkctrl: l4hs-clkctrl@120 {
+   compatible = "ti,clkctrl";
+   reg = <0x120 0x4>;
+   #clock-cells = <2>;
+  };
+
+  pruss_ocp_clkctrl: pruss-ocp-clkctrl@e8 {
+   compatible = "ti,clkctrl";
+   reg = <0xe8 0x4>;
+   #clock-cells = <2>;
+  };
+
+  cpsw_125mhz_clkctrl: cpsw-125mhz-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x18>;
+   #clock-cells = <2>;
+  };
+
+  lcdc_clkctrl: lcdc-clkctrl@18 {
+   compatible = "ti,clkctrl";
+   reg = <0x18 0x4>;
+   #clock-cells = <2>;
+  };
+
+  clk_24mhz_clkctrl: clk-24mhz-clkctrl@14c {
+   compatible = "ti,clkctrl";
+   reg = <0x14c 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ wkup_cm: wkup-cm@400 {
+  compatible = "ti,omap4-cm";
+  reg = <0x400 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x400 0x100>;
+
+  l4_wkup_clkctrl: l4-wkup-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x10>, <0xb4 0x24>;
+   #clock-cells = <2>;
+  };
+
+  l3_aon_clkctrl: l3-aon-clkctrl@14 {
+   compatible = "ti,clkctrl";
+   reg = <0x14 0x4>;
+   #clock-cells = <2>;
+  };
+
+  l4_wkup_aon_clkctrl: l4-wkup-aon-clkctrl@b0 {
+   compatible = "ti,clkctrl";
+   reg = <0xb0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ mpu_cm: mpu-cm@600 {
+  compatible = "ti,omap4-cm";
+  reg = <0x600 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x600 0x100>;
+
+  mpu_clkctrl: mpu-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_rtc_cm: l4-rtc-cm@800 {
+  compatible = "ti,omap4-cm";
+  reg = <0x800 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x800 0x100>;
+
+  l4_rtc_clkctrl: l4-rtc-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x4>;
+   #clock-cells = <2>;
+  };
+ };
+
+ gfx_l3_cm: gfx-l3-cm@900 {
+  compatible = "ti,omap4-cm";
+  reg = <0x900 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0x900 0x100>;
+
+  gfx_l3_clkctrl: gfx-l3-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x8>;
+   #clock-cells = <2>;
+  };
+ };
+
+ l4_cefuse_cm: l4-cefuse-cm@a00 {
+  compatible = "ti,omap4-cm";
+  reg = <0xa00 0x100>;
+  #address-cells = <1>;
+  #size-cells = <1>;
+  ranges = <0 0xa00 0x100>;
+
+  l4_cefuse_clkctrl: l4-cefuse-clkctrl@0 {
+   compatible = "ti,clkctrl";
+   reg = <0x0 0x24>;
+   #clock-cells = <2>;
+  };
+ };
+};
+# 598 "arch/arm/boot/dts/am33xx.dtsi" 2
+
+&prcm {
+ prm_per: prm@c00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xc00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_wkup: prm@d00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xd00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_device: prm@f00 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0xf00 0x100>;
+  #reset-cells = <1>;
+ };
+
+ prm_gfx: prm@1100 {
+  compatible = "ti,am3-prm-inst", "ti,omap-prm-inst";
+  reg = <0x1100 0x100>;
+  #power-domain-cells = <0>;
+  #reset-cells = <1>;
+ };
+};
+
+
+&timer1_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer1_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+
+
+&timer2_target {
+ ti,no-reset-on-init;
+ ti,no-idle;
+ timer@0 {
+  assigned-clocks = <&timer2_fck>;
+  assigned-clock-parents = <&sys_clkin_ck>;
+ };
+};
+# 14 "arch/arm/boot/dts/am335x-evmsk.dts" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/pwm/pwm.h" 1
+# 15 "arch/arm/boot/dts/am335x-evmsk.dts" 2
+# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
+# 16 "arch/arm/boot/dts/am335x-evmsk.dts" 2
+
+/ {
+ model = "TI AM335x EVM-SK";
+ compatible = "ti,am335x-evmsk", "ti,am33xx";
+
+ cpus {
+  cpu@0 {
+   cpu0-supply = <&vdd1_reg>;
+  };
+ };
+
+ memory@80000000 {
+  device_type = "memory";
+  reg = <0x80000000 0x10000000>;
+ };
+
+ chosen {
+  stdout-path = &uart0;
+ };
+
+ vbat: fixedregulator0 {
+  compatible = "regulator-fixed";
+  regulator-name = "vbat";
+  regulator-min-microvolt = <5000000>;
+  regulator-max-microvolt = <5000000>;
+  regulator-boot-on;
+ };
+
+ lis3_reg: fixedregulator1 {
+  compatible = "regulator-fixed";
+  regulator-name = "lis3_reg";
+  regulator-boot-on;
+ };
+
+ wl12xx_vmmc: fixedregulator2 {
+  pinctrl-names = "default";
+  pinctrl-0 = <&wl12xx_gpio>;
+  compatible = "regulator-fixed";
+  regulator-name = "vwl1271";
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+  gpio = <&gpio1 29 0>;
+  startup-delay-us = <70000>;
+  enable-active-high;
+ };
+
+ vtt_fixed: fixedregulator3 {
+  compatible = "regulator-fixed";
+  regulator-name = "vtt";
+  regulator-min-microvolt = <1500000>;
+  regulator-max-microvolt = <1500000>;
+  gpio = <&gpio0 7 0>;
+  regulator-always-on;
+  regulator-boot-on;
+  enable-active-high;
+ };
+
+
+ v1_8d_reg: fixedregulator-v1_8d {
+  compatible = "regulator-fixed";
+  regulator-name = "v1_8d";
+  vin-supply = <&vbat>;
+  regulator-min-microvolt = <1800000>;
+  regulator-max-microvolt = <1800000>;
+ };
+
+
+ v3_3d_reg: fixedregulator-v3_3d {
+  compatible = "regulator-fixed";
+  regulator-name = "v3_3d";
+  vin-supply = <&vbat>;
+  regulator-min-microvolt = <3300000>;
+  regulator-max-microvolt = <3300000>;
+ };
+
+ leds {
+  pinctrl-names = "default";
+  pinctrl-0 = <&user_leds_s0>;
+
+  compatible = "gpio-leds";
+
+  led1 {
+   label = "evmsk:green:usr0";
+   gpios = <&gpio1 4 0>;
+   default-state = "off";
+  };
+
+  led2 {
+   label = "evmsk:green:usr1";
+   gpios = <&gpio1 5 0>;
+   default-state = "off";
+  };
+
+  led3 {
+   label = "evmsk:green:mmc0";
+   gpios = <&gpio1 6 0>;
+   linux,default-trigger = "mmc0";
+   default-state = "off";
+  };
+
+  led4 {
+   label = "evmsk:green:heartbeat";
+   gpios = <&gpio1 7 0>;
+   linux,default-trigger = "heartbeat";
+   default-state = "off";
+  };
+ };
+
+ gpio_buttons: gpio_buttons0 {
+  compatible = "gpio-keys";
+  #address-cells = <1>;
+  #size-cells = <0>;
+
+  switch1 {
+   label = "button0";
+   linux,code = <0x100>;
+   gpios = <&gpio2 3 0>;
+  };
+
+  switch2 {
+   label = "button1";
+   linux,code = <0x101>;
+   gpios = <&gpio2 2 0>;
+  };
+
+  switch3 {
+   label = "button2";
+   linux,code = <0x102>;
+   gpios = <&gpio0 30 0>;
+   wakeup-source;
+  };
+
+  switch4 {
+   label = "button3";
+   linux,code = <0x103>;
+   gpios = <&gpio2 5 0>;
+  };
+ };
+
+ lcd_bl: backlight {
+  compatible = "pwm-backlight";
+  pwms = <&ecap2 0 50000 (1 << 0)>;
+  brightness-levels = <0 58 61 66 75 90 125 170 255>;
+  default-brightness-level = <8>;
+ };
+
+ sound {
+  compatible = "simple-audio-card";
+  simple-audio-card,name = "AM335x-EVMSK";
+  simple-audio-card,widgets =
+   "Headphone", "Headphone Jack";
+  simple-audio-card,routing =
+   "Headphone Jack", "HPLOUT",
+   "Headphone Jack", "HPROUT";
+  simple-audio-card,format = "dsp_b";
+  simple-audio-card,bitclock-master = <&sound_master>;
+  simple-audio-card,frame-master = <&sound_master>;
+  simple-audio-card,bitclock-inversion;
+
+  simple-audio-card,cpu {
+   sound-dai = <&mcasp1>;
+  };
+
+  sound_master: simple-audio-card,codec {
+   sound-dai = <&tlv320aic3106>;
+   system-clock-frequency = <24000000>;
+  };
+ };
+
+ panel {
+  compatible = "newhaven,nhd-4.3-480272ef-atxl";
+
+  pinctrl-names = "default", "sleep";
+  pinctrl-0 = <&lcd_pins_default>;
+  pinctrl-1 = <&lcd_pins_sleep>;
+  backlight = <&lcd_bl>;
+
+  port {
+   panel_0: endpoint@0 {
+    remote-endpoint = <&lcdc_0>;
+   };
+  };
+ };
+};
+
+&am33xx_pinmux {
+ pinctrl-names = "default";
+ pinctrl-0 = <&gpio_keys_s0 &clkout2_pin>;
+
+ lcd_pins_default: lcd_pins_default {
+  pinctrl-single,pins = <
+   ((((0x820)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x824)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x828)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x830)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x834)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x838)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x83c)) & 0xffff) - (0x0800)) (((1 << 3))) (1)
+   ((((0x8a0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8a8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ac)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8b8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8bc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8c8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8cc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8d8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8dc)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (((1 << 3))) (0)
+  >;
+ };
+
+ lcd_pins_sleep: lcd_pins_sleep {
+  pinctrl-single,pins = <
+   ((((0x820)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x824)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x828)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x82c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x830)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x834)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x838)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x83c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8a0)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8a4)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8a8)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8ac)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8b0)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8b4)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8b8)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8bc)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8c0)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8c4)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8c8)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8cc)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8d0)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8d4)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8d8)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8dc)) & 0xffff) - (0x0800)) ((1 << 3)) (7)
+   ((((0x8e0)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8e4)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8e8)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x8ec)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+
+ user_leds_s0: user_leds_s0 {
+  pinctrl-single,pins = <
+   ((((0x810)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x814)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x818)) & 0xffff) - (0x0800)) (0) (7)
+   ((((0x81c)) & 0xffff) - (0x0800)) (0) (7)
+  >;
+ };
+
+ gpio_keys_s0: gpio_keys_s0 {
+  pinctrl-single,pins = <
+   ((((0x894)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x890)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x870)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x89c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ i2c0_pins: pinmux_i2c0_pins {
+  pinctrl-single,pins = <
+   ((((0x988)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x98c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+  >;
+ };
+
+ uart0_pins: pinmux_uart0_pins {
+  pinctrl-single,pins = <
+   ((((0x970)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x974)) & 0xffff) - (0x0800)) (0) (0)
+  >;
+ };
+
+ clkout2_pin: pinmux_clkout2_pin {
+  pinctrl-single,pins = <
+   ((((0x9b4)) & 0xffff) - (0x0800)) (0) (3)
+  >;
+ };
+
+ ecap2_pins: backlight_pins {
+  pinctrl-single,pins = <
+   ((((0x99c)) & 0xffff) - (0x0800)) (0x0) (4)
+  >;
+ };
+
+ cpsw_default: cpsw_default {
+  pinctrl-single,pins = <
+
+   ((((0x914)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x91c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x920)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x924)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x928)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x92c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x848)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x84c)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x850)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x854)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x858)) & 0xffff) - (0x0800)) (0) (2)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (2)
+  >;
+ };
+
+ cpsw_sleep: cpsw_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x914)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x918)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x91c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x920)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x924)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x928)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x92c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x930)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x934)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x938)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x93c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x940)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+
+
+   ((((0x840)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x844)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x848)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x84c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x850)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x854)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x858)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x85c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x860)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x864)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x868)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x86c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ davinci_mdio_default: davinci_mdio_default {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4)) | 0) (0)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 4))) (0)
+  >;
+ };
+
+ davinci_mdio_sleep: davinci_mdio_sleep {
+  pinctrl-single,pins = <
+
+   ((((0x948)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x94c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc1_pins: pinmux_mmc1_pins {
+  pinctrl-single,pins = <
+   ((((0x960)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (7)
+   ((((0x8fc)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f8)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f4)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x8f0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x904)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x900)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (0)
+   ((((0x9a0)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 3))) (4)
+  >;
+ };
+
+ mcasp1_pins: mcasp1_pins {
+  pinctrl-single,pins = <
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+   ((((0x908)) & 0xffff) - (0x0800)) (0) (4)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (4)
+  >;
+ };
+
+ mcasp1_pins_sleep: mcasp1_pins_sleep {
+  pinctrl-single,pins = <
+   ((((0x90c)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x910)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x908)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+   ((((0x944)) & 0xffff) - (0x0800)) (((1 << 5))) (7)
+  >;
+ };
+
+ mmc2_pins: pinmux_mmc2_pins {
+  pinctrl-single,pins = <
+   ((((0x874)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (7)
+   ((((0x880)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x884)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (2)
+   ((((0x800)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x804)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x808)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+   ((((0x80c)) & 0xffff) - (0x0800)) (((1 << 5) | (1 << 4))) (1)
+  >;
+ };
+
+ wl12xx_gpio: pinmux_wl12xx_gpio {
+  pinctrl-single,pins = <
+   ((((0x87c)) & 0xffff) - (0x0800)) (((1 << 4))) (7)
+  >;
+ };
+};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_pins>;
+
+ status = "okay";
+};
+
+&i2c0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c0_pins>;
+
+ status = "okay";
+ clock-frequency = <400000>;
+
+ tps: tps@2d {
+  reg = <0x2d>;
+ };
+
+ lis331dlh: lis331dlh@18 {
+  compatible = "st,lis331dlh", "st,lis3lv02d";
+  reg = <0x18>;
+  Vdd-supply = <&lis3_reg>;
+  Vdd_IO-supply = <&lis3_reg>;
+
+  st,click-single-x;
+  st,click-single-y;
+  st,click-single-z;
+  st,click-thresh-x = <10>;
+  st,click-thresh-y = <10>;
+  st,click-thresh-z = <10>;
+  st,irq1-click;
+  st,irq2-click;
+  st,wakeup-x-lo;
+  st,wakeup-x-hi;
+  st,wakeup-y-lo;
+  st,wakeup-y-hi;
+  st,wakeup-z-lo;
+  st,wakeup-z-hi;
+  st,min-limit-x = <120>;
+  st,min-limit-y = <120>;
+  st,min-limit-z = <140>;
+  st,max-limit-x = <550>;
+  st,max-limit-y = <550>;
+  st,max-limit-z = <750>;
+ };
+
+ tlv320aic3106: tlv320aic3106@1b {
+  #sound-dai-cells = <0>;
+  compatible = "ti,tlv320aic3106";
+  reg = <0x1b>;
+  status = "okay";
+
+
+  AVDD-supply = <&v3_3d_reg>;
+  IOVDD-supply = <&v3_3d_reg>;
+  DRVDD-supply = <&v3_3d_reg>;
+  DVDD-supply = <&v1_8d_reg>;
+ };
+};
+
+&usb1 {
+ dr_mode = "host";
+};
+
+&epwmss2 {
+ status = "okay";
+
+ ecap2: ecap@100 {
+  status = "okay";
+  pinctrl-names = "default";
+  pinctrl-0 = <&ecap2_pins>;
+ };
+};
+
+# 1 "arch/arm/boot/dts/tps65910.dtsi" 1
+# 11 "arch/arm/boot/dts/tps65910.dtsi"
+&tps {
+ compatible = "ti,tps65910";
+
+ regulators {
+  #address-cells = <1>;
+  #size-cells = <0>;
+
+  vrtc_reg: regulator@0 {
+   reg = <0>;
+   regulator-compatible = "vrtc";
+  };
+
+  vio_reg: regulator@1 {
+   reg = <1>;
+   regulator-compatible = "vio";
+  };
+
+  vdd1_reg: regulator@2 {
+   reg = <2>;
+   regulator-compatible = "vdd1";
+  };
+
+  vdd2_reg: regulator@3 {
+   reg = <3>;
+   regulator-compatible = "vdd2";
+  };
+
+  vdd3_reg: regulator@4 {
+   reg = <4>;
+   regulator-compatible = "vdd3";
+  };
+
+  vdig1_reg: regulator@5 {
+   reg = <5>;
+   regulator-compatible = "vdig1";
+  };
+
+  vdig2_reg: regulator@6 {
+   reg = <6>;
+   regulator-compatible = "vdig2";
+  };
+
+  vpll_reg: regulator@7 {
+   reg = <7>;
+   regulator-compatible = "vpll";
+  };
+
+  vdac_reg: regulator@8 {
+   reg = <8>;
+   regulator-compatible = "vdac";
+  };
+
+  vaux1_reg: regulator@9 {
+   reg = <9>;
+   regulator-compatible = "vaux1";
+  };
+
+  vaux2_reg: regulator@10 {
+   reg = <10>;
+   regulator-compatible = "vaux2";
+  };
+
+  vaux33_reg: regulator@11 {
+   reg = <11>;
+   regulator-compatible = "vaux33";
+  };
+
+  vmmc_reg: regulator@12 {
+   reg = <12>;
+   regulator-compatible = "vmmc";
+  };
+
+  vbb_reg: regulator@13 {
+   reg = <13>;
+   regulator-compatible = "vbb";
+  };
+ };
+};
+# 521 "arch/arm/boot/dts/am335x-evmsk.dts" 2
+
+&tps {
+ vcc1-supply = <&vbat>;
+ vcc2-supply = <&vbat>;
+ vcc3-supply = <&vbat>;
+ vcc4-supply = <&vbat>;
+ vcc5-supply = <&vbat>;
+ vcc6-supply = <&vbat>;
+ vcc7-supply = <&vbat>;
+ vccio-supply = <&vbat>;
+
+ regulators {
+  vrtc_reg: regulator@0 {
+   regulator-always-on;
+  };
+
+  vio_reg: regulator@1 {
+   regulator-always-on;
+  };
+
+  vdd1_reg: regulator@2 {
+
+   regulator-name = "vdd_mpu";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1351500>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd2_reg: regulator@3 {
+
+   regulator-name = "vdd_core";
+   regulator-min-microvolt = <912500>;
+   regulator-max-microvolt = <1150000>;
+   regulator-boot-on;
+   regulator-always-on;
+  };
+
+  vdd3_reg: regulator@4 {
+   regulator-always-on;
+  };
+
+  vdig1_reg: regulator@5 {
+   regulator-always-on;
+  };
+
+  vdig2_reg: regulator@6 {
+   regulator-always-on;
+  };
+
+  vpll_reg: regulator@7 {
+   regulator-always-on;
+  };
+
+  vdac_reg: regulator@8 {
+   regulator-always-on;
+  };
+
+  vaux1_reg: regulator@9 {
+   regulator-always-on;
+  };
+
+  vaux2_reg: regulator@10 {
+   regulator-always-on;
+  };
+
+  vaux33_reg: regulator@11 {
+   regulator-always-on;
+  };
+
+  vmmc_reg: regulator@12 {
+   regulator-min-microvolt = <1800000>;
+   regulator-max-microvolt = <3300000>;
+   regulator-always-on;
+  };
+ };
+};
+
+&mac_sw {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&cpsw_default>;
+ pinctrl-1 = <&cpsw_sleep>;
+ status = "okay";
+};
+
+&davinci_mdio_sw {
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&davinci_mdio_default>;
+ pinctrl-1 = <&davinci_mdio_sleep>;
+
+ ethphy0: ethernet-phy@0 {
+  reg = <0>;
+ };
+
+ ethphy1: ethernet-phy@1 {
+  reg = <1>;
+ };
+};
+
+&cpsw_port1 {
+ phy-handle = <&ethphy0>;
+ phy-mode = "rgmii-id";
+ ti,dual-emac-pvid = <1>;
+};
+
+&cpsw_port2 {
+ phy-handle = <&ethphy1>;
+ phy-mode = "rgmii-id";
+ ti,dual-emac-pvid = <2>;
+};
+
+&mmc1 {
+ status = "okay";
+ vmmc-supply = <&vmmc_reg>;
+ bus-width = <4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc1_pins>;
+ cd-gpios = <&gpio0 6 1>;
+};
+
+&sham {
+ status = "okay";
+};
+
+&aes {
+ status = "okay";
+};
+
+&gpio0 {
+ ti,no-reset-on-init;
+};
+
+&mmc2 {
+ status = "okay";
+ vmmc-supply = <&wl12xx_vmmc>;
+ non-removable;
+ bus-width = <4>;
+ cap-power-off-card;
+ keep-power-in-suspend;
+ pinctrl-names = "default";
+ pinctrl-0 = <&mmc2_pins>;
+
+ #address-cells = <1>;
+ #size-cells = <0>;
+ wlcore: wlcore@2 {
+  compatible = "ti,wl1271";
+  reg = <2>;
+  interrupt-parent = <&gpio0>;
+  interrupts = <31 1>;
+  ref-clock-frequency = <38400000>;
+ };
+};
+
+&mcasp1 {
+ #sound-dai-cells = <0>;
+ pinctrl-names = "default", "sleep";
+ pinctrl-0 = <&mcasp1_pins>;
+ pinctrl-1 = <&mcasp1_pins_sleep>;
+
+ status = "okay";
+
+ op-mode = <0>;
+ tdm-slots = <2>;
+
+ serial-dir = <
+  0 0 1 2
+ >;
+ tx-num-evt = <32>;
+ rx-num-evt = <32>;
+};
+
+&tscadc {
+ status = "okay";
+ tsc {
+  ti,wires = <4>;
+  ti,x-plate-resistance = <200>;
+  ti,coordinate-readouts = <5>;
+  ti,wire-config = <0x00 0x11 0x22 0x33>;
+ };
+};
+
+&lcdc {
+ status = "okay";
+
+ blue-and-red-wiring = "crossed";
+
+ port {
+  lcdc_0: endpoint@0 {
+   remote-endpoint = <&panel_0>;
+  };
+ };
+};
+
+&rtc {
+ clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl ((0x14c) - 0x14c) 0>;
+ clock-names = "ext-clk", "int-clk";
+};
diff --git a/arch/arm/boot/dts/am335x-baltos-ir2110.dtb b/arch/arm/boot/dts/am335x-baltos-ir2110.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..bfaa26526564be18b0d249e7bbdaeefd05d81850
GIT binary patch
literal 87597
zcmd6Q4VYtBdEV9T?5@4uwRhJWN`gsb)&v79Mx&Y8A231K2HV)cfL%(66Rk$l%qW&d
zvZUFWB_tgh($JJNo8mSkp~-~OmNqGvgcfLMy9xONn#6JFCTVE9G$hSaD0TZJZJH-3
zec$hV-@WJFxzcDf(!zP3qx+q|@BjSVbMHNR>gfOb??L8GxgZG61(~})f$N=!#}SVq
zBHa2o^55a$*l$Kt`*Hm%gfDh0t>)?0YNy_<1ikv{a&vZeV?%1O&J^NJh-_!++Y;#)
zd+BEZKKuIBH$L$2J=wd<jb5vpt-mo_n3>6=03lOZX?1I>0`FtG+^CnkwJtM={~pAb
zPq!-V>H2D~)~U2sS8J7Cac-`XXPEBRmYcQJUa{bky>e%{*2^_p)wM>gxX2pyLZ#@4
z5#K8i?@qyYPTEKK^3!oth4OY>_X5{_L*SZ8<Lx{Jh?pa9uSR?*1>aDzo+r9)ty3>I
zR9w;D-N5-s3eFwnr9%7Qdvp|hbLsf*1Ao;a@TKaod}bR`>XA4bBjcoI;({B_-pDw`
zd1A&PPWsQ=M#WhX|EZK$owW_$_l}CM3bFIkF?`Ple?K7j;(cN6ERBiUYu&}-3}Dn_
zAP;QwLp!#Cj@bZ#ZC;4@#13t8?UhT#nb~daesrjI7zjuVf%IOF_!H7DKBmx06wAhx
z<QSknSnI9SI;*u_5j7j-i#3itL>=P(z!-6x#N?Y}*UzTl-l;DG2c>G)y>XDf_t7D6
zrT4oyLK(L!?KK&+RS%pe(&hzZW6W=_`D4`0%q(}Brz@>aueOmZpJRs8=V4qwq0`WO
zL9#{9#Q$mFVGeb}^i?JhEd3t<lQ&C$Sz$~6X}o<V6HLAPT2w!C3t-~a`k8M6d;n48
ztydehT(?*5xw$ISY_FA;kwQ5G+pxXJ71d=<h>!Cm=V`-#7vQ&e>4%`I)0)O5^X*<)
z6EJxrFBUVcc01QAFE*43;(ZQc&}!E@<z9VtIoEE%<-56yg<P+mQ}ILkROUfM<A*dv
zR^Xk_=fsU@d1OnS8^F`sm^l9Ve`t9}koUd8&ENA(aP!>9f}1~O^0Dp@qZ08SLnIA^
z%=_?TG~jEw!r6I}i1pWy&avu?uAn~KIy%RG?OJfG^GtC38=umAqr>&dS2PcoZFFM7
zcx}_==}(99WVJmm+vun?>GC}H*Tqsp%JUV<<LipEp9JJH5KpM9Q=jB=Vklivh9Y8!
zyO7WA4)=-IZwANz=at~ZKPMjJgZ73U;(P=5S+`hA*U5|i+aqY^@!cOc`QAh{zI$t(
z#a05l@gjEJhWpm@*Mbwj(++NZ?}F0w{3ph@!>uE&avsAy{UJ2<`R<P!eA7KczE|tL
zPAlg|TH4d_gtmOykA2$moZp{3`)k3iPu&}w{K<z<V0=*D7!#-t`4PRen`^~6E`$}a
z)<3~Yu`xG?n#^?gfG6`og%y8r^+99^=Ml}1S8I!F%Uv1zg<iK+F&r|kW9)7<%k5l!
zb*WQk2~c3H<dt}j63{xcIW5pK^6+u5F7@$AlpR8(vPn;9;`RWb;Jb-Hx87`HbY9dM
ziFAM~bv~jvEJw(E20w&J=i`mpQnOrNWr4QOa6J4D#7unIpv!aCbakIgAiQ<THRf{b
zkFB+nT)DbgRK0rd75swiy;mp}ug7qm!u6zF@k1V<&&<>1cF-sX^>Q9@2AK%T-$429
zQ2BrpEr=fR-lr7K0=}kjh)?7#AvZ(zOU>D$b5Z2DI^sj&+$=)onzK?YJdw&(p%oN^
z;Mpw5@`wClUe7$e)~q#yDt{y}Uv#hZn8`fcmu5c4`_TCfIB9OF-f6CvJGGb88cVEV
z@(aIrA}u}<F5;w$)EU(`@}@h7%GpR*CA+3faWUE}v{{Uggzomv3$;tVG9Kd<8Dz)w
zd_xv6qBB4yzJ!NJPH((Fr>}M|bt^e`)HzGBz||pETU)Uo(I)JhPj_k;0a|*X|8d-6
z|I$$8m3VGM{uitDE>|s8W+I5*;{3|M%QE$mkY~$F!=ro-$rq(`{z>}6gZYq~uUIbh
zN3>mLGt@zrsQ81J<(0;SO|rBL;UZu}ffoQH3VZ=DqQGsyhyrf{MilrmU_^np03!<g
zBw$2=uK-3A_$k1M0zU&7k#Gi=+Yx!CHlC+2wR#GXb@n5kLKHX)7*XInU_^n7fDr{=
z0E{T`1;B^`w*eyxya^al;LCs!1>ORTDDXAFhyp(Y7?E&*yeuMNcxZ43BCoXVorqE=
z_!{dASu&PscPdT2DWZmDFV2mvITj^n57zPeWfsX%`k~)W#?K4Dlc_XXmB-xO9O+Pl
zw=o~l(k}+gplNAaMjCA&E6o<po;g>lJSH`wI{(W{V>}3grTRv#niFbF8ZNAJH~loH
z2aam=Lc!mu%oZNo6aMc`;-|g^|HXQzSDHERy8Iq!WbXL0B#l!s8U?qBlHUuB)iX&N
z^!P}Qg5G}Yg~oSp6oJ!hLt8vQPD5`M_Cn)b|7tTq<C~2}4-Qpd4Urok!~4=l<rdi5
zk$=v4qN8fN(I{clp$7EDx$}ACGgw`phTk9AEXQV%>q;B;$1fvdE|N$*^mELeQ<o7R
zMO;DJ@RJwrZzOoxD5$hn&*$UoP+!-UIpJfY;BgV+7CwmEaF7<~tpu&+oQQr-M7O#=
zz2j&@de!>HdbQT+ON+R*{XXt{d{dMb`8PF<%f4@j%4FO)!A!(VWRK>&<7*DthBq?_
zzTTnuaoNTf`AqV4M)<0pL(xR}`d!6O7Lxi}WG1517dM{hzUTV#ME%BmCLD2{41@gk
zo$%Q#;%T5T|DZ1sj`Pr@+ZN|^^UmsyVl%eY_Nl(~0WBvBN!?Upd{wI*Vd{KeKVtis
zZdO}4ZsYlmPF@D-=n3ct1g46pr+kZFv+qYbA}^*RH_}+$QFKJy+CEiBTUt&Qk~%ud
zOho5D$`?BLpmFC`)YtiXsa)x`{E<NUkTHk2jW6DwdTWM#cOgx>CO7@4s(H#wz1wyM
z6KD47`Z^ki&E5lh-H-T)M}z!u&%)CU`7xvQ^`T+MNa8l#q>Yj9*K)F8HY5D%sGa!L
zNoFECondd+_5TX841a8_yqyKQmXtZeeEd6ey-V$wt4sSqzWy%gtd00yj~4YtdEz{o
z+JvoCzJ}EsaSzhl&uBSWFuhGdJ>=^cGZ7<QfiL*_T#1_u)h1Mj(hz@4Z^QaLX&8TL
zJ`Y~3TzIM>oz9bEMsZyiUY3j(uG<T9&6T$z17VUp(7y~nZA3p1eSim;X2-Stuy!Hd
z0e0E<xu{(1vTS@{?{68rAZhJKvIXbe0rdT`QRq`H(L=kl*6o(Ct0`<0=V$xR7e~n?
z`gU_|!=JK*uJvQ$<(Q$oa6NW_7=0V8AT6|;&9%}JCi3$$eaAbFW2BijPtw=92KHtD
zR;0aofb?(l_z~Ibs3Y`y^=7RzBP`4p+$>;x`g6b_xo=Y*xDJ=~GOi3<_j4WpY(!rd
zcSdR9<;6%xyc8TS`O$cxoYV(tC;9PtNcM^O7!R|`Lj}1Z?=hboq>o{F@YWQfhwqH>
zFz0yC7k74RlVN%A#!}&doiMV+yz($vTX_B<JTziFoKYSoYYY0Y>6l|AW2A?(>JM|s
zjp_~CKZdnMa^6}s9`N2rtG6sX%$@D8hhfGEe{SbE;q?Q#Z+x34A9c_&9=v<SIZo)d
zc=hW0`WSZ3@W-vRxtuoe?eg`;PrX*FakoXZQWL{iJ)e(ZbV8ikc3;Za8GIos7yoP<
z59`&Qj-0cuhlF^B9xK@YI9_p_^v6!+N9GRVHrZ&C#}UOh8*`;juX0`H&ZHeW5f3Zf
zkb{U%-v;CI1#eChJ9I-HW_=byU5&zn?+a=EnB<`s@-VlwJ|;cvmWQ>7hlZ~R^O@_R
zhZh(Re6WS3Ek+1i>hH-OCxF-b<}miSXna)K-SyH;VIC`N&n$*3)<1{!Pw!r5Um7pT
zK5|ctmrA?WEp?W9C8(!3U*LieA<afdS+K(zle~Dkk#Qo6Jj2Iv;$B1<CzjjwR=!kS
zq+zgd<?ZYIYz3uJecwk0(YLwG)^+{Hth+qi<YgVvjaikd*aIBMpzYNgmItnzIA)R;
z>cLyXh#rWSdO+BAFVA^i_-HmOv;-@e&V2gA`h-V&D4*Cc`pZijn7UvP#BL4S;&h79
zY{EI5`k+7f{G`lf2Tr4o$xFL%v)=iL@M9f!ATP(!hW?2@K5&nkxRsXJ#iK2IXr$}&
zatUeS#f>4YwO*<1o)w&py}N{UQmp?D<F8y}(x$9S9eL|L@^%PWF<$siiSPpRfDzfl
zppA?Z<J<R{Vf8}X+FsThge}eWSz=ALjkj-1^0otC!>oab(|DlYkf^3p^}}ro>PK~i
z=a*Hy%}`(EoXntYWuE>nq@^CV&T`>XS67F9nZ6{iLZFaIwxteW7X~hi4PWYWQJa&2
z%YWy=Zzp_kZJTM#HM+QSf2`8$G>UH7MtV1q2>8$vri3QfUgU#U`fmgAPQ;%<1ij!2
zB7Nygh)8Fc2i`MzT*-jxfqp_ASek<7G%wSbjaZtgAlKFF$5R&N<cV}igS4ox6;1z{
zUX4~7ZH|#*lg4bQje-uyY}b!AWhd=B5Gm^ui0n_FKqN1pLnJSMq1Qn?ybg674|6M?
z0&Hp&UG?LGG{8qDi|bB$=EG;_f86KEVV@@yxkkG(43b%C1%HfsJJEUwb%YkzA33-F
z2&vIf2*c1~y=QA((3J6xcuk-5pSux-R-;m_ghXaUq+w_f|4#C}(rBP#<Yd1xA~aV)
zA;J)}GStgXw78a_JR%dfi#b^6=MJPne;Y7X5Iu(i)6uYFMY5fY72iW-`X*s0@euZ7
zUts@WAp8-;I}ph~2&LMQ&u*O^XLIG&YDmuQ2o9y+@FloGbpCos$GssLBev*-8^V^s
zlTMa_GHog?kqeJZX-d4ffLtff4z@gqYNOaP*-mWvb|MoVbl7)n4CA+CSH`nJdi@)y
zLphxd=W@6wr?}xqH*C9uyc}XikvG{+<o#YEgYOC-agm3XnVn*g%%@Qv%8a#aj`K*f
zh_B*MfG~v2+@2jp=43mO`5i=Ne2geFl{rXeu8TsMq2EevX|0RLdCeleWI`Fk5OVW1
zkx}GMwiCI(kH|b;e9_6v4)Z5!>^wgGP1FhHZg-kRd<w^Q#D6;htefz<Fy5PM;<fW`
z&&KE|gOyx;>KNlAyMwQTeM_2Q`se)iT14qnq>1n4klYK+qiDV(&F}YVF725nm-9Q)
ze5X$nU+Vh4G@^caD-xrdSeK{j`z^{xXzTbp!Tf{=H6lCG&b(E#Jao)$?-r{)hn<T_
z;280V-Q)DR+sh*H0s7Gd=q~_kKl-@!i|9Ygqc87q7kq9Uk6d5D*W0X$@w83ExITW;
zT}2Muo4NP8MUnVXL#f{O(I4$z4DI)Ez0E-5Qb(+3b>FA?Op`YE1h}>kU3oC~30Q{%
z%AexdV<0<2NFXS#VeLiPD3-O8G3jq1o#CF7_kOM2gSz`X7P6IVcLkz+2yhmW;f;vo
zIjh$>Tsa>x&4J@P5G_sO_aRajSwzZ4on;WSh`i@-AX+)sm=7RYIqgVVR?ht->c!H$
z$9fH-)#ttY8@x2{n^}kTsXK&yKaU^P<G#-@L(>F*$1D4iS4JM-D-1Dxeh?WK5DoWV
zDh&BW*WZpb@iQjgv*s7-$aQUZ;jfn$&<6M~Kcd$+yQ}apE`OyR%|AZ^m_c>se9}u(
zztq2#zt~FykKOZMMz-iK6Z`VpwWHnGL*=uULT;_x38$%9mtuvGM&>K~K1a6^nuBa}
zzt%YbKEBv`tjs+u2J(tNxSs>@?TGX%2EyDIV_+RDSoc4xw-IzUB+KaS&sJ+o<+Vo7
z>cJlSUxLK*5LFLi{~tiQkNx=(8k<Y~UD*Fgwt>t~QklG7c2~hOg#GuAGG6)q@G&xg
zVD^?V%1aOF50rx<;QO)gND9Hpg#dlQjYTMA8o}tL;kWWZzVK?rF<>4PoBeIn>ti#X
z3P4iA%Ql;(d@Do&F>XA?Ht><Bn8sDwlMnf3$R=scN1eX&h;N5apgx1?WjA(!?_0kl
zZ)A({nqDzhbt~nnofP6|*#4>X(epW10}U9+!yw%gIqUS(z26t-QICOr@w`B;Eo9&S
ztfl%=D~~rXms&F{QrX3B??Re<TR!?iG^Pl@%+RqI!V%W?`_BQkF)YzeYld}&)(<M4
zK7Jx!w;BFn{KV;w97O&BKiSncWsyyZ$09j&cr#tx3gt<`$zpu*-T+0(Pim4j&00J9
zZ(1KD71O89$xOp;=4(We<&V}AUH%=UGwu2+9({#3<t*poJU~9Tf^%JbuCE{RvrK)B
zmwmLI;@eNUl-Sa|C(L?jKIh^-i<S$0mMi@d9y=9Epy{v2G0*OQ0(DrA>LdO;Joruz
zKJCGq9{i37&U`^(8;7A!;o~mki?y6CO6!f8!p24^T#S)t_5tvc`D4KBQ%M}(mcY?#
zchAh9pUEd>Qar&1>Qkm9o<af-M&X$x4)~k!@@CYf4#0cn(Fl&|*z{(4<^=CEMcE8r
z8!+o5WMqPMa17t`kSDs5=g8h<jC|sPj)gbKDR#>M*Ga$(gzs>mz~r5Q`Lsb+;i3oM
zt1vD>kv|BeZ~27pXC?yShXiu)f(Jk1!PFZA>r-!8g)ew;)q__&xZ%ORFTV=;#D_CQ
z@O-`7sMV;=be+KFqLVDj2~#HqQzr(SPFSbt<(usE9WOuB3G=CwEFxj*#9->gVCuwR
z>cn8v3EN)q@=YhqH=PhRoe=hQ!g*hGQY~M^Xi_gVtMyiCyU&>ak!SNi@_Y=D!N++Y
z(%W&y_3h)!qCWVNeRhRo_()Umt(I4-OO0}OMS5GQtBjELN1RUs3i*?@gjSI;(cmLq
z9rADa>;ndazYxC7gWDe5Q<yq^8{!R!43`lNe!_#_<H7IsU|)A{LcYkV;~X~WIwgGW
z?2ozdMd`mrgSsP+41}||GLSDH_oGP1aATbD2QJpVptv^y--(Ejc?W(B-T<6ML~!T1
zI5@bbSJM0fViu9`AA9hZJlN;!CCK;r!aU=%B{INflsUKyk-Q{jJEu4V4<>AUs<*mS
zbk-y--dhJ;OSV>bn#*rsRpoEsTn?W6x!Z3ia~AH8Fn6w8$}KnR^&DQ5AYugK<~u0f
zJ>9litV4uYA0J%6bqY~=+W!H-lvC3}i~9m1`-tD;{t(({pdY@{A)ip<;T5t%8vlz4
z1k$v7khJ&6kD>g_h^G+Yr}F*hH{+_j$~yyGTWMPM4T@1(WWhSv$%55o32RoqCW$O-
z6MKJxdnChrYebyJ0~f~`FHN8F(!#@K<cU73IOa@V)I<h?;<zq6aD5;0ATMhQ3)hv0
zml_YvO1ayP6mdQE@WU}4B1K$J9{#TJ&~0MW?9`STwT(y{*VixJox)3`mFvq3$7J!*
z?n?QqrH{X7Jd|tQuNDt~-+1V(%FFIZUe|v5BSycr(rK?Z^Q9i&n8ewqwVC{xGjn7o
zl^?sGAM}0B3!=6%etWoNeyT?0GIo9o(&7`2mzhcO;*Hy>yu2dLOJS0{P-Y#IQh6yV
zFRUl}!D0lbc{Pe>+-pN@D|@ZB*SnF!*AqFp#doLFq5=Zzah~PcAnV|R_v3171e9f-
z#)_iEmce@Yu^LX4La_0&3HXhO!h@clRI0ZtI5X2;qmsIur@b|byw!s35Y%LW!>4PM
zTRGP=8jTMEeqEH_|8s!v)HK@c{{-L{BECrTz`OVk*T}+GwOP(}@b+S@Q(V&17Kr=V
zh#^lKxf-igI<0PZvD{%1>nKmRa1JkO9`Nt~q{7PM{@*}4>y`gL;M=3L@N))fXDgm_
z(*HfdAJuxSEA`{g|7N-Ag(BhaHUj$m(LH~|35)oW&GM`sWxXor=FqnLkHM~TJt<d*
z3;oyICry0@x1aJdV!fKWcM9F?dmqZJFQH!eeB+k@GpNo+e7?c6f84Di@gVH8XF-7X
z|5yGXnh*RK;EZU*E#O&3nLWEpX>O(|w?!;ho3j?sMEK~3_h_0Iu49#!$jIk0mQL&u
zPf;IU`4snfy>+Dc$B!egpUv%|v+<X-FL3Sgne%@76m^^GbN0}g^sO)R7HIG@-~9{3
z2Y*{2VqSOYZ{c$uv`_Un)puW?`z#qi=wp{5@5w|C(M<;5I_a&T;I#V}K0}$!q0o_&
zGS82st@0q}8*=~9(i}tIi`dWh_Q0L>iE{$BZv(6Fm^R+n1Jnu9zdVS3%^UCR`DN&P
zbJ(%wsf)f+fQ-CSAdGp}XcPF}wGFwtGWM5Ip9!4?9t&#2QOB}tz$1Fk;3YNRubx8!
zHg^~J3L8_^^10c(Bv@?rz}(Fscr;IZ>_KEcgs42q81oO1?&D{2E)<GGyuM0_WA9@O
zhf^6+LmtH6;^$iGVW;H8@nUlvpNDPW4ZFD<UZ79xypX><;??`v3f<&>=_<TZFH^X>
zq33>?_L(NyaD2y@mOSIKUM}FQ%UPlebvSUm0BN^}BRr5S;{AH%>fnAvVJ8n5kuWz+
z8G|CO8VMu#cKZpW@jT!C=>VG|u>2+hyFYhy-#d+0ws*tI4c--usoval>2&9oOk7G(
zZ`7aZa1$^i+g;WOICH^8=4aY265f|}QQ$maM1hNd5d~fVj41FHU_^nR1dK>{|E7yn
z?*1(onV%`TDDVPcM5%uTbr7ZgHNc3>r#OrPGmR*47BHf~dBBJQ7Xc#*yZ{(c;0u5e
z1#SaI6nGObqQI8{BMN*4FrvUu0Y)T@w<si%&jT8ne-QbM0yB+B*i4r}61`L+^A7`N
zWIjDbyaoC697fjRddk*RQ(NExk@-_kx=8rQri%h!28<~16~KrBKLr?3;4Q$20zU~D
z5%8<=%b4QpiFbB52C$-VN$JKv76qHYdW@*|Atvba-vxvLYH2d`>7)JW^Kd(qPf&jL
z&A#*tJcrQe55L~qmt8=ksbF9B5xu@yu1=02?k|Evs85|AgIS)ym4V(%8!?~J?kRGB
z=MWi~&mNpucMlw|fk*e;_hr!(B$06)-<f&<^vE}Q`@namWd1|F+Yx2`qwO#f?CPDV
zmuNf4J#{DGX++wV`c=J76*QmE6#V?VG@paNpU>`0JYVnS!w$06_(|l^ZYljs4xvPm
z(A|Z971h6r>R-i4``0-#iLgiiDgwoI_pjF|-<T0n?+szg@Vz{~zsW!!<GZp9lsV1E
z%)VPF?`L2BrwNL8YhR+oc)M?l%Hs91TpgYv#*aO{bI0*SjD+hR?Y(8FuGc$v_bJb5
zV+rQ3zVA`eNGfaQE5X5U*!0r8Fa0UR3|?+27OH^4y4)|6?>5;Mq3^rC9Fw`~;Bzw8
z1ut@M!ZFRpkwN@%JYqYJ`CJ3odp1le-?I4PGTqXT0`}7@iF7ZK-b|$5l}NuQk$!(7
z{b8g{7V8`DV_v7Wyw)h=&_dZ-GX7HMBvkk6yE{RZM|90{reWWyU%bfMK^K^ZF!ek5
z(fTs>{zIf?+zojs(gapVaC$rgr+X8<A3n;Qz(>=>@Ufij9go$j5Y#-_c<PH6tJRYC
zzY5UR)Sm}OzeIZ|?*~o<ClCIKritoB5xh-C&`I(ncWa7EWF+kKBur}_#zn^y&(uX8
zgSJiK>-f8@ub|pMzWxy^By=_B;TFCidyFq(T=Q_*ChI>&W&)?YzUj+KeK3tN8}_W$
zm(>8wL)eD%pCB`V^9(EcIDspUQx(_`=LfdqJe$O6Ydr7^K5?iqD<Jg4`A<=n;8Uh$
zpHKLgw0AhG<q8oZ^uzhjP?o^SN90nUw&C~&|B$rPXL)U72YvoD>L+l{&}SHYUJq+J
z#Jht|e+KoFc>TU*{BoQn9q1Q&1;4Y-tNQ8SpQqsU`-kD>*h?Hvw|JulFaz^Y2Yux^
z>%}OIK3sUqmZovp=67_6q&&X=8{MOdgEW5e;^HEbMpMQ(?#C04#Z0+Zm@CeU%E=q~
z4$8e|t#P`5KT8qOl;;Cn&zjE|y#?eME?yJ&g!0!-$QB-kU$c@T^|U{8Os^;9>hKJ+
zrXdEEC-t5P{HN}Jb3H>^3@Z1C_eUZF*~k4+_;+rCQ{ElMyzIUqXjV|nY9T#;o~NE)
zETyiT`e#2wV3D<v^}#En^nq6araj07j2o_5g(2kKj(8lAf$#}|9DJ+7Y>WE5U&`Yn
zlYG!aZ|=Ar%`)`$)HN~~6JPrf>X>gN{lYdYh-ZZT=}k1Fe{50-jK)ve{xp0#)d%S7
zUq<9agLS<G;vv4>+!Ld%-V^WNMAK|+&juM8d3PsTpIAT8y;&*EmDlj%Cn_V52ii&P
z?C=Fe<hU~UK;~(#3999upU1wvfcOTjhq3a&!-?;M`q>OJgg!zaquuBi9M8><fN$Hq
zv)TGdt;f1aTl3#9ku7qKVCySv3tL|qm#rTnLWDiq`U+6MHbv~uA*y}$ZtDma`5R>G
zH=_JuMAjSC)|^+()|?B6vGs?wUW%<_&qFwl*&d|(zoJ3U*=b$cc}jer*IkbJ;r#^q
zPHKOro~+MvoWGw05k~O?;L$!We1oLJgUi5Y>pzPM$!F`**q&Q$sE!mL`(nTG{$8y^
z4mgf+aoa~0d6w>#r#?&nIkcxu)9mW+ZSK;pS)im{vy_w9N!xWV{oAuE`4-cR%U+z5
z)jl#megx@$`u6wIcd73p&{EGu)pv2y`d%PGgg(BPdhedm`kuav$QrA@A5|K-9H=Oa
zz9PE+7fAQhz5g6xm%6_IwAB3t)%}G@>z+Quut(ir0E)5d{@ax&T(;@{Um~-g?)`P)
zE_J^NwAB5k>V9+5y8jpnBJ5H3n?NyE-G7Jjgv&PFe-xShbnov!?^5?$Kug_ksqVKX
zt$WUW413i57Ep{;_a)^Cmu<SIzx30+zecwEgYbQwzUPBXT>(n!{fg@S7j~<6+gC#S
zzH26onX!9i+$+d>gKMZB89*?Y_mQ*-*OhV)HS+l&BAc_#F3tlff>+*mW)UrL4V6XY
z^(}~8FJ%!i_edlWrs?y1ro(c|fY5i3o@L(t@xCuH1Ci~#HJk9SJ}UR<i&_UXWFF$4
z6x%T-?wjQQ;E)~Sw6(P5^}ClN|CA-8ZJFjCf~BK57rRqV^fdbNUvaEJ{)hL;gZush
z^{0Y^x_5IhvrC^0pGSeuRG)-AF@K~Tx&EaOQdS1l`L6EcBfa2m%Ekq3-MKq=htu|M
z<eY(Ax4KfPv#!v?<v?5EEV8)2at4w8#RAiO?rVX3_Pej<{d^ITb<%ta*4y?B9P%Id
ze$?lFp|<P$9P6Ccf!tFs2TWh2eC8*>B|iFb<n{4UdG8FxLTh**p)|DB4Kn!hx?3Ni
zY>cD$h@<Y>(_eP8*Aw{&u~1X^tu<n27u?KDyPqrMP|A$Z9(F&MwLI#Xwk9u>sgGU7
z7H>v*A6szx&ZF4u9^QLf-rmOxj_OY4l<}(Kuidu!Lf`X8j%<>@so=;a2TRidc}?5P
zL%E!5Wj@-^{>Tr<gx@6r1nQRfN3*x^DdTwthZQ##TO0nkz`jnK>z=Nwz&r%frMFyV
z!kN!_5xc(@nabONcLO%r!0Q3N4`MoD`ol;Qm(~}bcp=;9cO(F%43`6+R2aHAptM;m
zf$f?9c}?@eJRk3ikTzdSv$wxq+-C2-YnCHhKuddXIeQ=3?OJh9^TTIJ96{wA)fcva
z!ubL=?^pS0iaG=Fax9B{VP)N_Fq`F`F9;6h<-nIv=Gk6s`>&8^Hb|@wD*l?0ILE&}
zIC2G8g~yNwd!JTLk;#*)$i%(F5#FiItU%<?1UFp4EQv^3H#`LxQQ&KU5e0q*Fe2d_
zuV5BM6c}~C9+B|j3;2QyQQ$UUM1eN}BMN*OFrvU)fDr|L5-_5`R{$dl{1jkBfv*8Z
z6!;myh=eIU-#(}HIP!4y#eC}THpCzc_!?kD!bfqDop8d4&qb8{O~8n3d-O73M4^St
zHy{d(vTr~XI13n2;5=YNfs23<1zrG*NEjT(zl%CIc^{%}9qp7c<edMV!eo5-hHC@p
zpZDb-ehj1ku^-=fg-Yf1vRqwX!2IvcUFqM1jdI^b&-yYV*SUll_BM`*9L_JU(>Z6n
zzar0^-@jO`cgu@7T!Vrjs4Oz>{XEj)m=pKe*g9u;n{n;JdFQa+mmJ>peF^zvgzk5J
zU-E1cM^G6@oOeV9XRqt@O!>Pbp8GyievwG#o)_{yli_y6(*ik|KFdJ)A;8Gbls|#?
z{rtjzMlqSO<Z#xp?|4XzrDcE5enRw%gXsJF*1PBz7Z!jN{o=wSdgVQatvQDn%lPh$
z*)_FaXrBqkuDej5VUK;`0#ImQsCDY)hAqbhugtE|J=oaJ?4(bV@14f4e~mi*{B+=b
zQr~s+;Z3#ErrK$9(sn9B28KP_X%i@}yPY`R3}dH%gL?h!G}`^m;Vre(mfC4+(sqIf
z6831PEg-q>c6tej4r8Z(i+cU+G};>O@D-rsxOas@<9glq&Ns*a0)3V6`1a04HfPIS
z?49SK;tzq3EF#165Xn<kudl_G^8(YHU(O+NMMC=_jD4>>3#97PvL>7+5sk^Y*T0Y0
z#oTud=xF<E>I0wWz5BT5KH!V(S3esxY#skLGJrrIAUsANxCV5)_JM_j58MqTd`ghj
z>mshS0n?oKA4IhDQNTZlm_f`UV(k!A5xEwcl#hIihx;!ThQ7sLUXC<*V@&u9&$ouV
zJH95fR=bH*Ng|DYZ0}~9zozV!lE<sqPsrkG{z*Ayj}&>-FO6+}^-jPH=Mh=P_OkEU
ziq0S=p4$+~rS`Kv&xwv)L6s~b&h9L)+Cs}{dVAf~63SW6XkKMP+Zqk>Xnc_ee?RsJ
z-0jbihi4)O@5Plt+sR((oThhLe_cVnKDOsM*`e)+*ZomZ0Qoh3`sw~%sKfA5MAO6Q
zx@WH%ukMYnopkT{h3MX%Dea{DUjW1XbU)hK_vqjF3*ejzj=r5f&g(A6={@Zke*!ca
z%zu4<r4EPdLq|7JmF#118ts`P=8f<jUFw(Nc0}^U!0VuAiR9D#QTwIv!@NGvoa9;J
z%d{QQ!}g|!gMS6E^#_(2FBoh3K6AV)YM-h%6dQgS!+#O!%zA@g8x;#IL?FMi6N39Y
zoI`zXmM=CUFrWNTHtNUH9Emv>Fb&?smpOO&{@q0SlZfWGb`8&u;O2rGHUtlG?smVM
zI758$WrPevBjbZS+{4oMPz4w5iI~@GkOhn=euoMo0LzMi5hZ^CFrvWM03!<g3}8gU
znN2($Mr6Cp6~Ks+j|-m~lTHS422t`C03!-~0WhM#ZNP{E=K&)MTm+0rm|7A`6Gki`
zN`4kFqQH5;hyoV@BMQ6#7?ChIitiidnMWTOX3Qr7?IYq-^egjqj(=&-Ceh{~=O+gG
z79}A)MwAV;H}YQ8Wndf98*Qv12Gv0grxA9$Hf0+x@~lX|KadJ+K$=`9nB3HX@iAzO
z>o*@@E?3_KBIQT%N#Fh@WM*oWa=VC!Nm9kp;~ufMreF<A;wT$QN^Qk;@NT3CGb;a7
zf3S(Db!1)i0xzA=tBeWXq~#bx4?IjV$`o<*lMyx&S$-LHXzxs=wYJJb^JdOTYqq@w
z(FB;s`v8yE+RTaZyNNVo8owOt{**6+$=?YhfuQw-@7HU3Cmw$V^@K-QyomA4@H~$|
zv{&X%jkFAET#mG4rI2o#&WSpdfp*|JkLz>OyT~EuVg`Dmu*0_#-@ghRL~b$BuWj2`
zbh3-Sodrtvu`D95(w@9bs&79*f(T~ggb$|9hje7t_xe&6$zzD<J72qf``3iOubsZl
zy#wko?AtPJMK&MwEb3EeN8kHu^zAn*-#hh@PaBWdv2VWuH22!KKcjs2>D%^5MQpc=
zzFh=b_UYpF>f2i+h_J`LT?C4+`M&+{z~tA`ylrdyuy5;)0&THVzxj34`D*p;Zw2jP
zc>E3H@jCYHB53ZlZ~vz9-KTHcmhEo)_BEho-@f*UyM{VUo3}A<rmo46pSm7LzN}kb
zNg^8d*r%@njqB6=uXSCC6X$W_*L4?`S-m>TnTNn~Z!IqEl@D3--Jx}M^6#fmuaExa
z4K5U?>p$f=B$>DxWWMPdu2Z;vL9USxr|BPdioLH1nPPgUOs4Z3V9s|8D(i^%KeGJK
z5>E!_!Q0IbamsEQbnf2ML?J67u*}nU*7Cr==)0wLnC4!=Zz1;6>*UWJ&g4N}d_u;q
z_<in-f9^14qL1<Rfgt4^;4=f)pxA%X`#C!sl00NC0A*iZ{QbUh@&cbRUN%9$h$!|*
zxi_G$Li>(O7ZH70ps)O~GXW<f|Gw-X`nG^F|DJ&SMV~&k!I+7kPkWZnXzeDSygUcd
z8~boR?b3SMej0o(xO(3e*1jRQ?+R7OEBy^!(b*OEmHs)j%nrwoLHib=4T)cdjIf>b
z@uz_&+^-Waa^<7!{Xyo;XA!yH)!<}t!wzA}WO7{r%*gap8VO(1Ncb6zfXTcFKv*N&
zX0}`u_({Nsg!dI)6nFtJqQDmbBMRIGj7XRkV-%QaM1eN}BMN*OFrvU)fDr|L5-_5`
z*8n35{0v}3fv*5YBuul4X$fC&QS#e>5d|&+Mih7fFe2f7n=T4`889N@{aF_U&I3ji
z_$k1Mgr_tLjQUfE0_OoE63!G|6nFtJB4I%BG1y*75Uow7--rH@HtxmNRuiIs&19GU
z9+yA1wwMfk^LJQzyZ*oGXVLoa4oyh@tpWOvofSG6`umE5==<*?PKf@6LG&lT?%-JC
z`hJT4#m>E&jQlnpr~3b_ZHltigy?4n$v=7h+q{!5|K$7M{;fgs+XOH{{a+bG-zI<w
z(!Vx<K9`+&luvN}vo%7h{pTj{|F%9zr$701_f&C^{wF{Fa%~oke;fm49E`8~<y#GZ
z-Tz$FORW3L-ClC#@BBvA{;y#J3}LU4VT@O<x5W7L?LDvkiC>lyjwTSx+W)tiZQr_y
zC%f_y*Z#pffNr?8KgDAVHgVO+3~GasTIRQ4jLgsC!pKqnPL0gZ17>9YIgJi+Vy)_Z
z$>(G=8-?dj4EVnou~BgB1PH(=$4-zMuQU)NZFDnakM@RAzlTCCR~PML`*k{gZQC;f
z?$|q(wuf{#@SGHE4j*|K?KvA%C^i7|wcbjtvs$x1F(OZV_r?5pej~?!v}RJSEK<H@
zFYz9v@6|l)y*Pd<?Oqo!1M7m%gRjMv`m^+-PK9B5#ThzG_fR+M)!zh6@38jY517Hy
zPi#suOurvV+M4B*R-gNm1=>@3g|;2IFNC(TM|LL~y%6z5h%ZKD+wdM6Fv2E(6lZ1)
z@Ig%<0FE!V9xGpB1q9ZC-$d^bMSovy?f1U~bzY@)sXw0S^lC57cg87%(c``y?!nQ)
zanvH;Imjb{z;g3>8ZgIlTGRheZmH?&?$y_fCVBo;aLe6AWRM3c9yXvULfwz5m-`f_
z>E-??E#uq2ClT}O9R94(9d&KG5??r^ZE!iry%6$<aPSZCLm0RP*Mop%?2qAd%GG*;
zFKG)7y=*6KyN&WiyyE5C1io?bPf%`wxS)Ho6+D1Qe1;QxI&`3e|9NI1g3>(%9}4S$
z-$S<}O}ak+^m~s7tlg1;z&bneAnmj+`ZjowKbx*si2%XpgLN%UKBzaJkKaL>bsR72
z^<HJAsH{l6=c6n!=H$9k&4wOJvZBMSKE-5_KctuFlVLve6OLEP*RIA+`h(x6p^wyW
zJmKJd$BVDyyEmPUQg5YG>#pFmSsXeWH0y5jTKOj(_T}G2^nAG0(Gk^nPuu%LlOWSZ
z)f9g>UxLjKon{^H9f6(vfNib4@%MYk6I%+s0!f>_r9ZHYyoU5#70Vmw`+_&ZC;Ipg
zNHbr`_Bh6k>I)!mGVVCGnVx>%c-}rIia*|~IMK(0KlSREtRin>|B3gXe&1m~U@sZR
zbC9V2*m_KL9_N9#AlHG1ECdtjoZaI*cyF0HyTsn1Xm{4SU0*A%4*Dnjvv2_yjPZpF
z^aV!xD*JS_mO}=D_BVOXN1Zbb9mUphw2|h=)^c9H*!m&Vv!HlmV-O@g#BRd1lJz&{
zo$qve@^`z)w{~g$-`YerB*#vFY}aqhGGF~1>cspme!sIQ8;|OE#OJ@u=>CTf2RB3M
ziNBu{o<;8uo}{~Hf(K9Dk1N$KWf&tePdCZ|UWJsfD;Xb@74aq;YC9P({v*=kyvMl!
zbhyVM-^M#dvX}+T$aGO7<y+7wvI1scoxDcEG?2yQUOVfFT&&=G^A7eLxTd|s$wG__
z<iU?wq#2pluivp~?0iLjEBXoPn@_suZk@GuFQ@-*-KcenbLafQh<dq&%was#cYxu=
z73K)PxNJMy&iV~?eD(e;ex2;TKd}z^NZen}@xM@QBxL>A7$gtkeXB(}yZQhsBhWF7
zj*LB;hAw2xcpa|qL1fT+u`z?~hZ+ln9;JW`_+x8Zd=V$tk>rwpcs-lzwJQ~7c)Uu=
zwPk&dBTq}^l2sMnXul7loV*`JBwp5kfxL4}<fsp81g>op|JvD6xKaVkA_lgBT=E~<
zMKAqHz_bC&F*_Z46|S#G<f3^2k#p!95E)np_B=%WafHCy%kawha68hWU&ZH@x$`o?
z=26478OEk`)~gR}vPm$7E7N9M(O0K-F|Y|5Wh!Ir{Snj;=N08YoKH+{-!DjuL2-@f
z7n{I9Zg=(z`;#H%P1bqVR(TNnw}Fdk^h3OBE_Uyw*jMa8`}MVh>s+X@TRU8qHd7B=
zzAkp)TAg8Ub|BB=wZr4e(=c{eK;6D}a66r-v0FQANt>w$wyujExPD>Sn;o`*VZ3(e
zC{M%Kf#X*{JDfciK6(}zw~b3F@3nCifAzk%yK_tLdwYhGP2tKh(Z(l?)84u_bq{mo
zZw%)^XDoKP@9n_k3^VFChLBgrC)*d4`JPx6Fa3sN^`Q6V{}bx;wU0a*$`fC@eNw)C
zrai9SS7Z~|rMRnpLVg)BCxr6`XKC`seBch}4?kbq$ohizvA}%##7KL}PKHh5Qam!g
z|7WB#Yu!b+4Hs@dNu3j{tm`!FGixnoIvi@BTahIDA>OC4rRSv&Eg|v7sC@qiScpJA
zuqN2H_ewu#qU>Qr>Wcgod2<7pf$h*&g|{ZTatlf3NSWBoEi0%lCW%JMZUVZe@sC)#
zKxMY%o9|I(;zvC2u>NzF@_DGU(!%2+7np}Ohu(@Sg}3y(0F$7le;hE^1eX43RR0q%
z4bc8ah365<H@1&3Qv+d9F0O<{5QT}8f%z1afiQF`fiUjfLRdC0kzzh=$3Pf;N&?}-
z9t>ScU_NDFAk4KR17WTq83;3wSHip+EH>19@@)C!*<kW)FnKnZJR3}&4JOY9lV^j;
zv%%!qVDfA*c_vI=-hs=r_`gz}jRN8<;vC{U;u*xVi02T`BjSTm{K&shvFZ%#&am>#
zy!<;=4;XsD&;y1ZF!X?-2Mj%6=m7)%!AkzdYK9Q20t0?n85oqGLH*$x>R5kp{S`+^
zupt6v8M43f^+$?tKAG7~e}&DYZ~j%ZH(vO?q0h$<eUrCDG(V?5acT0uQ{Uu3!+MCZ
zz6nH!I<4L^icF@l^h?SJTCsj9vLT;7&VJ57__#n07CUG@d1hdplL9%I_d5*Cmvw@|
z@@!9GDu;n}zFr^)%hOlQmv>nercxPLU!Ex`OrFj6$+N-a*<kW)unp+MbJEKv&sK*#
z8%&-JCeH?wXM@SJ!RCO(Po6EGJQJpkzt;Mt`Tgg?oA^C$oBUl4|D6x<1)Dd|<N0j6
zJ~xAQ43sU4coh+W=E&-mU5M$TMyY!WDtUUju~xGg3tK8dx3W^Jt`T~Ct+rNcE_cu*
z^nF=Fkq6Skcyi!jY0nyAo&BE#OgUJG{pVx2a=*~hzv4_`Y3cK{7u$&Z-A=h#oXh*0
zylgA;N3&UP<yZk32+Zf$eN{F!XknL!@!7qXkjMu=p<gIJv9n>!7XJnHGVLbJP^}3$
z-83<Jva_RHSe~bM;R`4ZeOCD~yqt4HM&QQZ+?5^f_%mCXKVf5&(!)<1GKTo+Gb)GZ
zk!?dg)|&ODBL3|%+NP4aHioiT);IG7qLebx<wHm~RZ1S`jgPak)QaeR5b0XfE(5#D
zehhJtCtm(5e-KUnKL9N9FSl`6i2N0VZJ|j$<4yjDppauNv~W0tk1!{sap;e<TzFrQ
z>RJ98UGiDgH2fkwYh;d<5LgemIalMMoD16a(Emk}Hq-PCs3-huT6~G}So+0)sXC?+
zw(U1sU6%bkeze`b&oD#Nlr#Cx0A!2a8Hn1+y8>_0G#n#(7l+CaPYG#=fBZFMXI9Ir
z)nfj19xwxWkhK<kj@y=n94knXlyR-2zAc%srSUB%L=z`*kUn*7L0!mj+`zG%buFmu
zH)N4vJ_Ffrm|m=`oYP9I1O4Cdigv4EC+aef_1@6yVC-_ia4jNf`Ujsk^b+OYmq@=G
z>C=eT{vRdMA4U40S56;)o|pbTz<&ELA<ba;{v7a~QTj$(4{Q02)X5pI{F?z6z4Scb
zH+tz;C(@=*!?%iZ21~!wCByVjBJK0@;duE@W8;mVLj5-*(pMQ1d*bu6-dk7XLDmo)
z%kZ6+{8!>^uDgQ4TeDEZ@%n6BuReTCTxJSax-PFLdDS}b(Vg}xL{8F$&!*o00$1w$
zRj)&vw;?j9?nb*8epou4{3ssjcV7VB3?=vG5y&I=neLlCQ44c~KKq0AIjY%slK#c1
zPh||pvO8D_f%%9W%fdAJ%C_+YdJw+;5ViW+(hbico@WvAZP{<n>EVT76IG{heTQD@
zhoC9^?Z%E!WU3uiw|#Bd1}z4yH=->Uh+>;9{|K3xaxFZ3hBV~9Rmab{917VIfn}a8
zgDuUY{yzwKS<~?U(3S_0$8b9$Y$t(ukiYGJY6sbtb8kP}%AX+VofUC!vu(fqsy7Ay
zj|@%WO2wE>F|K)ilQo>|=!dEMQ~mlU@?~%8TX7|B2J%NZu{U+&ZzJz5S`Hn{^K+&d
zRPUodKYtUD=mZw(uvu%iI+u#>5s_0K>2Q7UX;%g)q#az{L_)mB*&(x3->6kPwdJ)&
zx!3CCt*%rFvvX3*%3$BAFJ4?MC+0Ey&-z0T7Ewucga28N(#SsWqNq&z`7F|uBf*0#
z{8U$c*B9TWxCZeF{ew@OT2?qKw<F3I_>BJl9X5>pA3SV*<L80<<%sMf4BGC-KMFF(
z+nUDZ#{UzQi99buTI9i^Ako+Q%JHb;koyRpADfFB<K3xs-1A5v54guUbh@?L!5dmH
z?bNC-^@@c@>?a&PT&*pY*BZTCYc*^KnWj!7MVT1rLd1u7IIH!9@AZZ|P*Tf%dW*Ov
zdugKF@P0e$iygEbbPBvnOGr9>l-pFB(DZRGcWSlOmujJw`#4cog6cnpQ}`{Fx|f=Z
ztwy(0Vnx=&+<y2a(-pk;F<q}VaGTUC_iEi~ya-ZS1{C6>uFg)k+U;DAe~S?2!?zE=
zdb(8+hCQ6GVcvB71r)uD3ERTI55KX0y=nd1AbA^BhdJT-m1y^t0qyM7c=ukxbo}XX
ze!AVM*bMG;a6j;s_KI)1!hhNkH>O^(H+1;1G2sO2$4aw>vuDngDvycw9N(m|F-{tt
z%534WI1P;9hre%JG%nUVz0%BiXP51C{{C3$$Y+MQFWpY(pNyA|-T-f>^Re;L(dj-;
z2lo|+KQ%5oJvdr@H6%bkru~0=T==W)Mx(^zGC`t<S8qID#{J0QYvZT0QBY|p3+9f)
z&y1f&b56vG&eQ{)n}P|@nRj$#%R}Y4>DUD5oDn+Jb2Ja>z&1B!$4ZCO3tiw`NCWGW
zn@*3NMw8|*&Xt8sD9g*nN~c=w2$A!lT`0?aW2a%VxL#xSf72xBRO=W0euFXKrtcgt
zoqD(Jl;$ks{EYo(ef)GxaiM+a&)+{*I(QS#`E$kk41M6;W2a%F2pREbKsUW_5_I4L
zb0x08s!fPSv4kFN^sgsI&k>?;V_v)Ix5h<>>!-q8bLFifhRA`n(@noWM*L9Mwzbm&
zX#DZGXf$R^%aFtDK>r%sTqf_@m#|<L62<x1XpDITbiOh!8Jf+t5>8hwp2tIN1lk#U
zpGOXj3xBWPtaWCD#C#zd^GV~xSZNd-jeMNObH_?!R%t|iopRhcRvL4Th8%Sr*<*IB
zH0G5?Tvy*RRvKrNMqF19jFrY&wTHNF=(~@Miw53P!Yc|wWA1Du2lfh%jO*TXI$D2Y
z&FW3^+7~e|9_fuso_eiT<DHR6R15n%#@!=t9~X`FYEOIntn)7C!x*!U{J^+qH0Da3
zUL`j6Vs1JzwtLma+)6jZ?)ZNL@NbQc|5+cs_$~SWr(?rEx3r$%pZI@neE6|lWiy}C
z54LrWjBO3Vhgw)3pf}huM|6ZW?~%`pO9p<pU79J(V+G=gB6Pk3bUrs$I{XN+)LH74
zAXaf+{)s^QH#Yr_e0f~7xc8bbRTrte=Gq3Azw@)vxP^XxG&3$*ID1s|1`2NUb$)>L
z)zQP_qJjTCp~j#pu?uu{bZl#e<)sY_gHRM=w}vec8Ya>e)^bOmKQ1{OEpzA?9n2+1
z=f*|H^_$jOuhe$?IcIH)R`f@iUNtUSP#Xvpw38N%(tg+qYoeoLn}dxG?BmmT9cYYc
z4zA)kaeY-Ec98$q0Qcj2))VeObJ3<Y@!}cU(Y@~t8{X;0T%((VdiWV@(I#8c!8mzz
z@B70Mo!N-YOa=HENC#_^qdz=0Jxw=eLum@(+Jrv)-Z9d^%pOvi(Sew<aBSK8{2S^_
z?%r~^dkcxxqP6w~(E9oD$s|XRxS1@ZCO3<ei$3?8<D<nBr$Zt$y1*kH%Cz@6Gt?j4
zIw!jW5wW=n$cW#)7PR(0XL28f9W?%p0{!5B?^$0SZgkU}OKMMz?&Cr0=7Zy<HJdB9
zRz00jWumhxXnoyyX{lU3!Nt(;9s<1=?wKC;q-i2NWidJ6&o}4Ch?h@QLwz~Zh`wGA
zI(O}v4s4Gb6^dYQ+iPFBS)R|PKZ~6n>RBoMD#9J6d?zC<%JEnCEC&`aIS$XwB0e9b
zDMUvXfP3$Aa18gfrIK>s{^jP?J<9=|RccFX-5N!~7nmZ7$btv`H-FdI@zX3u(3i;R
z?*Y*K!9CM#cbY}KitI!YS%~-VjRi0M`Z9s{C&q$zDTWv8t((U%_d*XdcuO*}Dc%*i
z`NN~~i^Zld`@O*RZ}x&~I{IT}_RCiT-!F}dkKb@(l<@z=o;dG8eEFz2`46|#^@9I@
z6XfyJqvGSgrcU>|m2&tO7UG+<^~lc<VmPOPIkGkFGxGXF-mRVPVoVT|Q<oe!M}GG0
z;hS#PS8*%8ZTug3{gRGb$&_%%TquEL_|D5B<oL5uZ8(?~UrO89DABJYJ7Ar0%hY7(
z_1fJt^XF&sG5Icl-pG3bgXKeKn2FIUgVt@6k!`Kq=|zG;o%BIG*SqBfW2PtDUiy9=
ztwuUnQ{6K19z-7<3Z29mjP#9Hj9DK4$i-4ZF8KZ}Bkx1>kt;?oAs_u?dCc<hi;<;9
zxw|5sSnB$7(go1FG-i5kxGG_Z)G66pob(aO_PrCL1>cW4n))PV`#Y1NhcPlDr(^vs
z?->Uz%piD`YIVu`7J+^Er^btW8lURt<kU#)TS8sZhq3>D%Lm6yCwhC*(ZCw{mXA+_
z#x!;=xe+Tby5WwTQaPIJ!@n{anpi)Sut4F%u!!CT(0h6^^s4x)dwKL`vXRy})+}7P
zsNd-uuhXO@kKv3K`|lr3My_V1+--+~fuM~S|8s)$LgADizW2E0FD65;+r$9XsVy~X
z8<CWh5j2k-ojA=%Qqshp(Xnrw5Y3fxTt3no%lc!xf8s-)I4wMLJ2vvZjz3p#r-eUl
zi}!JS=XLDdWOV5M`Z!;be=RP~&DCb|XU_P~$4GnRy`RByI@&XXX^&++v|Y!JcA-D*
z1<1WP4xQ^EFvT-&^PYVI&oz&=#(|srw58^3sot&>XJ*|)2pwM@291&ThkU#741x}x
zoZ*zkC4JkPGT{A!V<SJa@$t)~9eboD<MFou|H$u0$j7H(5`ny8U*OpLN7c9BnwGc1
zbeSYLasPhor$@%gms+Or=1Fw_PJB;}jF10@GL7BU2;Xyn?;|Pr^qaL%H+Q36+Or+4
z7w+w1Z=~E=uJv-w7EgsJ${+uw?CB8SFZ8F|A0N-nO2PLEaC-MB_;_C3_Whw_zq&VE
z)3~WG7I0(8K;Odi@MCH3c<iXZh(E<S9e(-OjX-m`kk)6%!hb}-r!^x|MRKLB^~NPv
zAwla8Cn(o!f>zpI*0|*I=T7>@|Cyj%^KrS3r@bpPF1gMmXx%hHxy~kNotz*o|D8YB
z>v-Dxx8u^`c~35^ACIT4RmVk3U&obkgS2KQs6(7rCV}H2Y27tRS~_qTt+e-p#->9Z
zI7o~0(9ez_mz-TR-EG%(Bqy#{LPxJ11s4UImfP3Zyg+<u>*SsEFv}BxQt-h~kAK?;
z{K?UmkdMLStdEK(zT^t=wMW6nk45|7OZ!%6C%w(dS|zq54Eg(>QTXFmnSJ<6TVwCY
zpZG~SfA1QFKUu46$5(`(q<x>XBY)y|@#l-^U&nuR1m5I>)@f{!di{&I(w_V7#Fvy$
z*BbU^H+}dX;7a>8YA0M3R+z?%dX2@_hR553!1vEakTZeLzH4V!6W_!A!|{JP3SO}-
z#-~+&dhQsd+`t#yHv~Spl}p|noEHO!4`&VEM@Pj+9&vMEgDCOc2YH9N&q(F3EFCWP
zK-zE)bAOPIQw*Mp^Vdg~+Zo4ya85p71=)XlWSoi42YiO}_eRDk_n%RRR-E+7|2!(r
zitveT;h0YzALc$G)joU{pP$}_?~9}IS9KlS1|I4V@A(~nW(@eI*Bku6z3AT~-2>di
z+)KE#5)(J;`RQ7Fz1g*cipVS8cRT)-A$Z*Z-*l}~Zu4*rpcFsCdk7~Ei~(<@wYJJV
zCmj1q)Pfsh=ZRtNJ9gq3x(NS>jk>`8(1}||<yqDiG4+Oec+OaG##Ai0@ow3P+sA`D
zsb;~Cchye}b8nKW=a@dGeN_u?>Uw%q-eujDuIsa7!I`e>w0D$}^M9%?V*F0`)%88&
z;eDH~G5(%-a8%qfr1SOZ*!X*5VN`rFC{N?rMuZQ0lqb^eTh4Om*SFc&KUpvBtR7hw
zc=a$Z9{lAL{<L1-y+@rd?B5+7gF5DLJWG2Huxp&t@jtAiT)0;b($>6tz&&k3cz<~*
z{f@Mr7>8~mIpVauXW-OX+VhRw%N76AOzMod-#QjK9B%YmV0H7$J;0rIzcnP^?yoA<
zd&n!kYdMj2zqLzzo}T#^kkj73J378e=SN1@iSeCE$6teBeRCr1UTC-S#Cw91;ibTx
zw!g9yZa40V3B}JjR-`@8@c+1uwmF4*-utWr|4@wepNION5*^2%gV>*cP2)M44IEbg
zH&W}nnIo;fTYo3<yFWlmtN(>m{7z$O_5Vj&ef>ij?-pA0cpK#XlhpdM%M-5mUWj_`
zea!^lXI;H%{YMWxpVXe_?EQS`)O}ywzg_bGI6&)Gx5wSTP1=7Jkk$_kkcB)Z|6c$C
z-s-*!?L%w8+3dHX?Mb1x{Qz_IjazTqUOt_2%(&PB{NL)nO^M-S{j{UQr44yFBQ&-j
z{!JcO{xT`wegHSiVgFl;QXZGzKiHS`PNCjI1L{pD&blSuH>B2&4w)rh^tW3d9Z+vN
zaqjAI)W0yDa<C?F5g*HIiE<m;_Mx2d#!9Q%F8As@n@~<2lu@Bw?$q$7bf?NVq^Z`$
z*Lbx?qZ^#+*58V+G6cpWQM}lO?T$QuX82PG+)hAVuQPhJ{8>%U>2*G+=J>jmyUYae
z$UJ{$0=ztz=g&-FQ+qyyfVEu*iFO^Ot2|RN*F>#WHK^7u)+@DA?^3%K;JISZ!k220
zY;`%;Zb7te?qVU(*X87blfIictJc9dm9(~6xfI|;$DDVdBh&d@cdgxSTmrdX=Tc5<
z;%|F`+D5(Sr<?WF9Q0MM5)~`pP+UPKAD1;}AroE|g{JutFb>4zv5+`ihnHr((rI06
zHF}aFLCkx#YHnp+GrH{>&Ls~`B)C`BVTNviJ|V~Dcgm~F5D2oXXdsWWrFy5i4ub|f
zqY_M=auPc`I(Vs5!#^HSel%&8H*)x_UzlI5);4&yCFbB<nTLJi{}Q-qmTThdPX)DZ
z7Z1vz?^;fs2bdP2p6*J037!PCpj`b(4iwF~7a%kbwW*X`v)p|wJZBl2gtA;w*A;QY
z1!P1}f%RPz{%ON0mm&TcD$4saiQtr%E46@n73hRFe3MsSt@i>9a$WwY4zWwfk9QNP
zJaDyg6_|6i)(FMYs!mF4*o6l+YNuh9dKY*1x%GOrw-O{um)1a~4i-fIL?M!}8s8{&
zn89_Y-Dy<<oJqO?gP)RdSp*^^w(R16vzY)s5EXBMq^3{V*Upt2>u|zyw_9Icg{z5S
zyNR?~6UcfU{3AiV1*jWBm8$099!H^zmCB5D7{CP&#_{K_BO!mzgXcZ?j0d0fU}#$#
zL;4y%pL`6*M&&ko<p%xT9V!e{hhtfk2`S5$x;&>g%45&>lI*up2aKw*C#2;swpw!V
zZM%&AhA~lGv|Z1wuHjEJx=|;Mx}j4z?p9fKwT5$hbLh~Odb#1eFSv;9e3S4L?Hbuy
zQbf%czQvMZ&Qg5|1_4UR>0*S)t+wi&$HOfAr-PN^Q1nwP>(Y6h8@WLUoeAQ@?^oe{
z9USs}QO>DdT<fZ*VzUbaC=LkD;iz2<*qtg-y3Q*8bP8fAw-uavRxW9`fGag>B@UW(
zIO$@w1WF}QSF?;WBU&hEH3GRMK~=c_#ac;H7<6$Ihqxn-$ly2=rQL919b_h`u9X|5
z8W0BHxWsWRzyUhB#ZK!ncnR)up@Dctz89c+PNz0bGZ;b9w>YCk=t>wAN*8%fG0Sw=
zZj=`>>B(@xVU{DBn?s<GUb_d=1K=NjVoGXO+UT!tfRKESA|((BaPFbdYC<)w&S^?m
zml-P19NN0p?phLR%V8u9)9yHC*Xa$vq{5Dm!J${H^m4V0S|w<=pk?r--5(vnjdNTB
zomP(x;q`L8C&Nu=QTsDLZpcO6Kt#-`Rq&Sv?VccJdSeL=B2%y6a&s}XgE`C3aD$)Z
zbT6&SXX-gfDj5}a(j105OLeN^a$e55b3)50S1<Zam`t=`R-(~*&2PgL+}bd<Vueh3
zh2=_xiy^BEQk6>;tUoLRgyI=gTW_tiTE@$S?3yMTTNPYYtfI=7q7r;kFFgV47Ec#I
zoS=;ySq9^?H8BoQ)Abrn4Dqlyd#k-)$U&P^f2W6U=^Z&PUEI>ib-Ub3eR(Bl)K}Lw
zPTRTO=(Wqsm{ct-2V4i?`PN()m9TIrxnr$)kTp(x;yNeLH#7sD7cD=oD|4mg9mmW>
zcy98x1CAxbKZ)37ct-}i40#ml&MJ-$;f;>#!dC-P!kuXwrRDrtue`}~V*NDFb9HHV
z?rH?fd6F*ajxmkkL=lp9V3<&@x)VILJ`-L8ELcO5gcC&$mw&pXpwyZm!vl3i%kI!d
zs2G`gyrP|h7(cTx(4z(6J$3}31LdSX2g-qZ4wQ5694N=rIZ#fKbD$jd#znlI$>!vg
zql>+x)BH2e0y~V1{u7=U7M<?ZuyeQ?;elB^RK=YK#aRe`1Sv)G<Z)5*ftySodae_O
zmgMP6fgO?rRk)Lk+(|(GsY8Lw3JE!~(HTC}xp&Y`n1nUh37r31e-tA(AuWVJJ5CD$
zg^b_`<QZp{9~sVaL_9qn%ksE;9X3IxJHIo`k-mv;seLufhj-wNh$!itES4vIpeZ9j
zNX%Kx;iK)WfcgST6c}WJ!bRodewKj=OK35^lP^I(&|1@tB?R1DB6+~3CUke`E)mF=
znSuL|Igo$P+9>hMW4r?|Nqhl|NeyEqZLHtk`d`Mzzgp$}tox?a`{Fb9O{VwZWb9i*
z`?fKb={`W*{*7St`5wtAMewJPy}!@(M~PpOmG~u@<hld%;e^z;J9pgwPAd9_Df+_5
z`~F8j_rc1xuV%aqtzqArgdc<0mm0CJD1z8`4Vuy~4LBN<!o`nH4t#w-;7X~qu~_CG
z?<G2k4o7Nbm*Pl)KM2LYvBPobC89U^#h>wD6>*U+h}C;=vEFjmYIVkdf&sG%)R(QS
zzO02jW?kA>u|O4|ytbjW0BJ2ivx<a6hSXbJl&e#7;8g5JL})=?BG;6=%(@HzX9mMA
z{?e2e{HrN1XT_;!=&IP^XrRZr7i#2gPkIG55?0pj^%aqSR(|K?cV5~T<aag@XOLgP
zSP0y6_P{++#I_2S_xOFh#^03=mh!mbx7!7Al;Ia;_?0qTrK})j_(d6hrL4e_v=YES
zXrHBZ`NiF5;P(bB<#D7R*X#KR1ZU89cirW1<6|ZQ3$gaB<p#o@j2{@3x^lziyvex~
zm*S9u-bD~h8(5%Lp{(vABR=NFA1VVtmjmGbPZCvwR;5|t{~NY(zrvdq{t;rB;JPc2
fe+1+@HQ-*KnOOeD3O&Wr00a5|8XatSlNbDdt4~Sl

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-baltos-ir3220.dtb b/arch/arm/boot/dts/am335x-baltos-ir3220.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..56c0bd4fa6e2fdbb6f2552d0283861fa5a9ee77e
GIT binary patch
literal 88355
zcmd6Q3!G$ES?8_ko<}A#NzY6S0fJOA0YWlGS66q>0|FFz&4dJKNYntq>guZM?sDpt
zs_N+;7qF2mqDCDhE~u=wpeye32#N~`x-C&xVAa_y4y>R%tf1@$`NaqOV_lT}|G#s-
zd(XXntGc?nYT*3(^!?83d!NTW_uf<I_y5b^dWlyb_B`*nm$+jU*BcQJAdVp-9C|nM
zPZ>D$KVefNxITsOnO31*JyNeV%dLXfE+5HPCnr}{q!#OpB3_QjcACC6lD^qVUk&)!
zD{8O0>)zXvx8^JDdMjCeRdO<uNuvNEQCO_EN;QFZFrBZI^Q}^g8N`1Z;tR*?g~oWf
z)-E**^;)e|XlJLU3TcM%R%xMHs<pEjlWgak3#E3dS}!hDO4&KqC}#>;LyY)djCgAd
zzT?t9z?U8mqsrtr;<_EUPWFInB96Bc6d+)Zyxoa-PYk}EWIaK2tx~g`uUK(Kf42hX
zeK9yUm6r<bfbW5R@J+?zI|=@ZJ>ZMgVgBd_q|_sER{F+C&4dM4obA4Git~hwL!9)V
z*Y}IFApTRx*Nn9l-<$izSA^K<@esaefxjOUeBr(@b&SSD?WNXSb^<W!F^~tg`Ke9Y
zK*wx=z&6iCd}Nb0sm9{j?8M}Tc0bosI}8LQhCq6+K>S5%7amh+C5okEN^}gcK3Hlm
zmYTIvJByl?{FxHR9-{Vfzh{8BRbukZvFkTtaBtR^frC;t%FZ}Q-}`V6xZ?X=7@>^Y
zg~pN$+Ex#oC*tM>WMj;4EV*OU70k>xt49j;X1lbK${%Nj(dS-VKW?X?>5OEHo{9fc
zz{4EshUp7TAZYr}0h2dPf6c<0{(885BH@j`?P5?raV22lwe=Iv1iTYb<SiE~rBth(
zZ=1O)QEe>c7LY<Y1KY5@$Q9IOj*pM?B<E?xe+%H(IO%(!sv|ayOX77-SrssOBQF{g
z^+qGr&d*gW6U6&;M6cc`HS_IqZ6VdD!{uA4GnrJooU-Ek^r_5Uh{_LXh^)Xnolc1x
z(elWaI(xv=>zO$4#dmAoKIFaGyW)*cdRI(+#Jl2?Dj)0qG%6AQ7$RvPB;JL8N&~)@
z${d>}iBNy_>5LU`T1S1hHFU=Q=%P2)e9}Ac-REt-(&75#TQ(1u4Rk`nIBnzQ=}d?6
zByD?KHqf!s#LM%HKNd^%D9^VjkE<)reiD$+Ks>&#4nM}_L{GY+3|T}UcP5?M8t#Ly
zSoIG4-MV-1eZ-@D(B7~^m~Y@dW)^GlI=Sh8--l)n-<@%j?^Q(QyS>z$t4FXaFJjjX
zxDTDU=pFoQ!#niO8B5dgpAg>$w;gFM=ONtVA3#%=@6NcvH{H|cyH;*D>nStR(w>UP
zx8)0d{!^M~{QjzAf8-rHf4g_pFWrLz<%9ahm_T*NKhaC0x|E&bLf9g<^$)UAXv|Ha
zCNm8_;7PpS!WO@G;cjFI=K;-+7E5zW3oRM?g<h*(P#iL@W9+V1^Nm!wHs8#%1Sl|8
z@=Cn>3D`Q5DO+I6$iqjSy41&GDBF!lWs{!J#O(n<!FM@<R=L{1=sag<B+>z{*!hU!
zupA-rY5XHhIv=e}=BoK}jRm%Sg5zNhF%e!i*yTBEn!3**;NLo>DpRTD(@TvgSEg<f
zRWIDWj{hKg`#Qzqbqv>0T(6QV{*edhGx2!7;Z^cpIiE(HKqi9aud94FSowexEr=fR
z_VX4_0={TrAD_rOi`)d+&s8V0#zm21>WB~dbF&DUs!mF=@I)#XgqD}}ylYsH<UjI@
zc|Gy?Qngg|iu@;m`J#JEkD1KFeQDwgybqmTfs>}@%gyR?zFB%+sWQ(hD!=f1Bhum%
z{vuAQNS%ItBdxkKsEmz-RkEwf6c?kte4B;%i0E$nyimK;E8`fi$RIna=RHZlh{gbk
z@Dd&(8NKoToW9yR+bX2kQKvM;0#k=rb#29dM4Pa0KHe;y0jTM&{>O2P{mX_duf%g1
z@}DS{TU@minTa5J3-c=jFUzct_&jS~93IPOk9<)|<DaB2Jg5(u`HJO2zfapGR(%~L
ziHiRalf2THut}13A)Ez_DDVtmM1f}kBMRIAj41FbU_^n>0Y(&f4KSj>j{-&%cpWgJ
zz~=!Y3j8EsM8XMNu0!ON+PL1r)aqeG))_%Oj3{stFrvU|z=#580V4`L0~k@@S-^+_
zHvl6Fyb2gm;B$Zx1zrP;DDXwVhyp(e7?H4tyd)xFc&K*+BCoXVjfhgm`wr_1Nivpb
zGz(RGQ$!8RUYr?QQ!I+k9<1Z^%OsNh^h39ujGuYnNfave!fA6iM>^EtwaiD<^v!@7
zY+BmRA&s`DbCa24M~~+Ur=><v=kJ{~#sklrFRzq}DWS%s;=($2)lGAH;HX9~6#UJ?
zWajj?@V_C7pZXU3XUffXZsLUL^4p-1xZxX78izwPGG-Gcy&W30qfr|4_&|<~z5Un@
zjW?`hfm3ZmTRbaF!`>=vhsMLdy&9qMY^BkLLzQbja^<6UU;41z0&6?+&pA(YRBTi#
zIcz$VfId5QB8_|ot?SZo`y-pB*eq~eX~X{bHAKus5{ZX?j=6L69O46ri%2Ve^1}U%
z2rnxcE3MXZ`S>o>w`<Fk@UfC{xbSfcAH=OVNQ?7UgjRJ*L_aQ~Yh9P#0kk2#V);zD
zSZa2pMclUi4(@wAGf0d4t2T|xj;94>GHx7XCSoG6M|IlpHHB=&n-~UP4_W-UY~YK0
zM)^7_d=-zQXsCRB&f+HvQGFGdiD>l2jVHSA@s2!EzagLTM_eOAH@|%=d^U-A1Sr%$
z=u3pdJXGnn*(tkur*-?W8Qa?SvA*;kTTT|Dx+#YEDi)i<)QOIM#P%WG)aog2<GGGb
zUb^Y%5$Fd5Mzg4=a#Kg_`+<(gi|WXXG+MVG9T9go9j)1NvJlnLer6&X|FL|bgLfNu
z4xzrCujliHcHJEbEFUuF5V!Kh+f!%Fu;Uh_Nmu2jj!HJq@=|U!jKRd2ow}}$24S;z
zz+R^i?{jF7AMRN=x*<Pmw2nU1>ljJgs++hm@>gs*Sx}o1zB6bi<K<P%L^L|X-mdBY
z1!O7y&{%mL3+!4_<_z`mA4s*&HbSm0?YsH<!_Zj+@tqDW>W%V*c~Z3rTd{ogsyE{9
zrnmRna<ZU$8-;qv*BCPq16_eH`1(|in+(M&REJU@e@Jh=`aEeUe{nt!UbI|znnyaG
zC&P@zbxC+xP+quh&rDSpe-If6!{mYfrTA$h`hn;JJis)YuI+oZ3-NZb%Z@Ju<zkmb
z<pX<v3*ZGwZQqwIIPZ3$?~aW^pK^&F8qK9vD~DZ8VIw;|*?GR$PbSf~t4k~HlqGbv
z9}_Rf49g4GV>^k_wLuwap<S&m<>oPwpP1-4-f<iw&A54zzRoqUEBmXFcIE-nzs%uB
zWd8xw5&G?NwbYyt7N#?17EnIjIiQ=|*IFL94wv;Zt_)oFa~*#TqN|G=gS7B+GtvPs
z8N*AuKVB#&^+DQEeq0`+eS*{i9wsdh1?2j?hkUY|K6>TBSyPA}*Z~3_rVI}g{rO_A
zJUC;i@K6cyFl~7lt}Pt@5FR*21$sDYc^IxO=)=}Ogoj#)hhx?srjQ%d>$QLMYK!Q+
zRaYMH-bcN?AUsSR>#T=f#tC<B=Q!c?1G#T}y(1s(&`=(nd&MbE=(>1y>bv^rb<S|d
zt+=_Ie&E{Wsmf2eR4Q?|MYK{9!)QI1k6v^_oVM+bn6cCQQcy0w@u2dsTx{EsbJFw>
zA5YI?1^XYzD~^-y*lGEZxr4Y>Hrk|#DE*@{m20*Omt^jY+MyNju-NiB2>5huFeqPe
z<}|TG+vj1@Wx>}~KRmd;5a*9k9{6C@+G2irKzi6J4`%`%Dy|~bXD)>vo})bQ!4{Ub
z7$J12zb$(l1YYf%z1U+}`6x76%ejfnG*;M-Srk{OfA;F1&b`i#I9{TCg!hr+8^TMW
z(Qf6M^X(kelbzQ0apP>%ZEc}zO!DIBM#hOG@)RG(iIa#zf1y#Xr*p+Q8U_nj-o8#x
z7El`0cYUNAeVxm6UDs*My2ZgwURDrIKPeQ&9^gO*ZKqzZJaFB_F_XMd56&7!^gz7S
z1Hy)TdCv2~N3~j@C0I#y=F;!gCmh;6`NUbJzc9aosS5@{Y?ZJrPN(S4Ch8OP2bZ6i
zxoqbVM_$^6oAt&=gdgp=U3ocxHoPA}AMd(HP25(uVi$+D>@$+C>YlvtR#<p3V@Q3e
zookq91;;|~E@7P%>c74CE7zE`DeF>4&U%l$?M7CJ7rs*>yudtQMD{RfBjrT-c73K-
zy%4u;FY67$n&$c}vL@TW+jmEK+k~%P)<DFmJkW1Q)TU$g^RFxqR!4Y#S;X56<ys5*
z47RPz(_B+ZJ#3w&{HLy_4*N2FNnV9OA(L!N9l$OOTox<7*yo};Cj*!J&V$=d_~1jx
zL}jYd!kzo+Lc3YXnq?d5T}~q4!<H~5G`aR7AH33kD~LBDz84YnymdtS(pM3YPB0I=
zC(^i*0o4QjggVeP1x?w!L}fByX`+B!Q?C<GNtBZ((j^VjqP`Yw`WyDDwBl$VLmjb6
zWzyG1#tz7A*NHY|C+!;$DeEJM>`xy@Brjh;Bro5z*KRz_ppM~TYSB@EPK~0gPJECC
z_(&vi-AvDKL>=RQ+~-MQpT`%uM7uI{liAYpzJhw2(Rw-R2rbU}DYO3YsnJjfz0hL4
zYiwQ6l<|&uRiE^qI}nZj3dMp?WI{yhg$D6&CeQ6k105qJ`;`HqsR9ZSdZ3lK2lY0i
z#kB<G5t+DM%)!Eb?m!y!w=QD^(Q_zJ9rZd^MBB+&@k2yr-z4-U?!kWS3+x{Zgg=CM
z10wkcp;$Ze*{!kTWGY{;`Q*%wU{Ct>UxMpKXVs@;-jECtn=``oU`y{&BTHAA-ehTs
zTzF(kQ{u%1<QjQ4vE?pQ>&KSSc4EsPCNkl{4*Q0UUi_Bq%6QgIuWv>j%4uvkmBKwa
z#q~eBVcSjQ<q*@4ywP?d??Xfe-xWT>BKIsaJ4H8{kD%O_8Ee@T=aFg_U&WySp$D0{
zJ=>4W(RL#9za}!}qfeQs%x*Hj7UjOo&~KqMztqCxylNI-GNFv22f6v0NI!B%+lkz7
zAu@*-S9J2S$^3~Ln~zUFf;zt3jb=5APvO{(_^%^?brW6}#(Q&BymsDd>lhtmu#%}y
z9b<fCcW`yEW8P+{{yD$B0#W)DY2tf1B)3CzKbmh!^Q|t;`EAqWa(+{qKkCw)z>CXB
zGi*b@ycG%2jjYRK_5A=Eshvgd;dg@h2@ly4zGz3<nYU`1hmN`7-C}FcUgu&G7$d$I
z`rPeh(J<-H0DUL=xb+L@Urk1={PG@mMpG;>JaT;nUvDst@w7q2xITE5xr!XPH#6^b
ziz4yQ8p`Tz2m7Ahi=q7vuD2OzT<VDRwC=lXKGUSlJrb@h#8wW>eFE0ufbw-bd-P;y
z2nhs>t5<tbHj1U~WK8-oq!Zk8a^A1idr)(q$3nI;?bad62LLA#8D51*o|E=Eg)8SH
zra5qYKcc2d{3IfEkwm0y)L8;CiO75Y3Zj;Cjd>TMmeY=;rRCgDqFyw8E#Q|TYJJ|j
zztTzbzL|AcpSnZX@iF|fdff48X4o{r&pKsab;`&Ce1##T&-Wu^7Ey8kvxOnQ=z1Dy
z;%AJ!XU#9vk!#v+!C%kKpbhY!yU$+lH&@|dQ2t6gs(*e6FoV^Z@ku95{Zjv0ezTJX
z9=+#3hiuVZBJ}0AX-B)UhstLynbcCg=}%LWCdCRqjl{Qhe1UEwG`rd6l&!N9d^}M<
zo#*}@19?Rs9N|EG9U}dTfiU;Q7+41j){(2*D_(O&vXtIPvRInWFIC!F5B3;&9un6h
zT0MyUe;nx!_UA`vY%cY;VE;$i1~NZNW%7E?Tm?@L_8;kIymI~FBV+(U?JZ-JlkU+U
zC<jHr_hbH%6oQir0s4X&i%`fkg3^n_ujSo*;ZBRA%RDGHdl>aP*o>zFkd*MU!Dcbv
z3Q<6e8|T>uK60LET%|qvkZ*=`lD7G%({Ubg?eKBbXHdOt#SZX&?U&?@Y%yN6SBzDy
zLcXXcg%}#Te=2?SM9S1a0|xTYP4`63I-PXy_C=1F4D5?11Tt+Q`^eSv<@tIVZ(h#V
zCs<@<7rXrg(&St7(HDX-Mfhcg9g86xVcUM>IA9&aBJFHVzpl{wNsFh0pUBs3ioX{>
zF}foMfq%eHw)9O|U{m7JNDd9&L<_e<X;Lt<C||rcKvDFQny5{a+K&Dk*9S>O^{I0*
z)3BTR8c`(q&(;%N{uI)QM!AMZU;a%w%egrBkk75)R12T$+Yk9!W_^v99kiXrH$u9U
zSkv4qPdaHnf8^egEf@MMxAb#(?3BrYrn?@;JUj9T>aZTwNBlQ9@Qn_9#DP~G_@Mw!
ze96K(4nv>9$BU6K)-t-tEmtNoD=RsFF-D%*2f$0>D}dRjqBvd`!O?ECj!vJLNJnL|
zc;vYsWs2gNjNrj2JQ2mgK1*KiM_uXwyeA$A;E;|p5qzBBU8X3T;%fjVPY8*&xypan
zX4fM}bS2Mjoyi#atOp$nZ;(^$mH@7+05cH2!GHpjcLwI)f@{*kSqHw|!nk-@{zD*r
z%_n?{nFxgM5y-$Z4t$>jQ*R8cPrW5AJnO(k2VQjGiUYfPArHidGez)xy;UidsLgnt
zz~-WpB+3a>Ckj(13ad_7C+p;^?DQQc-`5HA$xjlIFm<9Zb)qnJqA+!$u<C?uXPtc2
z3G-DagjFYmU7hfLLUdBhpTTHS&Q*)$dTyi7sQ-~?^*{1FhRERJ)Nv*e!Wq`Li!X`x
z;7j(|EgZskH_C;_TE14CujE^c(%W(^%Lr+I$oMoMpFdek*eWt6D!k9BL;f|NeL!LG
z=fl@JaKnMy7N$;LkGKbs;T)pEk2vr<9Qd6M?CS1*<cq9!oWmwvGl$Qe-7y!wDE(Jy
zP<P~!fp8L62J+?N=DnwjyIsg1otil64_&Ma-3V^zQ{<20I2yshvC19%h-22`SOt6|
zB0}OJ{8M-Za1s&0oC#xK@1nhu=9dtYh=jl5z+ZJ>SGMON-<6Ggxsw&^RxDpLfXPb&
zfA`_K$HH&LHHip3iHC7zAWroO@-l^(L?nFNfo}=m#2R3>VI7x8=D9p#K6O<mbyfeQ
zLms0zUSM$u9xP1oNn&k2Yd9n=?jd+wGuLaItyw6x^4E3E0-oG8irY@+X50s2jj(t&
zwNNdWQ+OeSh!MyS-?ee>T{qNX9U{biz^)lwM-i>gM&1LMa@w@ey2s}A``z(5v`;`k
ze04=W6~#k3Wcf7yo(Tlf)O)SC_vOb>{x!tIh&LcU3-Q^AmRET<f@?^dmi>`zkQQ06
z-Z%b$Rdfz(bG{CWENv5dPlS6xy?j$eoXP`l0^s9*nm+2Jg@>O;p7>G`$GOQ1smMUE
zI4%hf<jdzlUP=`fE-4Q$R355@e5(;C;!^72XF@y#inx?KyiIv%RWX7#OY@b|N}!EP
z>lcs2@Dga{((>}NJ}-;;Z<jv)jq;E$wZ2_Eyj^){*5svrBrj<{<r+%Hiqc}Uv0P2(
z+I%w<XS|js(npVS){N&z_bs}8hxDAFt&HCeE}5T-LAi{bFG1SjWn!4TIOBFKFSmwy
z$qbVh%52A^SYB?kys)0=2a6G$T2{#(HLpjpt?Vi5p7u%#Ux}n-E5n?|iwX#=$9a}(
zgQS6Xox)Yu2q;TDjul0YExqOZ=@L%PLa@AvjqXEQc(CV0<;sl$&IZ-j#iTChX=jZh
zZ|`8+2Q^t>@YyxWA<p%TO5^>2Umm1KeiQJGHjOqT9|!zg#G7m$co)8Y4r$@5Sk0%J
zcuTX?%+A|WC5ZbPM4zXXREgCJ&3dafmv6F&bu3R;o&%h<dB8vNn1wBmBY%Q)(kcHu
z;Om04@WZ`CV=JEL()oSJpSSf`SL#QevvP9}MZ({;1VYalagrpy*wZ|%M_Dg;BQPgz
zJ2FOq*Q?}eaH0P?`@yl#8b>HEBi5_2d&JPqj(4G4`x5H;&vAYqFoV@upU-hb29bk!
z5O(M@FTf*z!+(hC1HS+`AsR6Yc$QIS$L>;^nyAX{AIq)HSqo?aeDuTHY?>FYV=XO_
zk<Xnp9oY*Xr9PbUQSN0s>qzmBcOtKo&Gq5B@)xx)aBcJ1`UrhW^cv@L`f#1}wJ-A)
zsQa_+kr`B{pUn_4uUqst|9KYL$NHPqcSoQ53>iS^V3!{6$wUs(O#<I^*;_%usrN5@
zRy3JHp&=(_jvq-|%Y&Tb_}YLcvHibAx|8ko#R9e`&LP;o0j$DfobB~N@et{s>qfui
zjCap)<TvNzVP~GFOS(!y9r8+nFy>vPP2hVMSLABS*kAg6_H_h!G+3MVJC<Dp9?^RO
zFXOp>^>h-@xjVyG^_VK=k58s0!D6)s=57YTWAntvxTnW^dCQ~t*)Jm9!O!IUD-`>9
zU6m5Y_Qx0wr!u7aJcz%A&+oK{x{?#ai_UR;?ze(B38zx{P$07NLjKZ-7f!Jiy2&Z&
zD!fuJqqv%(=afwQOcSj?zGF;_p5<B2XK<$HB+>ag>^fe6wAsTE9!M7Pl)Z9wa0*e_
zNdrbC%!k5^UKUpy2_v|6`z56D-h%mY1vW)s`Q-$*e!l9Cw<@n}Z-$jU&J~PVy_xCK
z=*}#exRjvYs6W-=Dqu#oJ7*){#H@+TPc%#<yd!C%z-hpU0%rju3OoZCQQ$Sehyp(f
z7?JSEs)<zY$eM}FPh?FLcm^<{)L%y(M5%ufFe39Q4x_+KBMO`Zj3{s#FrvU&z=#6R
z07eve7BHf~4Zw&3uL4FC_#9wFf!6^e3Va?gB4NBOB9VOVw2}F{kk2SE(};xCbO|KU
zOC>UYFJMOI(^JG-kWbHHWF4-jbWJt71|ATZKl-SNg!iqQDDXMJhyt$zMilrwU_^n}
z03!<gC}2ducj7-|jIT%DP2w29iozwO8~j-0tpe*9QSU&E(C4ox2m{p8aOl%VJJaVO
zekdQJ{Op?@>Eric0{XqL_jV*_fOOQ`k-X1d@0Y8QqlfzoZ#U{w=P*pi^`72Sq)=}P
zk%4X4gCpziuH!ZE*gf|hNi+pXWL&~`!|nn-@{Qi!_1!R;|4{EbL|OmXb{Gk^^lsSm
zY&*z3dL!U*MB0|41NmTn23O|unSz^ti_PcY@8+{Rv;I?^eAq$O8f(a7--_v9a@Zz{
zgzgsnD{K8LYyB%bZ2vk=CK0yjUs<5I<o@+i%lBsf#dlO0=wEyvn1S+c)xXlVo%$D_
zjQ|e$3;m1vyl-;-i2lWVj1i%H`WN&0E{@h$|N3R*b@DI%b_|NQ>R)SYvj=Mp8jII+
zay58*7{9jlZX?Gt(q-7DzpVj<pt@A=HlDOR$N3uO&yMe_(jTm>iEnwkp0?_wtAO8y
zn7~U!*-R0TUzhup@_j7ZB6NJGnsWkIJ@g^g1ut@M#4%O<sT+S>{<9tZm}?MypNUD!
zw=DiR4{7=Vz;1dml5R)RtC94>k@Pzv>0gPYKZvx-qJ87t%xjhwmMVE14k=q(%3ti9
zi0V##b0=!$5nZ#KY1nu46K8lkY69~RMn8*xw!V!0<Wa_bpNA|>pmhYN!!vN2H~u@}
z`_+y3=sF>Mq{sG#$6`?k+C12J^ocXYV$S*f3g~L|pS=BFr9CX~I}dtS?fOTXCaRkP
zc!P|f6O~c!7A-E3k+92?Fm3a&Qa3#D>|*3G*tRiz9e6lx%W>(-*S|xBi0<i*id*=C
z>><AFZLZ{@XoIZ3hRg^~c}>=pmHJ>B^9Jl$EH79CFb`n^&i5cQg7YXVx;TL=jMFNx
z6V6}Xi1Sz!r>-%LpWyIlRzT>4^WUQ^!lx_?Tt4An(%#@K<_koK&<W>%Kv@JQ9}h@<
z+J@sB{6o@4pZTSgP4xL*)Q{ktpwBS4yzaGWAMYkQeIM#a@w$CW`Q<oEI?yld4}K?&
zS9Q|C`(yCB{X_9`>?IDPTfET&n1OkygTC_g<!q2fAI`jH&8BhL;CIhQW>g;6|CKJ+
zC`#iKXXfUR)U=FoAFz0cOYr5}nW^lwsGRM{x0i2MOO+!T{3wlxX7TOhdPjXm>CGTd
z@W{7O!E-#hYv<f!-X$Ye<wN`=Y16oDIuEkbk_XV1dGIR0Iu0YR<2=odX?YjfA4OW_
z7M>%|sIdI<^>8)n>izpB&kI-+HXTWf*(>>@en`8Q^%v_gLie%vkH8iCtbl7T(qgc3
z_IWSK*1FdBf8tMYat%v8nD0ue1^faab9{R4nuIdnETyKLzQQp9fkoOzZ1|EOz4H#h
zv<JC>0sQZas85FL5Dy4s;DZi)$ii%k`n<PH<HMu0*T%@xG@}p8FfMg^)+E01LDW&-
zi0rFO>c$T7^s$$}ie~hWRVsl|`H9=h@8kpQmtRBV#BdEF1Mv{wR`w6j*6tsStfFZ$
zw7-RnguLeztfjOc*nMm%P34#HGB7G5kO$hy+S%aqvdA%I?6Z$^{Zh=g-8_z?Gl;LW
z^)RmQyf^aASSOo72H!{MW3(H6gmaJj5%6u;XMnE6*1uuvv2N7X{6$n`i(Gx!dYx@y
z>-9m|`W_-g*ru)5fdaP4VlNZX+GqQ=4sembZnl0E%I`&Fy?$-YHGtZh^Gh$b{!Lpi
z#@3-{M;ymO<NZ{(cM@n_+IdubpVuvp`TqQcz7sp<Q%~CGInJLVL4<z%0C;Sl7rxnD
z1rIJ=-$VEiDn#Eykj9t~<a@Rit0Rk#eX-Mcf4i+i4mgf+G1@^EdGEj}kA3gpx6qz8
zjkBw}54=UYCV`T6O;S!?hi%vG^l!(m<XcQLD0^{Ew)T-R^FJcpN#E{shb`(m3$)a8
z*6KSuY<<s=AVLS<i`{2P*!qsXv&b5#z8|nOaM@X~F#3w<{=-Oj(!Kl4WsAC>1zPHU
z*6MzC*t+L<!mv%<&jQ6jb^kic6D}Kc{}E(%(!IMb+@kJRftI>owYpy&w(cnh!!~ul
z3KRp?J-<C7PY4@y|50Ri(!IM^zD3=ykr;HpW_7<dY~6G2W7wwd*MMT6y3bjjaM_^y
z-$rI9-MedKy+7Fey}HqLprqc{t=@lct9sWxFtqQuX2O^mx>vpiG`Zg38mf)RpfK+v
zX%nt1<sPc<Gh;+HW1B6U5t9Y4+>c2jYTz0wiOB0~5V>ATB4X~5NFq$r=lKkb<+lHH
z+($u`zRqZwv$#P+<{|E%b?^!KjX)F&FXUa<(wf)lUXJ`zmIR{q5AGpoI+$~@lV(I0
z9wPT`^810TKpegM<gOjxMEy~3m)*PBmDr+B`p?e5XRJ>`zK}oCj_Qw;ok8W^%6)vG
z7u-$hxPWa&bLVbw>fVj4)l;qFVxi2sLJyan4GSlc#r+j-=CZ$NVEU<=z?FP<y07N_
zeAd=+?gOMxupO+o;e7$fzw<{>#=T9}LA#E7c`vYaAou7C0gofH|Eiw=m-y(%kk`RS
z<sCf~3$5OLM7$Y3vPTAAUbpHal#Q_;A2HNTd-_X%K0++i6#kbgq4O-RV5Z*BWl|_*
zhM~t+7bN8+d7%u{Gi^;?nC@U#u?5Gk4z}R*okp?X5E;P(=Mc@?{&>Mr-N;NHBI8BD
zUAt}Yg^p*^>{}&&qu#z%I=1S7yvFV2p<K>7Qy=YQf8_gP!skc;!RoqCdkde^_Yye3
zx-wT^amNMrb!Si4RA3$g={k0&>Xa9;`^$p#&bI+p*&ypqzVE3zVfuqe6PJ}meB!xm
zW52lpC}p_pe9Xeo#ZK#UESA9b%>SZI^TIqA?@dUnuf^HhT`z91cgJ(?_N@Ue?Y(B~
zy>F{)#cj<GpCNGsD`&sHum%*y7qEF><7Yh98Hkr-S>Owc%UXrmEO&fCa9Cb;eidbo
z?ZvhqN1oas+TYwYBXJIXeXwsGScONQ2YvTgP8Ld&s>meIrndh6abgi7f7;u#j#(0s
zwDz0_j41F$z=#4r2^f*^W$Tzl5d}uwry>&GJBzQ~5Cv`kMih7zFrvWc03!;#1{hJ`
zM*$-Wybc&q;PZeH1-=LvQQ#*5BNC?cd{dv+<H*C+7xSsVYZ1L9;ER9}3Gc^6cESlG
zJ_AwmR{<lk?f!Fs5rq~mPeT+KWluvCI0+b0;51-FfwO=S1)c$nNEjT3pU)j1z7Ns1
zhIY&ta@_r<V>mv%=VBN7CtUe^AH(Q>?8ld_Q>nb3ldI_qnE#!*EB^bre(t;ISzkls
zy%u4H?Tuq1hw+O`boL$ZugEj!_a}<wR(=i#u22vJD~pVKzk{?t=7fDVw9e_>W?Z{)
z-q~yKOZIO0zJ&ZSLiby~FVTAdD`TJYj>ur_g-OL-e_To7hVV@J4OV8ZJ-B~On^1-{
zE?o0mhj<er17Y50G7vr@kb&v53~UPl`hKSTyJ+9ZFWhGo!x>BVCJp<Bhsao(clYdv
zL_gb&zPoR|g?=$R1ElB|v-jES{c<(7>R~M7dp>H{*nVOAj6ZhWg8B^G><hC%Vf#X<
zS<Y9qI|yExU4whDft}+@pC;d%jbHx>bvpTJ*ZZW7>*l?y)=sO|POHPVQx-BXY|~Dw
zKyk_K#POyVJFTN$Cp-0bf3tVZ+G)+&X>Hhcf(R0}X{R+Hx#V_w9*Fj0r{6=pPIl^V
z4Yzk4C^_z}Q)pZ-`QG^o89<<~5+2;%xyWX0xrM#+G*tWn@R3AhxE_%_CGGWPxN<Lo
zY0fXl5xF9v{SXGeSDpk?>(jC(948SQqjRr&AF+kG?;_CA_7|-We3AF=l#z4?HTMBu
zXutXz;MR5g>j5*+2M7<)2QC8LmVIC*;sdt=37--q?R5@U+JI@!`*$O1dOzTwKujPe
z5urb?h{(0juzci24(@-pF!U|{l0}-lF-H7_XP(2|4PV1qt6fg2BoRly&~?m;*()WF
z7qFj@#8v&1a>^bl@~B@LTm9;-fEl>fVj0`ZK6gFX4<?>#5y>U%FwOP5ruPB-G}2}t
z!%GrM;OIJCXemwJcgXXQOsbeeIqNCS3rrYy@M(}o<%=}k{ddsZ`A^8hGm%}l<H}%p
zlfBX@o8D~w^$FDLV0)gO?%RIDSkY1U`$YldSNZ9r`-f47;f08*hyHcXUNu<VD_@)G
zUi|>|ME878mhx<-`^QkHlkWRl`|khYZvyA2xBpG_abCALPH$_^_~W3-VC^3ASL(30
zKD2)oRmnaEr~aNPV&3rYxv5`<>k!Eo1FzklC6Z6pF=Gh;%MbH9Jadv~iOv|i3$|B1
z?0O1d?GFHVDKEg^@tNa`gZ8m{L$TtQG5q(DPApgWWmGo9LIm<FJ0Tc%a5nkzN%;cF
zZzs>!s2|oNe;kRkh*oy-WzJo$e^-(I14Q*(z4~WuaC5;78-j;8w|d?Nar*dpkkdBt
zK_2d5*)dv%H2N1}+FrdRU_|jdR1ktJ%K}D}{29QA0$&7-DDabj5eX+&@#Q2U+a=Zk
zBT7Cl6NsdfK%797{29QA0?z_Q6u1ExQQ$OSM1iw_5eZXEVrjyN8AQoX0!9=#4H!}2
zEMP=|X8<D-21nt2!!+~g1HFv-L}2GG@ge$=`Z~wIxM!1Svy1Z+1AU8<kRBt-dfFR#
zC+ae=4e7aaBh$T&HK?dMDB<MBR!gUB<wf=i?e_;#felF085=~2%11Z4o#umJ{Xp!-
zCKjLc?LS0jqEyH?vUr#zRSXZ@BX-sltf5I9`y)xIZE@|o6)D1umVc_>TSc^WWL@+e
zCmqqNj0w-Q<rqVE-b*r;DdOlPBWxnF{Abjmy%UA{QjG@;P8^rkY^!^-c8yeeu+%_q
znBP^T8RPinSod{4$d{j(Mgqas6TV+z)0^@5N2n(}!s1zsXNu=~0>K*2oc5_1)VLh~
z$x1%mIGq!<F9Yqsb>2%5RqrB)oFVGj)0Yjt&G`N#a1go1NWa!?U(v}H`gRg1*~gNI
zyh?lWGOWJ+2niynjUztTYu`=+#TfA<zJvSrr-Z-noW9My1M1!H+cIqhHt+T<iuXYD
zy>Ca~zTfh_Ss(c?%Ht*M+qZ(|cKh}pTfRH=ZGEJ&)xMntTK4JerRv*jB#5xhzMTb%
z@A$s`Ct&hBY2McRS-)@F8wJ{8vwriZsPpaW+ph-gUU)pOJYK@SeH&<Qw{QPf%Xf#q
zty{KR?b{cDmVNu;edg-xFmB$)8Z>rIj{Mm5IPzuPayyCGu+2Vw5ok=Gt`z)VvLns|
z#BbMKSZ1}$EN319%bm5jw6}c7n(qc%XEXnP9Q8WrU*6zCalHOxo<ov}3tr-x7jYfM
z^-FRMd^k@3uv6%LO~@3|J7rRxrvP)lW3aOJdH*BJ|0MAwaCW}l{1B(?ra|ZC+j|tU
z5(3K{eJ3>!{ENQpwhq(WEBJ4So%A~VGnx}=kQbkju`7I^JK>(uOqu9ogLn@Z`%iYS
zLC?`74~f}sytw;)gX9H1qr9wweil*e5p!=qUHSGMlr94Lv_MB&gw9VKj{G~4-RSEA
zO8t8X@@HN8)COZBe3tJqKJU<*eDcD#C7rPkXZg-A$L*)V=e!Fi*I9dycXFL7<dwdU
zu4wFv`%3rBUS|8_N4I?o--g65Lx$f@`uJyn$KS6LFEZu*?EOLJ1n^m(C5JNH7<mj#
znN+TIz>G|vw~_Eg8wo#YBVaNw0uZ*5Z4+xI3j8QwM8Z3=CJH<Q7*XI^z=#4j03#Bn
z#TW%<8d2a?z=#5$1B@u}8el|$9|epk@I}Cg0zU~DQQ&pJh=gfYF)iU)6D7X^7*XIX
zU_^mu03#CKv1+2g=Kv!T9!Z)ga2hb8z~=!Y5+1ctVALN)6gUkSk#HhwqQEnN5eWkd
zkHPwQPqa3ie((E7+_)E7TMdc+MU`FpdszO^+G05L)!$*|jr#w#pWExcJ2WKu*ShFG
zbgt@f=<mpOqwl_pI3)VB-RKX0-NCWO^!*tBlczf<A7cO4@i^B1Cv{VlwT7dAj;WpH
zAHM!|-ieog`2BBWt(*Kh0Sr<9>)q(<1TaMU7rW5svNMhHA^N|r5n}B>HGKcq^+7!S
z;jg<#v)%MR{PCA-v!MTT43u#&yzZB8HQaUoGf*$G?$5W{(UrgP8(I6mlnpS1z0|Ik
zUn(@k`1I{<ul<Q%mJ)_05X;*C&zP;>x``*7@;=x8-a|mg=Lj}%NOmLFkc=R&ptlOx
zMrKkQjMOr}1=H`rl7JbB?nWC~KMk0X`NwS(<k7XN^Ch2=QEkLMgUx<hM{MMc9RvX|
zKX#DRc!eOcil>dPfb7BEQ0(_msAXuQeQ3YVj$a%0jDSD%PNnW4-2psT2{zxJeeNMa
zg&u7H=1c9xQnOalAABNDeD_8DczPwpUpZ$|t}L>A%U<H0NT0NM*snAE6dLUoU<THO
zJiA_oEA^-82aF2+^rA7epKhaW(y6}+nBJl7e*`dtrXN|Aq@Vs3Bx!4wQ(F7J16iOw
zrB~RtU7t;&t?ZHAh(^yvyb1AUM7H(su>m8j@}I?-SOUDurgs9z6ZO;iv#fx?I`Es|
zJ)+<z&9(i=^HArMtxNs=7T~*_G{3>15K52xc9b!}-(BZB2Wcb_Sgt-#1EyF`Yr4Ow
zE;UWv?fRP1B+sApuDmsi4Dvw5gFl+W*L}Zw;jm`q7QNgZq-A{jEQzRJr|`p$=2&iR
zBYN6x+u*W``^dzHu<Nhz&*Bzb^jm-YZ&mVV@T!)pTiAHlKeD9_YzrL{z5Ff}g;hI2
z-rYN!_-$(zB3L@R;R}8p=uPN;j(PLtl~OTPDc4T3x?le~z(t$JW%qONFTx|%=*UDM
zjm>yuTjddb7(B`kaF<Dg!R6EGgS#hDM*Y}w;rqWM9q_VTZWk7_mKCY@ER;vamQ+is
z=@6qyRy4S+?=YF=KhlfzJwG4%^T#F2*Otae>fi0V&`0dIoN(lh<HC3G9h>G#uD#eS
zwH9%zEDo3Ts%7(XvgMz2*k}J7(ec%K(~g|Vd)yu$ns|u@s>b-W+7UM2{UX+J-UZmq
z57<`QD}SFyp7@8*%aF9%Tl$gugHO*?kvf~v6TAUF(Z?5%X1<hdb1duE7eHQR+;j|6
zJ^h99ym9Ume>`b%Vhr%U?$l9PMc&9h6Yn$KzQcaNUNVU19YO!mb(ht7m<Qf!Tml}F
z5KN>qb`SI5yiIEC5_%7+(Ohb^T&<Wo=%4V<%q%Wge`IFq3ykbn?9;)T4H*cwzsd7F
z>YQolD70Rqjck5s&F18btzV9M8Z6$>7z9ao-;N4=w@v#S^X_i8+VT^`$k%pp{a@Pz
zHYCSJe{9!j%u-+dOVkPZUHHCcPBs{=;}M_x&Z7BkLLATxrALm$5S~TvcV9*E65icc
zox+uBmokh8iN`B>53f8**piHQ%gT3^4Q)FaFa8J8gS?lS1v=czkZ<LkB56zlW@I{R
zBjua1QDg<oz&dFg3DZCtqxUJSCvvfZ>&=_kv+LUR1|thGGLQ#1CXr@jUZ;M?qJi@j
z_^s&2r>{O~p072R8ts(*#qUa~nVmZB4o1|=m1GX%p?%jEUR+>~@QcfaGwihAP{$We
zCGp?L?)nq!kdMeSk175>td4}N9~y(?fxBz9KxY^3LS+OxhSHI-$EKkR88c>ZeFq|g
ztrr?I*uJN+K<H5l$bcXF*2Ncba-B&o`6J+ysdl4KV1~o1q)c1Z=Q#4XRL*Ht;f?lt
zKg!AbenjGBeXK+AZZVOgKCIyxxQbsgZCbcc0L&r=wt-yoyW&|V{TN`{faRE-c7GqP
zuSDdc`c;UWL+?doU>(?V_bjd)A+YvRyfQvqhqUik;dy21giNq$)G%#&u_>MP!d<Iu
z;*H|UwAxnm)hwOybb>~il`-_52<rRuisj#*PgHK#FG!2Q;_A~cR)K-sZtfTQ!$+1k
zS?6h6%Y)dz0bER@AFAEkG4>TZ(0(25U^*9SY}F3uq|NAE=PrpIcu&T#Jv)%+!P?<L
z%Tq6QVE^f82eYGz8e6r)nzR|cYweQQf%gau+q1(OFbviXP0Ld+cHsEc$qvVk`;VAK
z#tq|A%=>Fx#a}r2CUZXN$u}h^*(k0Y6LoyTIPI)^WA`fi{+93<=nTXzC*K52#xVVU
zO9**oeA4|tneU0!;-%kktnT(+{6*C1Xdih3ltzs$_LGxYX)}te*vGctY~CQhjF=Pr
zd4sbw`C~qC`SXXHZ`;WFg7(qCeELLR-)I;aR*B2vk@5YDNGFzBb7s5E-+q!h2U*#!
z)3BdxYcbQ{u=Y8GB-!`zK8~$BC%t<GiTi@`k@v6=fqY<1uwjpte!xAJ??I%l$X}K>
zH-H(~PS=oCa%C2hei?0a!7MANE+&aa+FcHGkK<Rm>;je9KHpp$QD)*t+<CA4H80EO
z?uQoZcr0WB^MHK!!?;p-P5&Zb64dnj0CP>C>EA*1e{|9SMNX9S+(G%4_IsIW17T4v
zu7pJp3lk>;^C>6;Vdzu>Vcfg<FxO!W%%|-b2*Zyh5XQ4BABL`cm@+W1&VGRm%rztf
z^BKr1VO|v$8`^yGtoh_wVe+gnc~+P_D@>jhCeI3!XNAeL!sJ<D@~kj<CQM!)!sTlI
zepGWMgE)yeg*c6P6!941al{jd_%Iaz<kzNHb%J##Sb1Vveub(H3~gX&14A1a+Q85T
zhBh#?fdRi%B|ld+L5Nj>0smMT7%V^C`osT39nq!VUvXpv8zNAa9{Vd_bENp{lZmbL
zSJ+JYCfD}L3%@IL`RJi<@|K9^=k!N3!pmlTlLHOqL=5#!Alm&<y}h7#m>xvGq>P{y
z>X#xL^6BI3=M01o2xMTfgUu(;46MUBoq;g#cNhp?Es%kq;=oi61M56hAOp)&R+}&H
ztXh~#Wng`Ic4T4ltiDg46(-LLlV^o>KqnsZtoh_wVe+gnc~+P_D@>jhCeI410}?-Z
z)_n3zm^OY0m+z#037-<b|10n&evjK_cbCI`w?lkE=gkv%4%;YCO`shEWlJJnKt!N9
zlJ?3j#B|n1se2f7A77{}m2}3!mWtOZES8E(gdSWfEtRSZO*ApM$tUMA@<3V`Pj=ob
z?U6uW9_oxdhAZW;>D`|K%>6=5f6kaf(;_?V#Wo^;tC_E6r_$~wFWbueQLUEiDONxR
z0`oa`Uyw}=TG-@ad^YbNMDoF(?-!Pz&>1jli!Y&GqEUqziX|auH%*kD?Ce-BG|$ny
z@C6jR|Jw4Scsb{YjKGbbv&$RY;b*flf5OHprGuX~Wc2a>gM}48+xmJeRm<~P`~qjN
zO(pGg3}vybZ>BRu8R+sJB#bI0kMqVySy^hCdZb5RC<W~je+ZcJkq7e3%ir)HqVo4;
zz#{)b1BZghPd?}tn$%O??6>2rg%$>f@Zsn9G<JW(mWv<ENcANDD_!zgv}yQ-f2PP3
zD<QBRaC1z+Lpc*{+dZ7~DU+r-9+7{W7GHAHH=~TIV>!Zx{YI_JvX9}P#k1qn%&=+7
z8GSbZvIXx31nuOVfctG4juE_bLuH7k_%x)Sy&BnxTE14yrjMinGmr<aTj<l=w#=kh
zff=R@I@2*l@?cBlTh1CGPU0Ya>RN+!At?inJ<mk}>uRvF@1ggp&p`G)FPSSW9=DZP
z2m0Uh%0|7SC+9Mc_3&H-W0whvtBs`UAAIh4OQihmk@T-3eFRb4e>jr<B+|Q_^3MUj
z-bp_J*lqtWNHbV`mr-{&I%%C#wVXOR>XcLNtdl+o_*G7twszBHq!|?7s-%MS&qvZ9
zMB3%&v2gijW8-C?NB!3z(pMQHd*aiR&f8VwN#x~Nrtelwrdo>_ylob07+$Zz^}@Yl
z;xePS(sg;|8bSRHKDyanh3J8Fq4(JPU*L*;k7@>OUXRFNb=lv&@V(?b7^6W?`rTh6
zGeOCndBp8=Q${UpEA-hP?0iBsD^JqDIQ3Z>{jux@RzhGtBF8d6jlQyBJW;+lK6kXG
z8J>MSR}*q=*=f(|-WhKdRY!4s$X?&dD<b*ZiXEZNSUVCA@O89h1LX|1UZ1w4S8TN9
zSCE;=m;6I!NJH*h?f5yBLLplsu*|Wgw`TLeyV!EUrs4m-EjivWT!#qTNgy8NZ}>gh
zZnphjXw%8I@?%H#&WgA<*f!=|IC}Pl@AYJe8^x7rwdrM$C+_(<`eE$;RHy#Q@$zek
zueG>w>14ypzKpU5Y&mo+&(E1=uzK(R`T6$(iJicF9ac-#dh=}7JR&m6BOT07-lt3%
zAfL8(VHF7~34u7wyIalD!cryQt~b-nXM3sQXQ$*1FD-+8N1r$|m*>2udC)n2`~9A~
zv&dk3r19JDK^j>*Zwks}{NY+Bh6hf)s;iFci`UsY-S~w5!6!~9%N&#25z80&41SZ|
z@EN3G>&v))%_6doFxYmNeZxx}XxKC^d*NSNCi1)pX^{tuf=FNMD986(9C9DQb7E6L
zW4t@HjC&pl<N^0MyI)kVHSvbl^P8pO^POVh1M9-Q*A`3j`K3xbRj>K&Ak*j(q_UD@
zT!{D(_hxK8;d{Aa4vsWsA$oJTC3}9PT=8-<N9<tRL8rhwKaZr*N4`O|36HJ}3(Zog
z_Iz7t%UztPE5YhNgj4v<<yvQ}bM;Cqmt#fN!`!|%J6^zhALHd>1-D7<e7n>d$BQ7j
z1wcMN>gulXdZUqQ^XCuzeE9a>`^W1AVc5a>0Q1JfFQC}F7{4w2dvCFGy>a{VK=RhB
z9p;4Rm!MsxOFMl9-n>^Z9)3EU9&a=YI)fV>oC3ZFw~KGQz+co6H>O^{2RPp_Ae=yb
zIyad)cJz3za9Xry_$G}X8zhZpVKQ?%Oap8Ey>A~BjWgwDJ2!E{*kvP~_Y9Pdd`^h_
z(v5UJI#@dP26!W#PYsrio$kYQa38Vv^Mj((hNG2hJ^}hM?f>OL;V(8Sl^l=71c@wO
zy>WaQ_e6XDe(-cwGFBSOf_25^I|fgqIwj%+XXla5!6DF@HgvcQka3W7t{(!Oqe7>6
zT<O3zmuCh_htmsP;J8l%YsJf7G;kVKnm;?07c!zV%JQ;-(kT|3Lga*R7s~SLfzwb~
zOs`RYUK|FUV)=~QZ!iX2{`$evDYqI%X~r^vKmX|9>8Rp-`_Kn|ZlHAVCY<r-g7z8u
zz^@LRhKeF&#Ge6O{-I&efe%dOxB@FyAsWT<$DBVM8a+dZzKwb9^1m7s9j>1;Q`N;E
z6fr~&ter0Z+X3Q-x;CtxW<cYg21TPXnOlGyY6tk&zJbkU@~(Xj3w9xqot_NFnEOEI
zz@TKPR+n-(MKyZ@5490!=kEjlrw$5#yId_bCxpawCK&Tc<A#CK$QT;wFpcqn(wMX~
zg1$~Uo<C3;Q-+2dX&u<(j)Bscwlu=Jni(jKqn1WkSFar?jbqjx;<~=?&JT(P-r2w_
z3PNM*SRe=XZT1c7-gG=ze`C$+O!BrbVqV<$mO;r=E|p5WGZKkPet*ZfyYFp-qOn|T
z+ulBDyvz77$E<e_ibiEB*K8L;V=v~WeFM8!txPSpeC&q*R|5ZU42=It7rpo``Ty9!
z@K4PzNBAfHKNuW-Y**>bXY_+@-F*XFgYcmimIvq!y37$BVa>bmF9sz8KhVxiWTvqK
zaYPY1*w5VewSm&%M~J!Rd^-oRveWX51Gax-({H~wC|cZmP3MYpR9<yyh0EXR$za?<
zKi_|7P_%HysOSw8%;;<U0PCy$*A9vXe&2)|gQ~<X)YZV&3=8us7zUvz#8wGgAT&&%
zE3D=A9~+b$hL$>Xhz{nG{dW$Ej_Eh`rFO1i_H&Nu7Om)yGJW5mXhCftl(C&OtCU7y
zE3Aq34{Q!rI<SvR<K>_+pgFjRcQeX0`>=!jzZAINylp+<{xcP9Y7;M>@9*FK-mu~w
zuS`{1DX52^v1WC$B^`{D`?tS89MG8z$V?P~pMi9+HrfB~f$3?yGU-c`@z*Bw+4m2S
z24;4j%7h(=DGSGz?a#ly&gAYbg}XPOSSeU*&w|z;4^AdIYQ)TBJ~g>nq+Im5FAk0t
zPnPzHOxOh;=}@Na&zZjd;MOVG9SDd`6+lM(?qz({VcRlsAB7z>{EY(q;EFwi#Eov6
zGNf!z4esMf>zcvRnoQ;EHAiPundqztTF)6QEi0ExaL)I;dqD36+op#-X_^R6SyT@A
z^A)!a5HFvq`uZ}a5q-S^bY8w~I<P%%R49VJZEyR^74m#G{#opJPtQu}R{?H6<vJN@
zQI3Ue%Yg+<io<g?i_b@C3enLlaBqJO4&ffxR8$V!zg)4pZ8@N`LTP@fRiY^P0#ig0
zS@59$ik}!bewsxIx)K@v-36Mzv~8M=W;Kgfk&P%K3-SKiK=9%xE+cp!9SGj}5MHde
zt{A}F3q4HWEy=*9F9hDl`sEjkO;`5Yf$RKsaE%8)pv-=GC-7b97azaj#wg+bSUqvx
zhWNsMaq^dJ$IF?5^ByI6{6fF@`0J?S?N%Z0|5SzeCT-pKGlUS%abON?P5bn{{*ZTT
z$6FW^#N^Z^$IZT<eLMKZ8|4~q#iQf@m3^;Y;&EFtIovU4av<ry^D>9eF8B6p!|t^B
zQrgN&j(#230qcw_uO1G)cB6H4`ou&!B;PFP^}Q$1T|RV%i4d(kXgzN@vMuGC?LaW7
zlRk)d39dXbV0yCcW#6x()kp_xsw?~6gXo|`p%Xc4k-qWD0n6hat(c3*Mc?mxAEJX?
zA$k${=pSbXEFZrZnXlwqi{gp7mOCfSg5Hl0n4TG~a#$iYbNUu1eWU<dKRX;+?Lz+O
z)WlK0tBFrim+u-5J@&PrW7|GJdhZ(^y<kwb^k}<}42K@(fIvLj4s+R+pBMx!%#e6h
ztTykg5jaMDda$_1aTGyHPQ}E&EZ7%+!1IMGKQ~}H!P}vR2JQi_?0aqEju(NR>>H@#
z*qP-<v%JWM9S2HfXmX5tawu|feU!rjj1T()db6PS&Ee217V<TDw5YOy*4VD$(UQlE
zN(=pWY-~8Rs)c;3;R^<W>{F!o^dZvog|qbVJ<Hg$heNMb#emo>%~wh*fs~YyH2Z!A
zvPpjkXa<s!CicX}P7O)U#e7&k(i+HmWMhBFhe}~uc&0e^n&HTWAD;{NaeT)%Ha8qv
z<|mxfIr;VF?9^0gB7O9z`}~iz8^feM(Vg}ihe<ornf46ies~bH?IAbWqvqiR`vjib
zj`jU+q}vbe#~ZnFqmZ4LG!I$q_;N33^!;w6OM_=DH1T8*r%2A*x5+63-k%uzz(DlF
zPdY-6>|{K~cS~dI{o<F8Yr!M}dBwiR*q>|**SNg(W|v8V6Z;cmf7UlnzO*xrH*13Z
z3F7<nzVY!_UB<C{9N>F8@cm^BKKo6cubW#@@5`O*`Fq#c`^h&KO6^p&&QmY4@&kr3
zdsf8vL_hd=E?5k{7lYHd=L1%b&iwH_zK#1|V}I8VZvn1xY+7V9xbbD6Z{d0W*w+Vw
zbKL*3u@!*oaz3qp86vF-k;<3rK-^ky3wpP@3WRax%0y^gIYhZ8Bede4(G5y2ckYC5
z9Jp?Xa!p6%x_OASjz(xr50Tcf2(7qpRt9A+_nk)C>*NsSI^oEL_2YrKwd$bcvacJ<
zxItR49im(~k4*x{L(+=dqZ^o9cHmH2^<m0o2M*FY3AvWHNlTs>Iq#@&Zi{;dbu(Sb
zc~9f5M%m5|<nJZm?}z%}Z<55u<(4=!*AU-Z`oYIjlw$C~_YcH9kKIgGIW83PF{qrs
z&<9_FC%laF@x|>+Zps%wu<d~F*Zbj5)<2<TrqAD_{ov!5tR49Ka6kCOPvZIe-G1=N
znrb7yEc_(yz2;5rA$}KrCX4=cAZ{;nGhFf!@Hn<zo&H5!=lhUTXpNUD`ZYX#_%`7B
zOdq%kVgtO~SedJ@IK15rd~wfpH<L4hPtO8iR}<gEJ;{Nu^uwpv7UNTm_jZO+$_;#8
zFY~M1enxLNPKbg12il6S7hjIWM;>v*p@S&#ag6_m9^{S3Cmk;I5MOcr-@b8*!DDfL
zt8bjfIPS{^<ns<3UAnVxoRQ84e2Vk(zH!PuZP1}DPWaHl1O4JG2%p&24*BH4r}T@D
z?=PgsH{g3l-}p=i*MWyR#JiCPuO9%u@#P8+1<1PhUAF=Eb9=yT&X<gA0HnuDjpb@f
z4|gK3ct`Ny#P;!xmkRj?4<rFf@gqF%I(TdVcnkHV8uzhqR4!2qZj7A=<KD4}j-8w6
zU>v&ef836`z@F2=JNo5W))pc4`g(ZTKyZdsEV%JL-obkZgFC8b!H@U*559UZ_+3>C
zZt6PUFK$_P#p}8}5S;P4?&ZEE*5^X}j(61c(qMSsplgo5Z|E1d4C#F3JUssXaKHFu
zA|A){k^mp}JrBm+w;bcpZ{Gl9|75+m{e4*$IQ1|u?uuKF+Ik)LAMF}Je@W9YXvZ9m
zXOG0lyk(r@;UD><T)6-C;+`#R1NXQJ;rtw^KOX(^K;#JjI4I?yj@~;!+~`ZdYR3HA
zfIDv8*rSfjPi|U^l2?46b1?26Xp8t9J@cn5$DLoPG<=iJC;Qil@*PXZT^Df85qE#G
zRe8eRX=HdlaDS-}8O&HHCKTUe|NYw-Jnj$h(Kd%s@Bak#y8bX4>tB!h|4-_NpLghw
zn2qCkn097c|B!k2Gg{xQAmZwqHF31Q`5~vc`sV%1XnkXixcX+#Ia1&LFphIuD|)=v
z^A0^bPTpg(W8$yDo{M@nb*VS*{~m(&G-K~)L8s;$xhOvdKifrrSA?`Cd!iNo?FG{M
zsZH8Ne<uL~9=fGln=WU}A41zZrR~Op*wr`8Hz%R;@tEV%#TMZIklCl*P(SVnbZJ8#
z7KMk6hnSNGmRF^G<3Zvqr~R8T^1BBVv)*CUdt;Y+<B>CaiTBO1^@GE5i5LCt&`)-$
zHy$}Z_5kYt%(xu==|3+sBfIf8mcKnxu4CH{&||!;P_H)f?K00;l+zPsRA}UzCH%PF
z;XDqTDz)%cVX0DSd52r&AH>%s0^`vqUSPu(M4JC5_%Gv`yYsZYPS~sFPuld9y-s_@
z6kn?{mkAHvpXR>_4=>53`ESD0={D^{z}hH-M5Bz-8qbDIRZ**6^opf3<w7afKHDgH
z(1%yY7k7}XwvcMnAzCYSCga)H;^cx8%d0qZ*T6VkwNxvd^>8v}$~l;l>2#{K)M!-B
zf?T_KHf3w#=ZCz~O1bT(tL0h>`YIQRiWP9UuOO3;<f@a939r0D)BKnj2Yd2(OB@o!
zOSN2R*3Z-{ZAp<J<~{sq_u{h6Xf;YWU)?v6;9gvY8Co9tkR1Ep%-0qm5M;Nafjr9Q
z%gyRC4C?W$O)z!XNNntA;Q3|=zuZ9i(WIJRN#S?`VZK%@t?-Oa%)zNV4=u&-K5!!|
zRmB;m7PNI+cpwgamr~YwfN2iuX)TuL;Ym;n%B>&C!Kf+oqJzytZ7L;I&9_eb=S4%4
zP?jlbnIdk2fQ$$#uzjb5KR$8TWQc$IigJDw!#nKcN-dzS0iE!MZwt${a@)fo*Wy2`
zL+sq~BjiXb4P5n90p_fgD!y2@s*zF~w%~!4(h*pt+`=7qYPno&FM5&E`6W;(g9VX4
zQivq1#y3X|W^mnXH0uQqXREHj;D=>g7J&$fEnE2gZzg~bM8#Vmsp?bqnp648GMq5q
zYLypia5XV(E0VU>1hRHBMg0P5`B0%~^Kjo`p)-ZTgmxIf83)EO?xrIlA7_{Q@U#OT
zb>L$T3~k#6kiLY^Ku_cNtJF$6U!lL7!;xWXe=G|!A!Yt-i|6eIdF=U4lKnR5fI&6(
zgt+{<dR-3iZRFA4FeZwNHp;2m5`O%n6?D>|8ybb<4w6-CC7eH;LWeGt^A+QL-WhDM
ztAvMX*TB}2B5J<4E|&Cj=F9Ui2vAB+3nN6TRxdXn^t15W6k3YI-48D=OXoFiWCkI0
zCWsHeufhA8IIQ}NoVPo-)Uuw64JZttIOsTqBZDzuH;Y7RI;;58VTfh9E#UOFe9m?Y
zxKgE*<DglFlg<@$pp+AJRr5IeqK<-k#gp3|RE7JWDdi-EK^I4gh&$q_4~{cI+6*V!
zK_<N7QofQa0ig$ua~#J!90Zh_Yt~Q0OK|524TLk&Z4cE`c534^gAo*ci!)k)E{8!O
zcZTOJ!%n55H@{S=q>4)oyhtjw?Lc11&tV#r0fYlD$2c>qKt=6F8_ocLKVOSUs#<8E
z2b&>7@;R>LK-R;FjzYZ(W!0NUD05lnEYIf9`lUuolTc&|W2>Jw2Thw{K=Dh;9||yB
zv`d9{s<cunc#S&r4!-PwfUaRiKCX(6SReM`<$Sp<15k6$_Hcf-kqZ2Sh?r9<6jJp@
zTM#q7G7p!L$yjii*%{iwEaqmI;ZSl~XKV5SehQLGMuFWng~3l#&7wG=le28xQgiaf
zGj0<mBW;)!X|!B&+b{)3SB&*gAyZCazEI%uNb7=B;cNjb63qaia0b=ZUTW6zc#V*q
zRYhZ~jH!xsRsL*Hg2Mu&Z(t?k=mLl%w2>nVV|<V&#sO-&UZsjb9~Ni-)i(<{jB_#2
zY~z#wLyn6XvzRg+F|}A;SoA98+S1AqJ+U19cwqt4tfuAYZqGltn=7RpmNGeWU^kEG
z##vTe`FQr-OphmF%Rke(x%P4nnr6a35qiVX&644sv1~G&!;npeJg_vUFbBsA2M3Yi
zdx0QfPU{WQa<Z;dUgZh6Zki|6nzT7lHh|@%Op`PRv<7gb2uVE(O(+-5*`&5U6HWsx
zVSSQ>BSi+6dv2znv^7D7M+J+P&2f}aF*5DJk$S>o_%ue(9-0X6(ZdZ5C}$8FP>u>T
zpq%JuKsk8NfO0;b0p%DwF6-@Sb4E@%l-W5H&ON=&(__}?KmJ*0!MSA>Jz=ck9|gwa
zV$4ZboR{E7kWwU%9)u;I?ztycVQ7h-E9L3&Pf&$9qsg3c<esPGnJk}>Asd`dM4dZF
z2>D4^gPp+mzxGElauw1-2(;t0;8Dl`4nUsXrul*4G)Kg<2Y+cE_n7@A$TTOD`Z>}!
z(JgIX_4DB!IQ=3>8Yc_oNgt@n2;dVl7Bl#0J1wBTfD#1?si1ICIktdhU_ukN7$*Sa
zpdV<hYQ_=*W-gIDV6!GPdnzX3$v3B-`9#~3-vwLA@tbOV%^*p9+lxsJV<l~DKVWme
z`3--M%R5~237_*VYv^lJ=abOTSCsnIW+>BqTDkG-$Kb=n&}W0rH+=*xx8U3Iq+e)o
zU6SLsWjTIZCb?YgwRpElJD8K!-7lwtubK#%k5!y6f&?_V8@{7)GHea~0>%G4M8Dk#
zeOKX`l>O4drtG%|93^u8qR37fe4*dt3M#iUm*-CnMmmojrmXc%iX#Yq5*5Ec4~L@n
zhzjLDetrn6i!*dhtn<Ay<+`~RixUcD6qvL?c|ps{3$~C4%S-zrma+ommsV^oK(-d3
zNsEL-iPW2$ldH9`XVh&j_#sw~xzL8ZUT#z7GHEXSg&kDEkGb-K-*e^Vm^l3eT^V~K
z74%5+T8!KuO0U7z!{V~Ogd%#Fl>bxme_GmS<o~26P9gsVW5zR2%RTd45F0VLA;A9!
zOZ>ms#Nr=U{BN~D9A)^AGW?e^T%{}{W%!RW{Fkx}N7{l1KcSuGm*qe1S3S44VDXQ`
z47tKj2Ov0u-doEihg&5R0hkH3XDu^Owq<<5pw*IFG~-pqwYXG=6!bEJU|PWpwF+gm
z<{0rAJAO(U0J<Ik^Glkj>eUO?0)N@Dfjb=D=I|#V{RG!#p8OUf*RdXV2i3&#yJqMy
Rng-~}FZbBNh_{8_{|D6vyr%#F

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-baltos-ir5221.dtb b/arch/arm/boot/dts/am335x-baltos-ir5221.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..64618c007571e688aa204146299a22750737b3a2
GIT binary patch
literal 88634
zcmdVD3!G%vSs!?7rstv2j5IS6!Vfu=JTjK;DR*^s_dJYk%93o2EE%^gL2M(asjjN-
zu1r-|sj7OqhnS=d4j3ZBuqeS02YL-8-d!+)m^B8oJD?<s?IqD_*@47PG7ct?*m1N3
z_U9iVkpKTX-*@l1w{KNfS67X_=hvt2cV6H7Jnp&oo_g-sU;L*a^PblQL2xd}yyYoe
z??XI+cpMSoj*lY$aR<l#XEe1R*RLmhxm#&9Pq$V(^=>8T)lZk3v$Go;Qj2w_5N}0f
zJ4@f4NWaEQ-v#*W+gIQD@M8~T?=Lrct!}pd&g^`lFoObwOl76jt*r{YkLhxwUhdYq
z%pm>;5Z^G}s<fx;tG!yM(pp`uReHs_xk{d4x?5Xr)>eDPf=l+wo#k3D*KAeS8nxmg
zYt##sVxH&(-#6oWe+s^H(mukMpN^v{l(*x05V#&10@q9$Z|5mM#2jUP3*w_G_=b}8
zJkfP)oqD;U;)=ZY1Lxx@ICqqn3hjgMiBa&)rQ>@D{8fj*m#V|^nQcg^N8)UZjFXy)
z3vM`jBjXh3i5Z7D=|Ars6=y~Kr&3;Z);4_KJ1V{^#LiF0@Vx^3{h;8B_l3E$G$v}V
zbr*{>fKiWuJh06V@7M-9W&;Gac@^T*JG9BQSFRLiX1BHb@uAvbARsXW(tA7NPfEM^
zm_jR2EE`jjV}SZ#t+!I^tk!x()NGV5*EseNb%^^TW5jI|lW&e)zm$S|r@jmvl&W3#
z#zFet$A`d`-tXcFW!$c`*JRLEJ#d~#n-`FcF~7a$k5RWVv)pN(uCzM6+D5K?ju}p$
zM{xb5PDAqr$re2m|EGb6In)i)*O@@D^uGd3-YorPg)RN3@%EWaF!iH1qWYQJ0TZv*
z&wK;m1BfDTz1pbdy1jDG%~hFZd#$vL6v`RchV4bJs4jCte4HmaPaFQ%1AdQ}eiW)Y
zt!Z2`-{F-t0h2fKVlmTdw{yMnVndlA-j^Z<t#++b?$uY9bL|#fzMH#T$o1+u6+fg;
zWgbK{en>-P1>X65PTYu=N4C^C44&T0#EH-UwB;Q|-uDK#{f!rb+va{Hxb0IWAM5@I
zDiQy2MAAUWd>H?X27E17I6F@gvHlv;IbMDBHPmNYN9Xu&-3X3%UI<S7mFG0y=x}}V
zmzsymHaan3yte7`^ru64vf3V(ZFE$cba`I(+hVC9<@rm><LipEp9JJH5KpM9Q_pfa
zF_f+-LlH5=UC8Hlhx_E)H-i)Z@3r9M&l8XFL3_gvalV23tXr(5>*Uq{QI@HZPWs~}
z-<ycWcW<q;*h*kGUc|23aNlwMMsV_X+rb?lS^yrao5r`pts|{+ZuJHC^e;g5zP|h8
z2H$kgknh!cuhYu8k(Tx}JfSVW=_fvIdCu?eJo{V09nU=&-1$?FqQLkd-xw394*4f~
zX*bu3b6f~3Vy%CYm11LV4mFwS@BvTeqY5kj;QAxT5Y8i-pQzRr*Ot37^b5Uit7150
zT*uhmYL?r%`sz}r%o3o$Sjj8#9wVT2W^-DgW#r)#UR~<rS(F_@q_Rm*XyWz&py0ce
zK)2p(V{~5B8Hsd&D|J4iI4noVd<Oprlg=j^v!!OazRCh^pW%3T5it{AHt6yk1qiJB
zG6LbPQ?4<WTfel{PIBeyW>NL}gV*pMWFNdnv3Na>>lChc$`${J7y8URUv3ADa!@bl
z5oeHzp!^M#?_QM;IMIUW5g&X`;Vj@A3WxYaUYaaJ_Djv#qH|H?xH{rP;oK}j=9;ro
zEIg6Qb)gj$gWyFh$nqcg#k`(*eyv$+237u(z<klY(qks`a9^7F9PdNtH{hhXrFy5i
zUhdRhTWc(_ipekh-iNgKM7W5PDpF@u-^iQp94cocVU_HfGR4Jcuh3>OJ`%dyJ1^8O
z^~!jhS7eYK)AQjhU_@ttOneCsk(}Ome@<WRUg=hH?5J~=Vu7nethTmdKcY?8H=pm+
zE(5gmK>y>o#r~zC$Sd*Og8VO5>s_u|s?0<Xy~X*JftO|KBO%Y0mxf3A9Fi|e>HL%Q
zg$MH?H(#+_=#OZ-%x0*AEK%_vVwP7L6E?}xE`*DK5d~fVj41F$z=#630V4{$2^dk}
ztAG&&-U5s$@H2oB1-=FtQQ+qQBMSTiU_`<hT<$^SmD+f@!qn<1MAq4lcnVSAEMP=|
z^MDZrE&@grcmXh?z!w1{3fu;aDDWm=M1ijYMih7pFrvUW03!<g0$@bK0rIklgyEsV
zy@<Thw)Y`Qo#1P%FJ#GBrroJD^`?j#mc2MPw&qxroIO~_>z7$1N9l)tI~hM0fhSXG
zv?`a}-5lvqgLg9@(bBI0%%Ev$TR|FaFO_BsXV07~RW3=5sLmgIX^aO!uvFiuRdYg(
zNyCM8?xvsS^uSS#UMToGmD$3jJ>mcEB!22!@L#TXdZn53uFLO%M&{nHBx#(A(I~i0
zl>A<3te#2IpvOmY6!i9EFEqY;qX?X48`|O(aT<E7uooIn{px0d#y1*`9vrH^8X`A7
zhWDk9%Pp|ABmbQ9L`T(jqfx@9Lk;MQbLaEOXRx|H4ZlCKS&q#j*OfNxk6%W_TqKcr
z=;xR_r>-JCfw+RS;U_QL-$?MXQBY~Ep3leEp}wvybHc|)!Q&#tEqoBS;UF!}TM1gt
zIT8Jwh;DU#dMD6^^s4pC^=hrtmlknr`+eN^;9iNQMgC1q<FfB1QJIVzCz*+uiR{sw
zcYMtu+wf#2!Pom0KQ7z&BA-dV&In)Cb10f9U%#jL$wE?JRc0bOeR1Q7?t88;Pt<SB
zXTlNJ$uP)oKLDT2BAx~c^AGwG;W!UXx@~bzH}9<OC^lnTZJ+8(AJKBMkkm~r##go4
z5vI=f^&_^A>1MT+<2Ih}=;URPj-G~oKwzqfdL}n@#J(Tth`gAN+(=_}N6`^+57N<=
zmXn2~j*c-C(fN<^g$_Pw+_?kwb-rFIS9&dfBv3wN%pq>$i?^rVnqlATktSV}n>t$3
zJmsa{Z99XBGkbM?9gV|gAB4RwAU^KVAV1u*@N`3d%xHamXxK55xJ@@{W8}|hIax59
z5q?Y5PR7eSnThChhP_?a|0~Ec{IRj}9v0|YQsxZv@xPYqU1`T$UD^-w^{1e-HsXgo
zTGSimiSuM?6Sh+M8dh(_JxFgqr{!e9^fm?ckgwy+M2vI=zToR~C2lfQn@}A}L;Nwl
z4eRryVf>}}Jb1Bk;b|G^be<eDitDEEvSPe&-Cme$u6!3V5GKh3{mbyvM)U*G2Y7&K
zc3j&JYZu}jV3&QLi^|0=b>jnjf6L$nNozlnEjaHEpzn{3LZ5Pp9@?F?ZnuP8O<|)r
zKihx4I7TMXx0`Dl{*)zjtsfIF#|-6#>#+mG=-c40AuY6<&9%}JCi3$$eaAbFW2Bij
zPtw=92KHrtH`3lbK>D|M{D|ySw$Sg@o3+l2urOb6vw-pG&jEwvzFT?VI$YMvxH53v
z&vpEZ5Pe<T7o~-l*B~A7QgFQFN8^QZQXiz9<j3bB*(XRX;$c>Ks314wJ?4{x^f4?C
z-kL)6(1`Ic=XjVI%@>E|!5d432aXSs9_E#Y$=bs658+`o#={xqVY0TM537F&53Lvv
zXVo9(kQ>z-wtoz3i{!l3HXiWaN2|9iJj|W#uZLmA34d<qIN|jJxo>>0Cm(&`N#nu0
zSDfR7Zi`p1zORpA=L~<`N}J2+i@sf6Z2Z(~wHkL@L@PBhjMek`7)B?=scrYAjGe(3
zqH^(#j`6Tw?dixl>v~9tXXvql{g2}n$4P(eRDNXcAa0Y5Ht8ZtA8pK)I=#wGnLCqq
z=tVrNbVCjzK7AXE%NM*kP3*vjnobY1J`16)M&ZHtg*1Om@^CriVQy)COnTTY59<*R
z4PO!FGdDvIuQVR`U<*rIj1ace-;+H~0<ZPWVeGMCd{o-q_0mjX9xH6mEQTxAKZo^C
z?_OtL8ZXH{@=%PIO1sxBb(VT1sHZqzaMOA!KZDj5w#Fnco^E8E$Rf{d&T--bqV$jD
zcD<D^RTpU(EL?f}IzL-MX;k0$kwNrrF0*xAzcK6e9&Yk-1=01@N>%Iu4rI{w>J7^S
z*G(KV$qV)1tzkqD#7jLOY`d4|JTH7Sn-yAul}u+o{b7B=qdk;Q@OIDHWN8Ca7Yu^f
ztzlc7PBEHI%qQp%K0hgQ*@4rZytE59>pgy~;|}EI1lsU^1buwq9yM{RZpAJhZP{le
zUDG{z`Rj<niyK2)YrRt2Ju5gHdv^)zq*(tQ#$UO{q)l0uI`Y<g<n0i$V!ZI365$2r
z0VA@9K^qw-#<%Y?!|H{&wY{u22wR%#v&5Qg8*hIl$=eQm4YLL!PUC@oL!z2a)eqN+
z)Q{>2&o8TZo1wniMIM8;m3f*E|D+za&T`>XS67F9nZ6{iLZFaIwxteW7X~hi4PWYW
zQJa&2%YWy=Zzp{G4dBT%<{DkxxnHXEI*p=RwvpbgBmzFPgejrPwHNu|mHyj6ybtl`
z5J4}vhDcxf5+c$W=7IN29#=A8dZ3?B2bQLwInB#7W+RqnD#&&9`tg)SIe8*o(jYDB
zYemyv(W}u)qkR^2#3qf|P#XmuklC&uZOTsC_aai(rxDqoK8Z+PK8HwN{#>tvcz6fu
zI3DI!JO$X)D7xy$2WfzhOcvLj^!ztb$N3-kd2-n22}Q2at_*`@R$9Ryq25lk-i|s#
zi|db^TYrSqXefkXXtCalv@U4Mct^aZPx=q{sh$2R)k;WYMnoEh2J!DC&zp?~Iz~?R
zD<eX46%-;2K`Zkp>g_~}YYECDGI6_@gN1(XKpOP70b>Qxb0{z!4LepO+sRn5No4va
zVJPts_G4dQ|6m~eF~oZj$v+6C+L6z0ogHU$<<@FQ&g}>erQh%+xIuK@7t(QWNXCdQ
zI^l+}W$=uXWuQ#oqqIaWJTj#z@!|q<ojg0(@*t{>V#{PZvE}y?ned>)zGGt;za_ge
zo(<CL`%#B-IvdXAa8FKg!;fy*b_aPm#Ec?uvYp8Lw}=eBD}2O79$IF0ia|1;MtLan
z^3q0*^GLIZui{XEFoew9o*hNzWIK`h`-sf=7*S>_bCAqWpgfcr`mNNK*1C9{*DT^o
zCX_J@Ava$W8Aa}7JCXbQiOl207oEK9Fn^-P&g0VuP$!hT-Dwu_DID7o|2+h-Zo=!r
zcyF$W*Uq~=8>6EPR&w>JV~mgN4!#cdEop}7pYz)SqVy@!#P@PY?uF(tG~bct5BM~f
z_Dqw@`5kHgpigrKFD@g^um}C}RwPC@u`W;5_jjO?*;(`+e<zrq@Q^Lxi*}@)d8=l5
z=$PByEmnIDI~S9{apFs%&)r@YO_Kfs(D$Q{Tfd0@U1UV%m-n~}mSTb9k?Sk?dYfsC
zr)?s}^~pQkRph|EnR~BW6p4RoDAn6O_HVlvL;HPPZ!^%i)Di1h-4AO%)1=Kk60R-8
zRvyfK0@mSx@~3$A7|6~L5(tWGSbI@6ie>F&O#0hMXSnC&y<cnhpzc18g>2>8U4tmU
z062@t@J>YXoYm_buAGmU=D_ith?XYthY+cYEFxu-F;UaJ=WifdIoFsEBW4h@h_oYV
zSvmKUs25A$4fw5yR-gCoyl=5I@0(eN^{G3AeZPi(s>gkwVTPs&{;pT{C9jM;z*iVz
z`ur#|E+QK4|E4hH7hTUIP5g|B_pJGaI&xjxUHI$O1+)SFtB>pTUG6G8jLTnXNAu5*
z0cKF0IiK{>)GzgI<*)J5z+?CPSCK8c%f!C?cI{|4_E7n(rI1@Icfx6E)}>e>q>=f{
zeV?P-2+cvZxuA6pfR8V>E|s~@$v|Gw2lsOzz6X(h#Xy+*VhpT<1?&F1dK*D!L$ZwC
z{%p0jR9<WJtRC#K|FuZG98vWk_J0cLKKAEFXlyR^cVYi$*ak8`LuK-M)m;V85cc0c
z%6R4b!>^D51hcn{QC@mTf1n%`0pE{>M^Xq*E(GWcZY)9}(+EZ{4ZoES@`bl3jsf$a
z*zAW;uaC`mDga3dFWYRE@~sdB#JKSs+rUSjV;Wa!Pd?<EA)BN%A9ec9BfcFziTVtt
zm)+O_zHj}Kypb)&8+yf9)vc7Pc2bC=!M+mq(epW1gLw$#VUX^LoOSx?-tUVXGa1+y
z&kN+*LiYW4E!CG=dAxbK)S6+D$}V>MJ4lmn%ST^G@XHJxiy<6gZNL8<U>m~{?X+fC
zS7`mP;_2fj@^zcxAI49d?#MypAMlf1eNz_Mlz1$XLx(rh#jQ}D6r3!^7w-*Fl>DS7
zY16E=qyMJ$K~gb&+MLWZ>}I}36j}b$dZNp#NN3vhRXq9%Z^~KD#d&~yZUyJM_*`E<
z<Y$@s8ZY~3JH@x3bSbf=xmTX`(tH-n{YEVp`Yc!aB|LU2lt9y8k7J(Q|1|2b9@R(u
z_j>Ss9(>w^H$C|M5uEvg!Zr>=pTb8G`C=`ni_&^yrm(S53KwJKnSB7fWc~;+`&1GK
z*Iqu3Ub}l{{`^cnDU;#}Hc+23CGpHA@L&|4N#cON2`}$LUFraIGfzZtOvi-;K2GpH
zQ<Tl{wE>eSgp5qE4vyh_Ir2nKd5-K&#>giw=va7zoMN{OaNP-*f$+T!6qvj-F#q+q
zW)&`a@Pi8D5)}Clf%Gk(@C9Zf5Pno32QPT=;~q@CF|a=MmR0zo2Uk6K#e*9j?E5m;
z&cuf^MeuyR+o;v3&2*i>=Ax4<$_Y~^22&>nn@(7#=;fR2^c^oh)Cu#clPn@(>cn8`
z#9->gVCuwR(+S&N^zuz7%r~77Hk}ambz);erdqy?(WG8#R_m?OcAqi-BhTi4<oP%v
zgOBqOq(#p$oN;~o__C-EzGR<W;TS&B5qzuV)#_5C++C60R_ZDvr2R4H(||($WG$gp
zWK1;ps8@&lTR!`M!Qd~1@Alxf2lo`FPTz}o7?I&BqQOsl@CQBkLmuqwj$^XOs^c6s
z={hBR?(C1b@I~prMuWN|j|_yfxH6D0A9o39A9t@(J~KCSCLFq07rGJL(5J|s#BnBp
zql#0Y{K1bn%(g3l$s=fH8o1u);22MD)I6JGIQAv+T~wYnQI|LnGVjMfgEs(Y5fR)O
zGY$@J=#?^j0Wph6_>VmJOCId&>b1!Cbw$4X$&Ym*ljv#zFnP(~?{QoYEBpamvxt=c
zDO?$d(|nA)%pqnG37_-e*GF(>3ozTTj?W|Wd>%1B`>K<=N0mp?A&*HM-=sJM4;DK3
z#Bp`0=r|-T?nwk(gSS?9S_4sR<8R;^2t4^~9>1N;^|-IZnq%ckZn;^n=kS6F5hIWv
zzPl5yvkN@wD_)Crh!FP`2N!UiLR6jY{|I2pscE70Hq9ILJLVrj`waBMS7GGSQ#|xT
zR!HNInLr>-yLU@_|Nc12zl?Ya@m|DNAbumF@+$9Ia80Ud*>5REX^{o@56&O3DlcKJ
z&(}+lWo=^bop5hym~XU*(|F)b1$;bA(?`9u@bEt%Pkf03gS_C13<Sk-Q+Oa>ArJDB
ztFUlWd3b~I(5#fZ?MM+fQx88H;~`SS&E(-}<DuKc2->MFHEJ7?Hg2w8{M{5@BCXt9
zUjAOl%S!pHrH>yo9?G@uSBnR(iKMS~R^=lBByVaz{c)pTTj{jdoB2|YZ<^xF*xF3~
z%o)y_>HOF}$e{0<UKzEO@!P{C^HVh{m$CDHq(v8wmzhcO;*Hy>ygU%+r7%feD6@`9
zsk}U>ys)0=2a6G$g4QUWaj#pkt?W_T9{ENNU!CM+Ys8)IiwX#=$9a}(gRFxOUclAX
z2q?=uj}=9UEra#)r5aA+LQvksM&F9G@Sx{TmFn#Z&KkAX&!jHrX>W}pZv$Z)2{l>Z
z@aY=m4$k$AM&qM^za>iV|Hpvu(=^)b|0Lj7A--Dkz`OAE6G#hR)n+-@!CRlTPH{<3
zsUU8w$s?XNay3?~bXwi+V!6X2)={2rzY4ghdBDH_S%sCy{r?>4tXKY7!1qLH;fH&Z
z&Q?4hrvLkue_!jduGCLFx8-IbiiE$r3B;aT;$%vE0cd$vkFs8u^M+{K{l{Tfx!x&P
zhYS7J+h0z7cDbMOGGe`&y5|ht?E5gvtuLWo_+03p0A^5~jrd%MXC}E@Y~n%KXV1_8
z@Bc&oLo^@w5a5hx#4X@iMwvrj+;IBJ%{1k9lI3c1)&iOcAN}wFP4mKatkM!0`5epA
ziM{nH>ccCa;@-Hojuij+2gvJZb9-2C{3Y!RTzh<0zn?xu-KP4SJ*+2v>&v_a8vLw$
z{{r#B-xi3N*IoKs_<RiQQ~gc#-Ph-ShYTR}vCEM6WFm*?CWCLp^j1)C+WiZkJ<aA&
z=*UT#=SR|3d607<zdhnfZ2yx;_p`mdsKEBbIRV?ZfmL`+8*l8v^91Q%9Ynw8jd%9k
zH}t(Z?DX@rN?$2JMqVip#=IM}34HIyhFo14`^%`$(oO@91-0p@W7!Sh5xr;da-Z*4
zFC_t+y9<2vkEv?;+-zPFEH-;!?q(1?nkPQSJ;z58l}GWjpF+BipUHVzC=T)ZDkYA+
zk1-rhWk?Nq5PyrG2dam}k`u>^&2fCzzkxRs=W_V)AhGj8{_=>|FR&H5$pz^uyizYy
zxVoX|f=v5N6Ky!YV@yk)4O%Z3a7O4X(S<r3I9`CX+rtqaNEY#eUb#BBfGF(b0V5LT
zLuSUHh^t1z2)^C6kj8ru?#CL~6oKWp64?EDt@}P;yt2I;Rt|etFs6EQ)1}j$TQYGe
zLA_Cbro&CZjBIyRBjC(M7nz@FyGVFn)<uEyfDr{Q0!9>g0WhM#TYwP-eg-fi;r*K~
zQn~xLTx5Qx=%T<2fDxtsHPk_r`ZoY0GN0lw3d}U3z*)eE0_OoE3S0z?DDVPcM1d~?
zMijUW7*XI&z=#501&k>0HNc1hKL;3*Fy20qNInl}Wd1?qGYZT!B4IOK21)c%iOfF&
zn34JP6!8}1({mVEhwCX@Q%!Aw2SnyiJ>w$bqnj=Yd=)UFz}EmH3j7>kM1i*eBMSTs
zU_`)g!GFdSUr)U2#4&&sg-c2|{;??71lHq3y$>-#pTEi=3{Xpxp-&&}PoIYZqI`n#
zvv2mLU*P$TMt}JA-oESt8chZJvXATaU2=7D3~_%E9728S{5Z_=G_DNvUfPKHjCN0v
z13ZVwz<l=L#JYRncnv(d=e{qCrXY!ooA|ET!=OjL(c1^UYbNs_>fM7V>mO~0kziNv
zn!Q%rLGG#h08b;*w$!icb*iBGe5T;%zh3h>`1|?n&cyR#FCTW0wZ{L5JlZX#f63vU
zC=$B6@UNo!S5f_|IBEYnM<x;W=wC&kxat1&R^@vq|KdBZ4EG@N{bB~nyIcRtYdiBV
zJ{w_Q_5FqZ#eCj3`T6uO=3|VA<<q~I&v$#QzWLXOk=M_^_**n6-mQOavCUzuHE1ke
zugcZo8Djj})4P%!&q$YHkN&m=6oTqzy({^U@|@;tm_Pfz|4M&QSu=kb9DK>9mu>?7
zX~Ya(N-7qrfWo@muaxg?*%qPiJKCHRxay$~u`YO#dn1mi=1+t8<MN;F=*L`x*!xjT
zG9UP5@yB_{(oX>P(<_N|FOl9%q@PNpKbT1WOd|b@NSiF+N5)>($#iPVYmG7vo0P3B
z<1ckiM0KyeyAxG;MAs~58up#~&C9$Ub%A*ZQ@@LUT3_h@EYdRWhddN%0;?l9J)VKn
zeL>I<-#^@rkFFELM|y1Uc&t{1pyt8GQ(wGXt(Lss!=UZ{EI9Th+CzCia5A{_;Gbxk
zs9qhx+hhctq>OU6sJKK%!ah&JwB})@?s(!^$jD>Rwkdp_cq*^uxD4d$AE81*_jE_Y
zEqp=t7+-puD|sl|ChJF#nZPNp-TJapA53H3fIX}AWi<fv5Vqm`pOBfrd4?5zoWK>w
zsS50e^MBrs^K25QtudXS;4o@dK<J0_e?eJ-PgxfDe8Rt^y~9~8SBMayAI_gcSpp{?
z4@iC5hT|LjL()#4<+Y6+^!f9spTIdopJDKMJ)-Fl?+!ZsDC#Hi`hCmz<v2?^&@b!{
zerKIm_0z#Gq~P`YhvDVeOB_zOc%ug}1M^S^edVR=#VCzFTzJoxrg7QkcdtWcQXb#`
zjV{+HM&maxFD@c!X&K|5Q9Q&Y_{zP)Tyb7h&UWNGDEFGR#_0ln<VHkOd<VGRF`qGd
z3&;~Z@~u_$98d1rIrq4C(}>mh5I@Ok8kZgCL3Ud50NOGS-U-;oVdV9lr`a);cai-U
zkv6%7=fpEAEWbiM+=aS!|GvZX0@j30_h*jlmHbgZq&>{~i}e_x`_%hK;7WZ~z_k}?
zF{qp)-b=Ezt@Xp73>2JP!%`3KJC$YyzbMF@ke<ILq0Fz5Qddr2;h2EHB5NZyd{dM@
z@MgfY2f2U&!ta%+PlkICPYC4TlOBAB!fcEBytmBbL#BMt!^qQdqYuk4F7<oXB);)W
zsAIm7*jJggjUD0{VK09Z&FCMSR05;%leU-N&j;8qzl_L<;YElH#6x_$**`#A-9OmB
ziKf}u{uVMa@}5()ma=}J``A*NE3e_@VpK*T544lo+2IR{$Z=)tv(Iz=QZ4uVJdV!`
zi0{yP7}pOxmiPv(pUogc=p*zo+KoQKxySqn__pmcKv!bxf2{RbH)(7B!YZ;wt`Tf~
zjcsA;YvZ!@qeO_XM_XS53fQKIy-Y;4&)#hv;Ua&7Z2eA@KZeM9quQEl0JAmcmtk!E
zF|C(k>)5j+j$^U$es0h^3A8TlJSD!*>n_LqaQ;HyNgea4C+qVZ=P!^T!YF<KJlf}l
zZ+2I~gUi785PlgIlJ6l%W6THg4XeI~VEEV<`;GSxqRe>bIL5`Or4!?qym#Q0r@nXa
zzoI>Dnr2sjA9$B`%>pIunx&k)PTH<}>EE7R$+wthT=wFetoD&H^W#YO)3^WJVVC+Y
z0xk7iRDBmGt?vaAMCjvtsrw8Wt?%i(h^(>d`w69i%Yll*=&hprUqQN`?)_&jyVU(f
zpr!6Fs_rjNTK69#L4-Z({vuF}RrlYaJmIoU_n$y!Ki&K5!d>cq6KJXXP1XJ8q;*dp
zV%VeZH-TcTy8lk)372iU|5ar6)4jh}zDwP20WEdErMlmmwC*|gG3-(ITR<^Z-Say#
z@`SKW_rHeBe!BP9$aa4azT4FI44SEHBm})*Q@#JjZuM?^U})cW&4e*CcCY**(Byi9
zYp5O~gTcIyr2Jf0${J+kGiXFMXPaG|Ia36$+)v6PTHqQgi^%JH5FwAGG55%NkVLYG
z^m#r5W4YR}?>-8ujCAJ9qT&V(nTNQ4*2gF0HwRHHypVTWOIu#QdpYt?Su%*$Ke&fr
z>1fWyPMQ;4cu3s0$?p-e0&xuQlLz<xIqFXZ2X*h}U}l#-89qA$pQ%0x`C|S^JDNXI
zb_SC>u?`+mFSwhsaRJ+m?#|uew7nZytLM7al}ep;g&r;k+6rfp#r+j-=CZ$7VEV<D
zz?FRVyRYW`d{OIo_W{x;*bdg)_Pzk*Kk)r1<K8Cgpk3d+yl>Jv(BIS>08b;b|C*lw
zm-y%>k=MsZ<sCf~3$5XOM7$Y3a##jmUU%ywl#Ou|A92)Od-}_0K0++i6#my5vGXx*
zW2W8D6>=zLhNH(;*CiEXd7%u{Gi^;?nC@d&u?623?qds1-+2@Z4v`T&a1OD&y^j|h
z)t$`bAu(Q5{I%OQU+8<r&CyNrHx(S+q+^>7$ZOhO9?IqHH1pAZ_V>qx-y;D8)%A$>
z7Cxo#WpE&NW3jd2j|;Mw8tv)23XW`O54Ag0XS|5r-xj40{3u|P4YD5Kd%C6*rhgG>
z+SdGruJtNJ`)zrEQijWcXBCDn4k&FFOJIBEe_qqPFwe*PYNXBA((LW87q{8F@0#W4
z7SPh(Th87`ce_^H)BNx|B#xkRj_M0rK;e7=oA;~yj7Ob;csZ6u`}-^FR)yItr~T9(
zf<t*Z@FnDXwwM0?>&P=3B>S7cW+cw>uMdu116JWN<iXxOmXnI|q$)DWv#H&`f1Fu?
z$e#%gU&AbkNLq)V1B@u}4Zw&3zW^AK@GaLciy{h)x-Ui~eB>g&c0&}n4H!}2O~8l(
zUj>XP@D^Z1fu8}4DDXAFhyp(c7*XIGfDr|L0WczAO3yd-X+4fSTzxU0`nwx3$O66r
z7?JQXTwaDKFw!qW6nGObBHJFj3K&sn;qnqhfl>AnM1iw_5e3czMijUR7*XH_z=(vw
zVf^{rxykzwZR=>Kj3MXzZ#pL9!-sDSpnu+%fA}$s{>OfN%QY&M*Q;`MeF5{oH+NwM
z?y`0`=5YQB$1t={UE}JQ(083nFJsVpBaUMthx3b@be10PugEj!_b*oK-SQ$1aG@Xw
zDvOMJ{~OZbm=pKe*g9u;n{n;JdFP1UmmJykeF^zvgzi&qhWWX#z3d)9WgO97B7?IR
zCKZ4EaXW>J)*oYgru^M1GuIy6zotznLmn5ddG0}cH6jCH-e)opJ}r=ga|*L91Q_|5
z^8b$Z{rtjzMlqSO<Ve=B?|4XzrDcE5enRw%gXsJF*1PBz7Z-pO{o>-|dVQB%ot=jm
z%lMv;_yp{l+Ap-vg!kyLM}3Ap_JxZ;0g@O<ZsNQ8^l9?F)A)4_b^7_~!26`W>*gby
zYNt)L)8?e@RD=u+d$iLgP~3Doal9GEPQQVA{p>W_{mqdrwbPc`X=~DUf(R1!Xs0b8
zx#@O#Er<?dr{6@qes&sd4R_=kP;%V6Mxk-N>3ioJWB`G_N_c#G=OUZ4<u3Nl^HA|G
zfR8L9!^;uLQ&z8U!xifQNppTVhsYHP?T0Y-z49!Os!z+BaGFFkCg)!NK4KSh-wmLn
z?Qf_Le4h92l#z7DHTNagg)ai`FC)_K??q%Vc#J-9188^c0}BZsxF1OPlpw3uMO<kE
zraA9Ff@tYufPV-vgP28x{(>qZ*Fux>kvDp{|C_?lxA@DOkS1@834h@k>Tq|**JRde
zw~{JJq|vVo9J5mPO3CAO>?dS#HUFfXvPX(M>X*hgzxn`R2ClVO#`dz$-HP^uiRW%a
za>+VObNz1VqX0jHwA;rBvV<}?y3W7v5C@C)x~nCWv!2ns&V+M^kOp})zDU#Ge+SJ2
ze}+6f6FK-Gt_;eX?3K=GdZ+c*v#8g{_B@L{wEecRqOb0ci2}&4@zYQDPoWOO8xTzo
zqwAi%YP`BPzIM{R`2p&Q?)jc9<w<)!0srdzoXPqq@ifu?pCI<L&1h@mW8d@Vz&RBh
zdmsIg*Ika|;eHJKFZCV<y!XAg|0HNKs9(hV8SRGbW5+g8Rk~AV#Al9}SHgR8>X+dj
zMDoSJ>!4?i91B>-jWqz2ALgam9J0x?#&1Ts(m05IDKN?oem!8yZ)L{IAYUm)?NjxJ
zV#6=K^iPq_tT*`ORI$K91k#h85{yeY3;o=ze4!M!lf8H9hxN!GN9s3e8oY_Gb8hqf
zpMLw#5Y2Dx8lJ_$%?CHE2wvjc?Rgx;8RFwXPkY1%`MAfWW4H`?^e@D`UV|)PMDaUR
z5P~c#0!Ebl1;B^`-vEp#@C$$u31>F(WhElpWv&56lzd!f5J@M4ID;tp3xE*?z6cmm
z;5J}Hf%AY71ug<cBup)dr3oVz5G6kg7*XInU_^n7fDr{=0E|c&9L4t)^UR}93^OMX
zfzEB>L-Zr_b<Ry`&o0sCAm=Xz`W7W2Jw}wJjyo*Fm=w<I9|Fw4eA4shPNvz1J-_WU
zpQDoLpoWtjyIq^ojhFEGHO|?Q3T!}{-q;{YG(HB=?Kf9LF7-`fcQ#Rc(zpK)WM*oW
za=VC!O;W}2z&&LD`8sM?66~^ptE{*V-j5_<M&+L>3N{h7j_CK5UOJ&y856!i%Q1!?
zc#LF}DdOlSBWxnF{1)oa-kC~kZIuTQ&YY9hY-@YB@=gif7kIMf1n~LYL_NkdemU0t
zDIfI9Pg)~^p!J0Bw`+PQ9zTV8!XqqR#CT?SUQQrd<GB+!ErS}D<3U*|q?@L5q7G%C
z9k>p>AJOzKa>yB@fu7Fn@a@F+r-6gWEhhT4Z3~M|cG0)9K*>IqMdVf5lb1>L?Wai)
z!EBuH!D0J$7ATGrPv&d5Z}Yz5YpHK@Z-IIb`?gG5k<AA^tNK6Dj=uNR=-cm7zIW;)
zzim9;#J>FiXzsOd|8wQLPv5pjF1zj9MWAJ$F5axZy+wiud+ggqp!k~a+y4Sgel7KF
zyWb7_w%#bv7CZHu=TPUX)wkab+Qabpe;JQAv2Q;JntScr&nw@3`nGN9?zV5=09y9#
z8;`qdsKc~*8*9+iH97KA*W<{Sb<3McM8h8Y^bMeKeY#Nze>smhPY}PZyRgja)mhFw
z1eSYiacQr7$eQn7t+SJV|KF(BNB{DM7mCyMpYoiNOk58#-*5xhDO|rG*T{#{^bb45
z-sgl&F}+hJ(|Has=Q{?Kb;SE0S^j5<Cxf%~?dFF#k1-QEci-ltkZA;#dHT*;9{3l1
zx3mt^+$;DU#D036{29)fJjjbr$k-LX&z<qlaHdR@cO35tWB*C-=j@zK@{qYWh!=mq
zZ=AfqXN;Fk&@Up2JyPxssH@Pv<I+V$pBCtAi`e;!laYU4b`X7AK$(9}K>ngnpW0x|
z#LxOY%jY3>lTTjwHYIt{GZJvt@6vkOej0o(xc<;J);=6Obd4(HmA;Rz=<JI7O8-n>
zW{2a)pnZ$bhQu#JM%YgJ`2Pbu;eMTXkt-i%?+-F(FlPAsAx;)I>=33*CKnhA7@2-f
zBjFnw3BRBbFqszt2y0~9%$AD+KLZ$%@V=sp0xtkY6!;=wM1k9Y5ed^`i~=)_DDWm=
zM1ijYMih7pFrvWE07ew}24F;iUjU3K@HN1QglSeWE#ZqUN`4zKqQFJKhypJFMkKs%
z(?x-=0!AdfKkK5vdBBJQKL;3*@RUY@QGW_i;5=YN!kMCr0xtkYBn&7%2HWF5(b{DC
zedr%)<6dlSH6i*pOm^w-art9wi^<S8e}|Q~>;J2MuCM=Y(S+pR8leB!xvP_*zpprm
zzW=V`gy>%!M1S(@4vsah@2B{mJl#S01pB{@$Ep55Yn!61H5vVLOzkiK<n?d!PP+V)
z?|=KZ2FY&|zy$SwZ4iB%047NP#sK<UcIHt&LI1ZkLaP1eChz~YK1ioO`E~bHaghEe
zKmKxU7WIFQfie!p*ZuM>hrjNB8R{k0{pD^ix$<{@BWwS+vH^y$x5_ZaE7x0MeERmD
z*Z#yWO9@94h-K~1XTM`y`v>m_IzAK8z#-X>lu6|>FxW(vMwU?<jMOr}6|?WfvVa+h
z?mmsIp9jpy{Bs(GMsls{ed*_PU^e2Oft=$w;J0_gM#1ruAONErKS^r5(m;%~(QS}D
z+8av!UJA8bU9^ww*Xj7RZO;g}Q{UHl3-H`2*g|`bxQ7H42DAZ~uk}`Hoz<HCAQXAx
zyD#R)^BXz-sydT$Ws&kNdx;MreL?fEU+4I#w0rv5nAC+l2j7M=>W^)ie!{6ROs_aY
zhv^>bWxe{Ffax99{`&zlSo-NrNrvg4L6Wv+Ii=P29moRhDZN754tzF=wz5Zd9~!+1
z@zsd0L1f$T9vd*iCjTkU%o^Z>nmzy=Uu<0}Utt9V)`8zd@0>+Hp>FN>zZP{K*1FW!
zF9T+GR{RI~EfIw<dfd1BUFPw3-ucc!9ti}No6pmLIhNC!{%^QTO;;B(iCstaHKH;e
zKNZ}5e^Jv^JZwNygt{M9FOMir)61h#TE@5EBN6j!{*<&kw%hm;UpS;~a5>1meDaKN
z@b~dg`4?Q@f^<0kcN^u)cvZ{SEo^-7PuNle+d_v#AJFG1tl0_j9y-v$Z(p+zLFpWV
zFNAd<lhFN_%v-8&)T+5gef1KnhxP9PT-7u#hhB+)2_CUVM<xPk?8GD68jtA1;8A{{
zyG|MmKA&D6JT!|k>PO3k?|+4K#LIfUS6L}4D^l+jC{K(nxvo^RA;yxd=y0p=Fj?e3
z(o6KcFdzC0$0g-!S7Rjg@AqBkBlTNPIC9@{;p_O0O=qLjTj|ugD>!u)htCGhx_fz9
z`6nIr+0P<+zS`>O$Z5Q%?eU>WkZGf8ieH-@Ve><8WF7BafSvq+ZLPiW_c`Q=e+az-
zNt?Z;ADKUd^jsCGvlBhR8{rdu{A;9{FJ*fi%SQDDkT)3*?lgv(p8k#TynXHyf4rbL
zF$M&G>eVq>Mc%|d6Yn$qzQcaNUNVm79Z~<Wb(iWq&I4~XZUPTk2qw}wyT^I(-X?W+
ziM<Ea?yTV(bx$j<4*Dnjvv3g?tTzf5=?jePSM1Z#nhhBU+TY}P9(B$%bQD{!(MFmd
zTeErjVr#y$W<l}B#vn*~=s{FiK(zkGyhl3Sp8P~H@~vH3|F<@g4au?7AKUdCv&>ij
zE$YPlE`DFLC>xAKi9me*JBxUhi{}|Qz!^$U9GM|?kE8zeNA9F}nc$H-FW^eGOBu$4
z%=3+Mka)*&;QA|+@ex`1ZW=C=<pwgwc`tJj=x{GXzKwT^WHAevk?EpF%D13VWChH?
zI(dzRX&{Tq`xMp_9kGJ%%{$n0pziK<vJfK!dGKQvX-4Mt>vt>~J71wqoqj_4=9BLE
zT4$}@%jqwIH)@^Y+&O<RqF!z%bLjc{oDE)FVUF;N%eFJ_tlv<_*Dqx8-^or~=1;6c
zJ`&G7=J@-uHWIRaYz&eI?!MI`on3zzl@aI|Mn}dTO+yzlX1oK}4<a&Xz1Wz+_Ct*Y
zLXT2F2K*SfExw48>r8UV9|@n$_1cvRGdx};<=V17$C2lya>=R+Z?xY>QBK~EArdd^
zV;zcji-{cdVU57SP5jbnN8w5ZFpC)226D;oju*Z3vw&#>mSc80^jC3xCn6Wsk0Ejn
zeH@X2bzsj!7jfkXfwh<6mG#6uNQZtEpI7G2%LJQ84cBHEo6=dYKfK8%!4$4cn{7p3
zo!aHVCTNtYjIsAbP(Pekl>cx(F}Z!eAT0*PHKJc^0)uq59sR<77)g1Pb)L0V9>o4_
z<q7@J?A}YUuh@b1>uU$sxlm)bcDO2SrXId}Q|!R|N`}4Jfjp1b4o@mi!`OlSr>`B{
zjwWjC)(%_JX6oUsn_>svlQ8Vf4qL!5UORM@r(x{C@vEO5&YlY&F^i1b#-)_^*SLzm
z{?Pl}`K1rNFGI<uaOIe2;}gbdZ{3@^S2^;xgl9o#EOvS5eZb@lGwQd5kXObh+y9gK
zo>&zx{f1-pp!ecGk2-zrBTs<x#FuWLl<#n9kLwQ=*#vee?y8@VUq;Lc;k?0Fn*1>z
zxWoCw&(}7xzMy?9FrPj#(l;7ThE3v9JTkujJESvf-9@+E7H&UDos+Dr>on{qYb|Cv
z9BQ9CkR<yd-siD(=cNyAAn~nH`Tmcv5P^JPO|Wf`m43iImTyC(uE<}JH#dM8*v{6F
zO>*THl3|(H%q=UZE+&aa+T99t&*N9Tbb-q3kZ-PyC^PXR9(YWD?MwMQ^!}9=9t*j^
zJRm>x6s{EB(mx591TFpZfVn2H^sl4(pLl72A}7juE}?u&%XO0l!lGPU35y^K6DI@n
zDJTPB=u`q>+`EOaY;GdOeA<qIF#41P!gzKS!q8O+Qw9dsIVO;UxrSt5J_C6r%&Wm-
zL(M18mQS7yCeH?wXM@SJ!Q|Os@@z19HkdpcOr8xU&jyoc!sO-sxZK6xm+EX35N8qR
z5a$ukAf81$hj<<lABN(e{2CRj&amzbE6>c!uT=Gbp$7~-VCVru4;XsD&;y1ZFyNQ0
z<maqr2(c<K;2$dkgYq+|Km0!GSbuQ+6-P?2Ap&I?vcK{*M~ZJgnHg7qeHU;VfBe?a
z=WU4o%G)Hm1gAuCbIP<+f92rAdWbizzfw-ni}hEL5Bc<c_J0P#Cj@e^*hllpHv{W%
zu4f?3`yd9wvVKtb>zRqbd@6{6@QVd<usnU$e0i5uVJen^_2rq8!sOZd1bH@?JR3}&
z4Yq-vc*wKmlV^j;v%z2Q!Q|QU$+N-a*<f=_;wR6RPo4?W&i{YvuU`Pa(jRbZ?eB>A
z?}3Pa*c^Kv&urWExf!%$puAbc>xc+6QC6?)T1*!;O5IaX)AP%XwVKUt*nSDRm6cj`
zjnI>8wY6Gvxq~JSH#(cFx5xu&VeC2Zn6zh&u+IKx0aFgvL7PLL#+7@Emi|3w9!tyI
zO&hX}$lvXho5i`jzah-FGS@Vl^;V7*kb%H_j`P=L1B6z0c^J#xy9$YX@Duuq@)P_1
zoH7#iA0TGhO_-rt6LPx2V)SGeNV%{)Pw&DPP#pUA_@{IPFXtzb5xDWwcx8t>{v224
zTG-g6^zhS$j3NI2qOkGJwxJ$t&H7RizvdZjX-PX9TUjh?q4@$)N}1^LQ6!uyC69B=
zCs<i(Me=a{Q;XVV{uyA(M;zptmp|k`MB|V85c!we_|XFS`3T!?lX}LRerL{FXyI@O
zA7M^N<Iq>MTzFrQ>RJ9by5zH}Y4}BW{>U6FA+R2Bb6&>-JQuX>VXhA-lchOEk$+8#
zFZt=$pp2?xIl{KRNvq4UU&BAev+py^&@|;tzDEGrqW1`*cJltfyEP5Rh~CekGQ?9t
z8sdNNL3U=fyjm^hPv-$MkOx_p!RNTeS;(=16iFG^Me5s<30oT9axMvR5(nv1*A~=;
z49DSDp@4NQsO*R7edaTe{qUO>D=X);66-+!hu_g|HS82#=CK~0p<wKC!Ep7EH2s6m
z!{3)E|FJ~+XOTXQXzf3qNPi0HgI+ntE;)0~>VGj&|1Xec(DGZTyZgMf&9hccot*K?
zDR<FJKLq%lUiw{$bRB61!?!7^DE$+O^e-aq^Yd)He5bMTmd~R8w<FS5858^G^RwQY
zSma6M<ydC#Va?{cD;T^r3pE_CFT(ZuW5>m1rf{X}^2&9C`5Sz6r+p341L;EVsrSmj
zmHN)rJJ9C6hzzRB(e9fclTIi96p!>fj)NIW?#&~9pTp~EREq?*V}H;-M>QKy(!W?u
zWemr%dszvA`G_3L!ZiBIw($gd5WfBhwffr94bLH-y9oKV?6*Jl*g~+0s#CbWU#}nF
z6_Nby#*R>AsvU_3`1;zijdBL9H=->Uh+>;9{{u2J<yv?k4QU)>O&veyawudPfn}a8
zgDuSi?_$ekO~d~~TXMW%xCarolR!Mk-}c+KgKYaB(Wakm<%g5>j*Gar*|y)_*0%*R
z#7*H!#h6WRfjnu?+R+bF_p<u+PmY&gMtnkX<I>NDxBLOhzC+8QV|mujG=u7W^k?ng
z1|&Lxg*t53nyt>2qI;a=lt((4pMp=jGC(2i;QA&K;yum|?me$gZF#Lx?zK93t1DH)
z?3}y}W@WJN)E6%=mN~Ck9(0c1k$?1&A~HxHY5b0Slt$KpS4U;i&$-s290?v|;itOl
zyT15N#Wjde=pTIIB(uU<xgAlyz-RRP_Kwde4O`#B_3N7u*+&?(-7Q}UGAG)a#^nh7
z%gRI^p64d=U{R3hYklP?DGs@h;F+_zs4?ENTE{()1oD7;oI`JHt#<G>*Xug9>g&8>
z;REZ!BX?J8OXamjFV|WP+d-zO(@0S!2D%XOAs#7cJ>h%3;SQnHa-ZHJZpmJkC^x*^
z_z^p3JLnX6mzI!p`Y5-lHlgX`T<+9rtFO~SE%$Mvt_0P845#p0Ds`_k7h8>PiE0%5
znA?vOrz?0zWV&8$;5MmO?$x@}cxj}x3@F4$T|GSAYPWMe{**$P58poWuIW}q81`^J
z!My4C%PM*o6SjqaAF1}QH@$votzBx)${Vse%n8r1%aO)_cJ|XT?j3~b_><)Pbh}fr
z8QkgM0`NV#SA5eI{yLAiG4=ng!1>){!U@!uO0$KtXU>%>mqdGxZ_@a|ank5iW($|%
zG;m*X<j2NE<8r;zE6tpDcG*tnBV(l_pC01AbUU3-jF*ny0B@)B>G9Ih={`;e_Z3Gz
zJ1#msI9h!*BtSo={r_NG_^a(kqr@XLL86G)bUa_iJ<*Xr9zUIpf=WYKupYT}-}q@X
z=R}<7oITPxIRQHJjt-XrG7gf?%O^nRjL@l`Gdi%%t%b4D;q*cmI2Y2u{phW496OCB
z&0m}=3mMTFWqI3J=~Sy7A#y&n3uSrt*lCz7uGg49uS|kYwSL*}Hy8tMeeZbb)Vpn`
zG-sK}pMPNdbWCxfedq%}K2|z-YtH#|#rh0=;Ah89!$c7>;?IC?{n#Yvzz60^T!B@a
z5RGDmW6r;r7(GXbzKwb9*54l&9j>1WbIq0S5-~&$tetNCPh-Rnb!}TaEr7<Kjf+NO
zwzLd6%ntCcqhp)P<h}e77VJWzI6oVWF^_}JiE+u$Y_64X;%f0c9)Kgz&Uj{Y^u^=C
z->Wxkof#o9Ux>zh(zti5GzyMJK2BqLtTbkoM%33S$Lq#QW6sf#<F6xoym_oN=9NZV
zR|{jMaYkvxb@lCIrEym6A+8(x?$Wqu;GL#cZ&_%}osHzcUf9ub-J4EF>u;=Cy-8mC
zBId=T-#0FK>a|*pcSa&nE$r_YcaQ$)xM-|bd)nJ)op(7O=9u-NanWeZl{&pjZ0yC{
zbaZU@s*SmoZiwCS{|?~)rLplp>!TOHCI7!RHvDr->k0me|DTQzKenrE=5zYNw(ilf
ztwH!u3(Eua23zKcj<DuE`me_&13%_2%@pRb0`Wu<I@p&z`sK0G;RlPQ&Qh-gv5NEZ
z>jc`rvFUd#7#A(>z2-~RMJlhkw!!7^{A@ICp`RbSV_dXw9;xUJ6x`_R`~d5#V|R~>
z27U{L8iT6DF4Wc7)(p!_8yE(mD8z0JTOc${q${lDj-4Hs9FCSbbc_z>l4EZf7aiAc
zT5G*h+wJF^wJloFA7%Qh<Dvz%flxs^Y0)U{hpn(CIySaB*yzAMK8<eyjWNx^RlJ)~
zU)6^l<o~U}{k?nE6Yf8A(WW->;vJ1+d*2&2ywi=jMmGob@RQe~O}3<iaq`&S_lF}o
zvk{q@3h*<K4%Q~eetK+rnr_U7(iFnA34QjXW2AwZJ)|<D12JXc*s}NeH`JNjz2$KC
z780vPYwe4m_1oi<Nsc9PGg(MYZWbvQeeUz)qs3FGLn1S}z#|>XwD&nP)F0eBC%Xd?
zvAGJ!h~K@9uR82mChnuKgT}vSfFIm;c$~P=O>>Tv_SEP;p0r*xURtxca%<Jo8C51a
ztAf@m$4g7)@(C`6e)lNoebb)lVNaSS!c!KL1O9y5{bR(-r>dd8oM}W~ZwH-k*)tv3
z9ycl!!QR5xzH*y9pG|)jJ3Z91Qu<YdJ52dbMp~3(dCziS0h8nK+$`c#Q<_3_bP>4s
zJ_pBePg^P}2ku{P+uXAp&{?InwAQUr6nw2IqKGVb(0|(xjU7MDVg!AOoc<mL&7ayc
z&330*#H+|o6p@8^|It|R;^#6Gc%K;y-lZ5`tha6(!`ur!%-}7_$fj=q-e*VU7mH0_
z_6LFMxxL_;j(&`p{qilqcYRcR{N5X*M5kVE=xdK+_XmLY4Wr`Zui{SE3l;A@O7i%*
zQStGYR;PR2N;&*l3*nKr9{CwU4Cgd3N4BPYMqYo&yS39@j0s|L8#hOO_U+-DZr4|F
zE1n$xZy$O6l8#%+lyJvfD1l`7&dVY`(L6G$4F}WWOKBS$CHi$_2dp!0ziTq|dhPC+
z`SUaRn0yyOZ{$6J!SbOq%*1GwLF=`Xk!`Kq=|zG;o%BJxOK|)7G1HT6FMYp`RwEs(
zscs*652B9_g-+sJM*7A(#w?G23}Y!F7kz)^eTY7C#posEqkmi(vwZwwWT{c^u81d=
zy8fJW5%m7{nCZFUs)Qv{r(|z&(nl(w^>-&jt5+$XnVUHib~W)y>hi;rp;yJvlt&#~
z`vB?v{AB2{Z>Q4xmC4bICIOX?zB2M!s83%|U%{LciAP_-J;&`M?{E0DFeBsDwACeV
zO~Ns8<aJXz?r9v8kdqTTu@4OP#sBa;<Mxr)DShZfZ=*UIxaYWi9BUS?TvSi`#_Ke8
zg1NCRFAiddgHkz~925WRIQ(uqO{~XCSn%=TVnpvEUaLMd8G7u;@+i|}BdrsYqa}|u
zjTXj><1d{It!Aa%ZHIz^Ao~>Qed7e_g~BO4d_Qx1W-|1;O$>;g+ESyo5lKlINps}A
zoq>IB+M^jsN}AY%JO0>&<XkDo<s+>pCPND!M#X928RqfYWN6`s@#1|P-_0FwPKK8I
zdFgyfei^zrH&>g<pE=_{ZzS!%K1td$gK3ZaZscHpb#fQ_(_VnwBR}KuY3l(z#WU_<
z2>S${6CeMXap+V(7Ae)+mEz2-d#I!1%VVH1@?Mh9KhJdN;7KG-xLne=*C_+u*Es&G
z<B&ln?bsti8IRux{GS;WzkJLKCK1Rh_F0bq%RS+mmbdKuy&&v|9KSI#PQD~GjW>Cs
z{Se~&gOTy^7iXriTOHwhDe(P=6ny#(V5pn>QSXKR^}@Y!>@}4;%e7vv+2Sc1Mfq{X
zlsz)y`~OD4$1}@P@O?8lO`Ee+j{f}dtibL2ZO8w76y73S)7T^_7I34@K;Odq1t-$>
zns&jT;+zh@r0hnZxm-x=ma*_35%6ivh*XhWX=}Z4$yG?uddURknoZC;H9=bb+)3X!
zJwaOY3AxTpkk*+5t>Oe}olVesc!IS2cPMGEcTSMjc~35^A5WyMRmau8^z~*LH%KdO
zpKfflbl~84NLo)$P=`2BPJ+?;u1V6;frGRjf?VITM_TfP%6lh<b6eUwuRGaA&X=0*
zw(B}OkiR#9zqEIscErUB({f83n`?;gM@Eo$mZvtQ;Dhg<_}~cm<S0|IxSN;A*FPK;
zPkb3CeS`SY_9b`HoBYUKAAD)wChdq%)<3ajX2@UKv)di<@ypph{Qc%A`V&7%=kHUa
z;FC4gc6>$HBkeixj`E7%#h(GAf1OC%%iIZ<d~`gGZC9^<5!Yu&kW*+)*BbWqJ^Shd
z!1ZrOz*P|&;AP6jVr#?W?GfPn!@c9Pvj?QNkx$%{ocJ%J;1%0qd|Ku40FF_`7d$is
zKDqr&-f)~31BVaL4d2H{#YY}-!(oFc@o|j*i;?k3hl{;5pg2!Xjf_(ao{BT=nRC*w
zQ}tMO#_?ZnAfIo>v8u;M<}=axfX{H=H8M`Qr;R$a;)GA0yn9rf72y-x+A*Iz`SMZm
z@qLN>^fr9=jf~HAa2t52L%fT5GB*Z%)9Vc$LQwSYyB+}Uxgl`7^DGk^0Qu=!d%fAU
z!=%V7-bp<9`n}_uu2sry9)JRr;zxMib#j<JfF1apuC&%xxsQb-dx=_bW9&S6VGKM&
z7vT@@Q5V>AI=L_^ULF<_S8u3?wD%g5{XSI>F`O|K3vRssck(;O!tXXU3x0f0aI!ic
z{JyFMH+7wMHqKCbk#$$hl|x<kM&&n#GhNri+_$9KF^)Uw(xI+5$HV(JU32{Xz^J%o
zNari=@$vVEM#bm$sqwrd!iRm&lWF%YXF2ri8;9(lte3XGFUtb29_Gb^Y2Wo}y}tX8
zI``VId^!eo%;9*J_Fn3)aZbm7fRJ+G{yX^b6n*Xi_p}M&{Zwh#M}BTBwBkQpN;#;b
zw6)#t<#4#smw?rc`40eh+C9*axZTfzszu2wz6Uy)b`P{me4d{9Gn>=iFK9ZxN#}P)
z*SGPVO2=OpaLti+f3jP7;@;_GcpY&6=MiLZW1*N(e2@M2D=B#V9|xpuP6fdonW)~t
zA8lj(m!tkcsULsdVLz}ojpt$3nXUe<srB9LlUCoYiIe!<k4&Z2zb6&HvqoBdx96O|
zuRq%3-PVd8?}ofHY531_qKVdEuR^`~0rjT!S5xpDQhS=S_bZ@Nw=b3C$KhwY<Zqsk
zmOB@zf19-5g&?gT-hs#D?=@glxWnC(_MtW4O#3^~_8mfR`@!$#8}Hs;KAmzryVwH!
z-{JOYWB6D<?Z|a$Lms+9WBZ}$<bmZIQojA*a+cHn?##Zp{QiN+tal3aen9Y~*PBk9
z5lp;)C$)ZbI4|+Czq$D;iPzPePMlYJ0`>pFv>Y`WJ}+}4yYn}ee>hQYW7|H^W4xu(
zYPQS0I?r^J(;8(|XqP)R{P5qYG7h(@b@3Hrt<mTPr@Hm;!q+SU<IyKxV8a$fp8sa}
zuMoJq^SoYX^lJIDnx50^d{E8twJLX+3E=&C{+kK#l3bquW&)dT^C1MR?K()b>nL62
zS(LdZYPG6CwRX8)sg-(H+O+`s2wM2U50b4e=h`iZ*3Dfm1o~Q>TyR2q6KDK77^k_`
zRx4KmoP?S44#H$QpX;u*+l?zA*Xvx#X-)hzQc&Bd_xyCTzM6x+>Q$m*1so<U$mFBE
z<}75wE4I)yKc2=xqC8F$hZ6D9tXDd%%dJLFQY46Z4?ifrvaT83b`9sbhb9u-E9)>r
zH$b0|pBd<sSC=6WWLMEZ9%W1QPIDaw4S2REm^$Soc6M~|Qm2MrilF>x(kyS}a2$d#
zzgn$r@Jvw5!MQRINyYC>a3d?%#F?oIYTYg#h(q7CoH`FMEkZrrmHHAq32H&P`jH&O
znsYBYXdY@)DY<63dx?}K0Zl?#F4c8K+yns`5maD(r-VOtamr<ge};<keuN`9<>g8(
zpk4(!;SJw1)>rGj0E1kY|5S(Ax#LIAiBulATDc0$xms(4Vrf+;r8Vrr0~@u|uu8p)
zJMP?iz1mv|5~WLPpi&15B7dR~Nmz|<jylZXy3_8oDgn-N-GISQ$+#>65fWQ=@!RA~
z03V2ow?I<Ur|dQ7%8hk6VY%C_FR#MY#IW5&TCE9Wy-tq$1=J0pN>%f4-=WauN@d16
z4B&zX<JfrDk&utG(nEOOgU@*ISr3M`wE?8B;j`0AIBqMq(JMFT@9r>Wm^vKGqD)9x
zzS8CSzEK`~zL#XbjXGddjXfbPf3ek)1B2UT^f!!&;-c+(ZgmYmHqwncY19p!!f^-5
zs;f1ecbr3quHd68=Y7FtY_Xe!r)by6){-J>z9=u240D$1OE3sfN=_FeL~gZJ?>rf1
z;kPiX6o<*5T3MIQ>)gl<Lg-8oAAY|I@9W@j?8|b#@8VilJrx^J7(j8bat=onW5DiI
ziPCje@uyP|OS!G!w77Cfy9HdSQ7duKtiwqct0hn>iMpC)oVC$HL8}qSEeWc^{V&%_
zlER>iBTU2{akL1>nJDds6YC%|L3OR%DAj;40LLYcV*w5x$}M(Um*6G1^MnTC8Tnp-
z>N%a-IL%-LMc?9#7NIL)P$*sI`OdIYtr{$?H5$3<S{pBtN^Kp;8|6hzgED|{;N=+S
zW)-NY*Y3d?0Pv@EF-bKmZS-I_WJo^8l@iDXI6+dVH=(Rn=QL%m%bXQx4y|8ncP$A;
z<}kK~X?L)-8wL!&q{5*9!$q%F>E&u0wMx)#LGR#82LyBtH}Y{+bXt8lgxAaUo(w>p
zMeX7IOe7ci2N5x+R;lD#?VccJdSeMLBa^Y<a<enEgIUbaaKoYGbg!(+2md)pDj5}a
z+Z+ZzOLeN^gkH|Nb4$x9S1<cbm`t=`R-(~*&2PgL9NjRsVueh3h2=_x%Ok4`Qk5$e
ztVk>agyI=gTW_tiTE=UH?5rjlTNPYYtgFgbq7ocVAbkTX8BZ5LoS=;ySs3F3Krs$b
z)Abrn4EnG*`>(xO$YGp|fld#n5;$^P%(%sr>xj9P`tnN9sIRVVoVF9v(T|sxG0j?9
zjtURLlft=DDq$&8atDO-NN}8;#g$K>?`8%(d0YOu&ds%#cd#`R;R)2+j*6BH|4e6>
z;a0|S$g|6k2bS*C=jb@&=-@MaFAyc%>A+E1PV)82n>=yXPxEA4mv$%EMzEaB>5}e1
z*a%J(A!$di3FWFg3svhg;WfY#HY7<nQRHy>=X456tqC$bnpm{#j=zM8k*Nn&+KH0!
z(;ovpq!Hd@hbcNx&OCIW98KszIYH2Ya?qax<vczI%CUJ|*6ZnZPEI)l+B<~KKP@h>
zW8LUK;n{1^IcW_$(X0_3J;vi{+{s#;m*7W`QY23vyd|Fs`X^*zXi1)971(i8P=z}a
z%AKj?pWhU?tdNi+8=ZzkoqI<Xg-KY0oxu6O^+z#s6VgHmwBxi8P{;_5K%N$7`H|r)
zN5s>E#w?F}%wZE`x|2}D9O;|rmfBate0T>=+lZ3R$zplZ2bwYhgv6Z196s943aBrj
zM1esjC|p#INnjb6u!I)l#DNm@1FbdPSVF+fC6WhhYC?C<>=J=|;~Kb6!UOpovW*hI
z;l`IllEk;fnA9*<(#HA$oBxe*{QF<t;kr)-y>Dk@U$=UnpvJ!1w68>CneJ20?O$6)
zA40}HQ}n(e^giz+sEk7dWzRm8;u59A&&*2v%uI6KuM@yeX%ctHyZ;eY^nsHj#}BK#
zkAnnsU$c0hx46$hybP^jAESg{ir8lyu}>@lm(q_OG^L**aKI>q>m!{%_-=o|#Z+ly
zvCLmNO!OlivD6V<ih~J$xwTiJZ_$xNh4LT2e1wI@WqK)={K4gV%U!G083PIi%qmb{
zwzB%N7V=DcX<x;vR)F%_hSmb4wE)d35{@cTZ*ftsYHU@vyWsa?Is8H!@}{|_+-25X
z_~SmPg5R9w1wT8>%USXN8G1FgM;hpy?hP5aRg?~dU5J%+dmlygFf0G(<o~?1FUbGd
zK%7GU3&uj=9-Ig65h3<uaBqPBPuBQ<rGxtbT=Bo#1#y(&Kg#f5%5askf|TJu%J5&x
z3LJDR0sMq^T3VO?xOENuj)VIEoTJFaem(-h8T8&=cRAcOnTfzctUYVFF|#K_4aTpo
z+^spUa<0WyJEWkO5d_l)7N}JytGmdEFX-`$*8tG<0JtCVMAe{GX;%27l5O1V@Q#PS
mJ{cysL<{6+7`dbkxKU^(mfsFTkFhksKz=kx$0gn&2LBySaq@Wp

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-base0033.dtb b/arch/arm/boot/dts/am335x-base0033.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..6b650b3a5600f3f7f6af8938920bf06ef1a908a1
GIT binary patch
literal 85485
zcmd6Qdz@ogUFS`8b@jWux@SbdK{NCK!%T-trK<YDGxK1&=OqO*AOez3CAX?#CzVW+
z>Z(R`3jv))Slb0%aapNFT~QH6Wd#JZRb+YiXhvvQW!J{#4?gnP(U0t^3$owu@0{Pg
z=ia(WrBX@5{d`XD@4SBR^SI}pdvf`}zkbzA-Tzh3^G<rHXMG6wn-LBpj3eMWGKuup
z894HrvaubwPZO@ReE(RnHZ?V~nwcxM{A_k=Dw0@P@EelYu1LAnRaRsDQG|U6#HsNc
zV)0v@_)UOM+<p4_v*|ltaDV!?`$;ohUrOKh!WZ9t-)-sVuQrNHtxA0f#k^E$vEK3p
z^hOvjRx9AH#XQow1K~Ln^-^P^vefpQrTWs6Uux&4r%PF06D@zC<}bDLITLLcn+twB
zQ>&MktA2itB`Ud6K1+0h?|Hc2o`CP9)DQ7xC!(lw#f`Y`1g_IP;F?V0?GyzFnWL<C
zA>5aMuP0eg5nan~R*F?CuE={ka6XuTb5nV#&<^-s(GR}qWPGQ=U%3Z-i8?GE-++{Q
zB+hEzIH{Sa;EJ=|H%@V$h;fLM{`2a7ahAk?O2s8(ZN>N6e({wdc6K6y?<wH#4T3M)
z7N$?om?*v6n#)fDMmb*Ofpva*(>l;GE8t?Crz5;&lRBBk;)VR=)P{O*?WrC*0usYT
zdM`luMX49<Q)nfMrF}}g53oMyw-^29lHbmwWVLwSXWv8A0q%DW5VuN9zS(#Eb^`9r
z+A?rZsz$}>2kCq7>j77CyNe=}e!J9ImQLI1VHEeIF#^fx^Bc=<A9aw4#b)hTsore+
ztC`|SCK!G0#r;EeM4HJ-vgn!kKLI>Up>7zz!U!&n{}o{Jrtz;?SmR%h)=#Cp(KlZW
z%cl+jCSF@U^?iVMB8a?|a@EhY+QqgRt5UVba$x~6<nv-3))%?LvP=o^am?g+uK1q~
z_+?J~KB(%LjpLU3At$c}n7ok}4XJvgk!cs_s+I}j{T>9b-te2nc4cWH)2PGcTbc8@
zOuLe?;s^Ap%rOMzhcrZ1;GM~4#EocqBukmy;OW(j9R9*DY1)3Iz1BPUV~=?Ur{C`#
z{J6@;vOj}D#6ONe8n{yLz>m^^uVr#4W=JB^UIRMg<y$VHJnI@d;~%@~jW-|j4u9`u
zo33;?SNWDr!)*hdh%ipwWO+K%p*(3@AGZy3tTf5;Jn7HGQa#G^Ez0BSild)gNasa7
zfv%4JF{cwf>54Ms5dz$~Y-Ve?kGx>bJN);Tyd%F!Jjw^{4Ld~n2JRDPvX-oqTmJ4r
zRCD<5jGKI~At>MN<>p*HhFy6PyKcaJ-KneIk<T`~>)tkNX*&KB;oIQ0J+0+Df_vgU
zsOs|F88`T*dj@<jRocyZ#`Ltbr{W20`K({~gr*t4zy8F>yz4IC>0ST!`;ei0P~Yei
zs1ErNy)<ge`DspsEn-{#2n$8}+zd)G(clA~)VnQg@q1V9MS^f1()>W#pIcsNN!Ks*
zTJ@6RkbWI~cfD3@WGYMZ%_4Jv0(~X##Cw2%Ei;v|88(kRe84G7ef%-<b|FyNq$f1-
zcmPoF?IX~t)EelW=j@0?I>41U9#I_T<4S!JKZHr=1J$WQtyo!NhOM7sfA|uFRCL;4
zr{^qb%07ue@D!D)PG?rmEjQv^nX+jVy>jOz{DSPAmnatR<G7FFe!blBLmr^d)T70Q
zS1o##VisW%iMT9(UFEyU$_JdNLG%cBUbb)=@Kp;3_(a|xKx&HY7iv>^<Dy70WyFVq
zu~~%7)TSg`cp{Z6Ld(m0-s72(<`4PBxSo1+x#rirGJoV^y6E20V<OYO8)ZLlA6*-@
z%zUL;TPZgEXZY257E$?y-&+tDp9m&#Qbfx1>l<0sok3-6B&?EMRi?NY?G@N8!bePZ
z+vkParCu4vc}D`-Q9bWY14b|gNJXdc5XtE6aRgw))`eCn!-hJoF=m)D#Hw>Ewj<hv
zZS&Ele;%O5yZRsdEw(Rv<#{KbJxKp@xzggSrOZTJqPHl&((y9S`bfaDrX}IAeD=r}
zr8NFY`oe?ykQuL-FZBDgU1}}RL7J%egOKK(#)M7Mv<u-pU<83@0V4=}7BGUq4ZsKj
zuK`97_#$8gf!6^e2>b|O1c5IBMiBTiU<8351B^g8h1-n?yi*%bwlKAN6oF-SARI*y
zI1Ly<;4EMSf%AY71fB(qAn;kh2m&_%BM7_(7(w8RfDr^<2aF)_Rlo=WKL!|qu!poX
z0%3TlcM}5dwC&9ZQpWoZYYS;ImTELhHTzIR4WrM~F(kvR_~^khPP<IAIMXQY4G6TF
z#&31vv38h7mX?$L^QA0Xs@6;A%+s9WNWvMf`-7(Lxx!TL#PO4b(m58uWpSkb!9*nv
zK0I%}vg(&JLXA-^hk5Rr8|U!AUX5M|-p&=8rK#MxZQ=jXIDYC|@Sm?V+l9$frpa%E
zM(U=2iqm*XghtLRqGY#2W9fLD##5s-?BmCFX#D7E9yrxDw8hh+H0-0oc4)lu_ts)G
z*jmLNZ5X_=6d+eVdiSOG$s@4VBmW%p1b4YntroE8-~)Yr`cxL_ytJ%K!)=eOmSMHf
zb)^p5<JS-{7D*r;`Z>nV(TfPLKv+av@sk&>Z^U?6%~@%+oXf{|p}d`2W`vK`oWn(c
zTlgSu#X(vew_>zv(<1sw5nao=^bVsA>6I(zD`mggkrr{=`XgNT;97}|i~MUgj@!r+
z!#wG8jxZ4+722aVWB8gzvf_#KAA{oSbrwHv8~7rhalVcVU*(g?8Y*9(v-rtETwgC^
zB7)Hu7oO<8Cp+>){YHEy=y8n<-Td}p_-q>C7*MEx(3c2Dd8pBC^V4?mPRsV=ORQ__
zC;HMmZ9Z9u>*nPVzRKmMFm<Y<AF+N!H%s*lm+@RjCokP}^cLs`1V-~Hr*czAZ2O^(
z$cyU8^fX$w9~}{QHyy3pe6kSN(E%nR82_<+p@DbncdkQuJ6_KhOYOSb6Iec^&mnH*
zi;t(yJY?kAh?B0$O&y_6ba|<?8pdGa%uZQXM}x50&%<745FT`BkRPsDIJzM}YP60%
z)N5Zv+^U<TKJu4sK3Pzk5xy&|C;jF1OhhpD!`iNC|0N_T{zzYWBQwl%x*0Rn$A37}
zzR-xcy43IH>u-e48VGN5Xi;yJC(4tmP1s80t5>}dcQ?Jg%jS~>)f?u)qO0*FzToTA
z1uim_Yfv3Z1o$I*>(%E;L-|YcdGMn7!V}l=H|R=uGR#<9*Myf>DleQ@=ca3muR;Q@
zVe&x#QvCEC`hn;JJU|Vb&h2}(3-NZb%gE=$e6dSG`M}!W0(e1G>-S{~j=NpxyM3e3
zr(B|kMsvB<DqvMp*vQXJbsjGckV&-d+VZM9WC>ku$HdD%!}7xU*iK?}ZEzNGp<Syj
z7v?dLpPKC0-?1Mf&7^UXzRo$YE4w@wBF&+{$Kgk0FCt&)w<|TjIVmj6<jg3be7a*m
zH@R=HJa8T^^JUz5ao*2){NoWEUUuFb#)X#*;vp|N!%Mb5UMMH^LE3SCTpr?Wg8fLy
z!<6Nrgw%ldh);IYN3T3Ma|+SJT!e>d!^32MzSt`dPG2fKP~uPzGnR+p+QRV<;h`Mi
z;ke~txVE4VTmKLq{0I*xtUpX6H7wU_`{>mc@o{TjdBDDpdV4{5m_E^2554pg?%2+L
z!f6Nc-1uroz8c^K<-vJYoGv(%SEszIk6y<Nx8F({%jt`*U7n!)RD9p(YKv&a7sF^d
zmycd_LY%hlNJ8J~eKE`z-&j;0R?2PLb55BS65#2%uVDLQf5m>%?K>?$GIkKR%0`=1
z5TuP(rwh$?>6(n4aXb8Q$ireQ;2`AFwZWi#!Fje3J8;5a^f2YJ5a_BO9$a5Y^2az2
z)qscT`IQ0bVXHjQC#*kIT}7zRTnjxsU3uV(Elh3EL+Dh0TlP2tyxKN<vB#3~QEIeS
z3X{1R%&;A^D6UBR?A1S=XPuEGUgB-!SrJ}JjdrWhoNpJPp8QPC4C{&fbemhSzh-|y
zUL4&>Kaob7+MGV|Yy|O(g+`^GEtKbI7))IG_&PIHLT*^z^^tD$bu80)U8g>av|V26
zh#Ma*mBk+5z>KD0xn6nTyoov>FVurGhY>vxFKOf2@GQ@9UihfhO0)zEDW5L=UVXx$
z-IGr=l>Wl}Duyl?1fk_)S)5MMpH0*!=npPG31ivLV~)J^5iZsn9}#}E;dbTaFzWDm
z1Z}+Q8Z~iS-HKft+Op0_x~hBf@(_aXV)~H!a=Xwl?+Q*t_AX(b6luS`_$%j_v?<F{
zNAv@Sw_S*8T*emeDG^>^9x#%#9a>&FQNCTD=~XYpZR^W?gRsUqKa0)DHt_bnao*rN
z-S|3)@|!(B5~uP&zadc@r|mZI&_q7<V|9f0mu2i`s4TUR#>>_fT{2C|Vd*Rrymd8Y
z*p|tgY=uB3qpV9EfG#giixuBi-nF{*gpW4xq^i@^7M|SCmD<f}-b~v_Zy$+(51Yf7
z(B#~UeDF^Hts>lv@Gb=MehGoT^c4ieQ%nQzsVwefK=nXBp$;@oK__flsyY?2G+9Eb
zDc6aoH1f$4>5>L%QD2KT{!jL<w32AEj@YC+6=)-8J7m`DM4Pgc_Du+s^(_c&Pai@c
zFP}#sFW<2DZamzMGKPogMMnWTG>Wb|@j)8kBbCN|Gd(Y(jL?yFo($G`0+D^%l~*^J
zEiLa$D7P7{Jjw_y&Ob6{{t-~4(sA`di{&0~%Yvr#cf_mur2jk<!RW74E(Js;MWkM6
z5dUWKoKhNS7#Ufw3<*t_kcq1YTB-X`ZZle(OHdw>iOa?8EbQkFq(Oh{(pL~Yr{}7p
zUi*r8J?SgX6Pevf7)acM{n!@RK6nv+FTza-<R63*?Z|hx#*R~&VtpwfXI2Dz(r>T{
zt{a_|fR5QA86h@jgzLeU-Xlhqt}?A!S|S%-nbMTlxPVk6&nC7UL$Q8r8Lua{yg+2a
zgYEVW8@>1~*_HmRn_gdqGJ)U1XYfo;af6R;Sa%b7*~RoDZ@iw!`y)iAd_+a=S!Onh
zZZbau`GL%s%Vs!^)bjW$4jH(5keSP~{m2}zCo;d9$dr#hWu`K_$$UTZ1DT=Ul0U!P
z!t1<R9$zvck5><JbDKy%a>wh5+}v12TPrWF=;URS@e?IB@1K4QWdgYy%~~Fx!m%Fl
z-$(%SCTthRzPTE<owwTBM~4Y4WXe;==pWe}Tpf&Xt&<6=e~xdrA&@Ti>ecf2UJl@P
zXdWOc#R30Lr1@`9AfP$FZJM0UZ%T8`r8$X>%ZT&ZhJN`d5}_NLmnX{p{ivjN79B+Q
z1oIOfvL$@cj<ho$)iezabHm<ZYtLTCViFi9z6APQ?Pb<5>CXavC;E8A3h6(Nj9B?)
zA9qe;%rHE1eg$7|Fb;of5Hao#U2pCp2cFH$zHU(@eypLa-bQ{BW%XGM^+!10=0)RD
zM=Ymh-(k}kC+)8xaBd;Ca^NF?S%w|T*YWPrla(Pva9Lcv+KaMLEUhPf(rXY;am~ru
zUkf>%xf?T?VCr3hDDMHBM&R`#1oE7=_i5ZY9x=|2gYVEaPU5E#sEafLWuwkg2x)}t
z5UL28&pGDZ2%1kjl9uLkJ&AhJ_zi&XLD2Gic7LH0=W{d5usn5#YvhCYv3eZ&Bol0$
z;Afq@uQ+++0lva3qR)3D;Vgp1C;I(y#EFw3wzryJr6bjp--3@`oJAez^x}i|{!()n
zx`Xmj+D?7)y?}XHxr`q=aq5&h*Zf<ZIPmDV4HuCt`btH<_BQosE4E7clqHv0E;fUq
zY0AV{AfS=@*2w4SDnhfHJ<ixNJHf}7>*tD`U-BZaXm=yu#QjDD`Vud~TnppHGMJ?9
z7-_G1%~eTKdOP-){rTc@wXNk~j~&GEWCW`RvHxok?_hs^c*g2dehc=0gmobEBUC2u
z7tLMp^kDxT{q#|;KfIp|;IeY|>kpKJBH){`;1~+Q$-$q#VAh$C$v7^hm*j7n-^~~9
zvN)1_0rfiC^k_&s^(}AgiEB=rb06tr+KpB|S4J%4lYK<S#;HHbgkr~MPMM7YR-PR<
zA&Wud*;xG9vG|!-oc(}X|7<MIhT`Vam7Tcw>Fbb|YWfSy)gm@9nt^RIeTU`E;GyMh
z-zf4x*E?Q+9#2`o&x>Vv`vv|WjDjq6_<98CBLg1tlStAs(%(9L3~-uJsT01R*oZF|
z$47dsZ+I-1g`iENKfL>Vxm<9*u>`L>KI|R%3LCxUeaC0K>&O1l#(Ddy1IJ|qow$rs
zNK#xPBk{UC3DY(Wb2h^h_t&!`F6Cn*Ux(jFKVm*_-T2}d9Mk=@RKgEr7QT3Q`4Yx$
z8gFq~A4Xyf=M0jRU%^Rz5GVWC*Pky}7OVl3=Qz%Pi?T7C$B`7l30zT}R)L*xzF{NI
z6LFl{Um8Eb2M#QNs}s(jLSBr|lUiQ&3ICG%24}fgVgX#8aJ~_FF`QiPlk$oa{vmOr
z&*JjxCi;BSMx1sBQxq@fSmZ0fyNOQ!T>@UWZ7IKe-X&h>7xo9gICY6vCmsAW@?tue
zblZpGWnW7iMz?r*2$)wVycdxd$LspH;yqw-AP#=#<`gI5(ue(w#Y0?z&-WY6dM!W0
zhKP&wiNh<lYku`uZn~745eK$;N@q5V3*LW^xZ)JN(PurLPJ<E#|KkX_&pHX;td64y
z`sm9n3YwQ0CvEZvA99{?kbsNnDAVzIhWggI;)hrP7wZtGJhM3Qq_JE3^~ZxY=is==
z8`)yGYVVjow@Ssbo>*mQ97bj^Z#<PTC76bbJg}WXR$j!Ve98CwOi-EQ-`O%9`~>qu
z>AaA}`JpsCTNkqL7@4ok*R%KnV7@MHZe<tSy&2`mH*P`;^RpPgOtAg};RxIMJH7>2
zbrY*+O9o|y)>|wd^_AH3hJ0nM_<QjaqdRgC`Uh;frEi-<n-Y%(@nXT7YGFw(E1<}&
zd~uBmS@BOhrHo_KG;3OYb$t#7-=p*u)hFzxzD5*j{#ZPs%b!I&)u=3C3r4Uw%zQ2q
zc}V9g$xI8!#@GX8m}mLoZG;`Z#V2$rvBuMY88rS}z+B6+aiPzAOTT~_aJB%NEu`^c
zIp}rt<tXwnV5`2=8$&pP>nPGi<3^ssQgNv~UoEy49i+thUV{@*fK%GA#V_(H%r>v^
zxC3ABz~C_`!*;Lb8xGvIFvr+eBT#v~E+QyQzgGC?9r$ey?COqd0Is}zm~<8B>d)aN
zMPBrB@jV%dE<SvX-*QwZx`sYz5BX+?ICRdy_EJOq1qd#VrPW4Zv0SUf@qEMD^%0b(
z%;aO;!nk?A?7;7I;CDH&)<u%M(^B2N-zoDU2fpOMA93K1Iq;u4@MQ=7v;%+6fj{rS
zR~`6^4*Vqt{)z*;x_=SU6ZKY~pO5R#+90L!6OW7Qffz2aBhPzu5V1V`R&4noU|zK4
z!vbxzE6b2S;Sn7cKAByb&u67HaUCJV^+Fu!7(04Jc%yCX_(V|o?b???PPgxJ>xr*%
z4xGZ7aG8Z#rINvhB_hT}ez+Gb7%y`?IWAg?Wh_r)vw-2h%F}2aFy&+!qzkR**tCAX
zi~l*)PeDK2S|y({<0UeZ0vi9o2rkl;xfA9#N#ApfBcF4Sryx8P;b{mrBUoN#?+(Wn
z8yB7D!??)8`Loy&qiX?UHn%GyN$W)RF<r+D^NoJjZ~k;n4t*u=In(h-_4yxwR(L4m
zxIx)4O+wd}hiT9Yc#uug!ooGx1Ls@9L#<S7H9|$G@40?4EL(7_33&(=aV>dxtMbsQ
zVH9in^HqN})W)^-3qFsFJ{(>`tz27P{$s$)V)5Ih56(YCA4R|Q?c(7-DG$vh`RD}E
zYuZkKQR(}O&BjVCTWE9VGR`3OC$q<ovnNUBN1tc9eJA(yu&(sq4lefJW92Yk`tRe2
zi#-f4lf&f2>9-Sk;Ubd5OKzCFkd8C1ZP3d}%L~g1PneA0RK05cxY@qPx=%z1<^`)6
ze8rTJM;vonG&2nij<eK#8h5~BXK=^ZCG-(bJ&GAcfi=CA;yE8DyV*P)-|j+Oc(CV~
z6)KGq&aTz%jDm;bbihka&rZvrBr^;xJ4d<hCd3)EPkuMx?+@dnuL69Fjib)!YXRSi
zaLlGDUvEcT_$t?mnI?7-`_25kJ@tgRF((XpTFv+@R%+H;t+`^8SuA6DI&=|m-lhTn
zDAyR7&%ijJEz?f?9e{5P<KoLX#DyO@kD~K_-E~`zWu<&{ZD@)Q{m2s9HxO{whIrB`
zz9`i+Ek{|e$oW;|cgHyFD);N<Zg8RfI_pG<@4|Pe%$Tnxt{p)aBa~g+63PYZNFM>r
z%j#@P>qx+3=f^yQD_r*hJWBr{PF$mZgddAvbpD?aPl-m%1fF@6Iq=0*qp!?lO&-OW
zZ*9&}5GTY(I(OJOZliw|=823MCmvfP8|AZ;lRx?u#GQGh@JhYW-VCvIo+;h@q5Q?|
z3tZdW`>}&QMcpRS*UcZKuWgx+K;8FV?3g7!_}eTI^S(uY3*Nn=exkpTpKd<)X)=Jz
zmh0E&C<jHr*^p%%giXlc)aMtz*PO~A(_{%f$B(40<w4ddxvrq`8sJ|-=wy4{_`>qU
zIRx7`fK_-*@;%+uFhu$nyV1vgH)JU`>Fb_?!1t!HV#m`@U8UHv6bOCZRoVo;cXd_n
z1`pedoaabHNascTsMFEUv@d&xlr}%C!%iaB-g|u3-*FXH$tK>@wu41*;`|;aqF=Xr
zC-|}zv2yX`RF?Z&ncLCF;3MK=_oB>wwj6krKIWGZ@8D;0J{z(Fysk>g)AsuqYKkG`
zLHsRxzN|fTSc(ZRI>u2KtJvu}oxz7Jv6UC{M<=;*M(XYM&PY??o%$Wc-E=)?WY}k%
zXoVTpMV}TwYqnC%;mp}7!6$sMFe~ZU#yIC48V6}JMhOoji*Ux?y)<A1VJ8b1fiNde
z3|=008wlefU!Wm&`xU_0V`KjOgH>@ce;<L^B9yJyjn|Qfl~>j`-O6s~4#uqB%y4OR
zXQoV?N~kJShigb<V7-er08X7Xf$6D+34}+|CJ3Abj396xFoM9dfDr^<2aF)_BY+VI
z?^rW|%H6SU0@G7@69k?Gj3DJNp$vkQzX}+E=@f@SV8#&yP6I{|I13m-;5=XifoB0D
z2z(YWg1`;H2m-GGMiBTSU<83L0Y(t`GGGM4J8@$mpF3?}`WTWJ1ZEt8u$nG~C|aom
zrt>W?1Jmg#;w?z0hcK`V=TkbT8eInu2uvS+#00|o*Gv%jB47l8F9Ajn_%dJwf!6^e
z2>b|O1i*LUmm$H|WAh#M0W2t7Qo6zSMcx{)juZ6=LX1BD<wF>tmWD&0KH8Z+51B;%
z5anmv>_|Vy^FWn;@AJKp^eifkdL!uv?fs>4H*)mweBtdvdFp%|W_b(lyy(5O5z`rT
z9G(C?jlhfPY{C7F!y{=_1xe7lhWi-r20ikP7MnPCM@JjHtClekWp6}~IgqW3-eALC
zM(9DtjQ@f%)LVjo%VDg@68c-PZ{FHBZ|$2OwtY{MNnG2sZyqSFxqa`keD`8s?qlXf
z`*P1XFUs7_zQ2n6PWI)0`zVer*ms?Ec4MrivUtBJcf(5$?RQ)IP}!cvNVsp)-s_6$
zTJ1wUZF%lwYi*P7M7a(&lfP&|_7>YDHO0PfM~b@R{d&3gZZl$FK);&U=YsddH67ZE
zw0LdLULu2-J{A6Lli)l=<aqKi`-W>JWHTk8moy*Oe2&{!7%@YG){$qU+mL8^-pM;{
z!h06rH*se>R9_@4dy;JW5!`t(UEWjS&blbizBr4G<yo(doqA2PTaS60`NglHOeeq4
z$q@1M@%+1nYV?aWj*kq=Ptx;mCm+x;7y2>lrWOzJZDq{Gn5OG^Yp9xz%n6Z@l6Ql7
zk`X?&@3PN+lA9?mm)-AIXeVoDgU`#ey3~gcq#osd-*U0-rg1HA7U6}q9QxUvhhyIa
zbh4Q{F4M<oH~Ip~2Y%G8-~M%5j`d>m&ME%O9g>CjK5Tu7bz$pEgR=E~M2L$%vkhBc
zLUq_CkNH1>wa@l#9pWN?-E93L<UfGGa{bzxPf}`YK1mU__&UzPe#4eauytg;Mdo+z
zI{tLGb$nWa_865uiuWz{`7);_?`S)TeLnNF&9k3BgTRaFTlE9rv29-XW^)xhM8$SU
zoVYfu-M<To@wI!Ytm|TS?Vgp1gKe=>e}AVfLk_-%z)hVUWRbOcCqHqm{x?ydHchgt
z`|PwuyQYDXc1=@G-iK}1?X+*luH;)xGbnpK9|)~|<XMJ((n;U$v-%eGod;U#IdAoy
zAGW?{Nf1{D-|Mz!$M&f0C=V0^)%PnbPq^*mSmx^fJ&1SGy}M4aMctnTTI&9+)&1FF
z>;AnYh-;g=KMNEC)%_1yo^acs`$v%2N%!u&aErQM16t~S&FX$_*t&l|3F6wO?$>}~
zpt^sh<q5Y9y8kUCcGA83e7!~8uLCW0zixHEK5X4{?Blgf-LC`1Ky_cRJmI!M_rHzA
zPP%vJ$ohN`ybtVn4#4Ooprqa}S-t<^R`uS?+9c)|k!NK*E699<bEq~Mz@;#sBWV-P
zE9Dug?{fe|He;JDeD|LRuk72?2zqf2l}6zGWeA)vr4capNFWi$>GNE(Vm@WSHSq85
z=YZ7utjqysNyLWObCdk<6SAZ{c^~}y0(~E2c!<%L|AbQdz5C?Y$Tv`F)El#FH)C5~
zyHTHneG=#Kaet&8Isc^((ssPI*Dv5{O8W(TmS>*a4bDT%(Ybo2RbDJrn4<o&^BERS
zgLkgE<Pg|i^kV!88o`}>c6zSn{4j6JIL`snCRh*F+i+F@<lo78CSUPd9qi<KfciA<
z;&;D;v<`kJ@2Zh4^?SFwcqr)XmJXHoE%rry@57?q4fR0gEv?^#b5LSQQFJfmS0mqh
z9b}@~J(oc)6AV4aHfc?xo@qbTdk0&IE$&0P4z`fLvsauVqkW#%v`*_eq|5${(r8<_
z)rp5Pv!^yPlZRLzP;%#E8+@VTH=Fy{fC{qjU!$|C4#;cL`W*7*Od91Cyd}1KqzCQ%
zb0mOEW!uVnT`0ToDeWnRgGQ@!^;Ng6A0`3l+pg1^0!+h2x{lqcI^{*|et#I>$$e2O
z8)V(NfVk>}@e7C(mz70)LTnZL4_y@5`BSzWWZ20)&F;neO#d|}k!dd8V~DG-CE44Z
z18%T)$9c&9b&`a=*NwgRZ*~3`yki0XiMFSYyaO~;k0=-T!ly|bmzA^6wl6XmU%-O=
z68}EaIs@^tFAIHPaYc(TnfZ<{2oB53&i5iud4>#PTc)WE;_c0y2NEY~>UJ*TWE)EQ
z2AKZTTYKMs2}Om+fCt@!BVXQTk!@t!M_}vwa8irl@sr-}OBneONNe|Hzz70g1&ko@
zV}KC|@41AL5kX*-eF6gEy=SrO8$sX(U<85J03!%|5io+l>wpmiegrUrz?T3c2z(hZ
zg1}b+BMAH$U<AUHo;%iPJ$f6p%XI4R1_Un+_$puo!Uu4Z)osEEPePFNHNXh0d*C8q
z1fhkS>}E&$UW6wiNO~GDg1}k82m<E;BM3YT7=bW2jP9jAIeZ_YZ4K>&KIEjkw{bW=
zy!&bw`lnp^d+)>Oe{9ElE>WqxUzEFP3mE^Mu?sD-#nM5a!|^NV!%#o553_wj$9{}n
z#><xLvmX;Vj9*-%^NRS)v`OD2{oa2?xuDO9`fOyL)4R<$cj36R*FJ0P-SV>r`DTFb
z6K&RQ+|hac_Ut7x7<*l#_ryPHWrl1W-xJ@0GQ4g?xK$tnA9LW0g(*J-==(kK@1lMu
zzi{6>45u&In>Oql9%6lI(Orih68(HP`tDlv7TU$xSs+EbIQyWzzf|tV*L&#8Jbea-
zT@%}dZ8O0f?AgH2YnyH1EKu0C;5RG9s!qoRuZ*tYGuXh+-lI>G?=EvI>A&8GGM)Ui
z>vK}adGp>iYo|49r?p|*DGwQVZPQL`Kyl6O#QvriJG~#}I@zhe=bOFj)=ulzPV2+A
z6GV_}n|4|Ul51|KXMkugcKQIyb+S``bGW^ifRg>*B?^uEHD3>3B?Gu75C{)$JzQin
zw%o#ccor&t5BNwU@Om-=c}m+m*D3hy$T-KBlL(xV(0;fEzW$vCQtQ*wr@oj(Y>1D&
z?sLQz#=fgSN84YuKJbO>C2r^rYV3>83m*>}UqhhXUyZ;^;Q{)<RiNFn56s4V;C3M4
z%75D4=WwSD80WZuFM`JTRQo1`6hayS`t!;NoC^)hN1khOL&xGHzlS*aVTkz%&!&Zo
z8(xMpKifyDB#}hF)U}^VSRW;iSFnbV#+~g>+k&i%+BglYzVt9)UegFH%lfj`Sr5-@
zBOb0!kV}g%@(tI1WPK8OX6-`E=%sLMi%zasN1Q60Ta^pQXAPx!g%RTd0S)q~e31ut
z4Hh(a{t?pfZe#3D+<95vWPMcYZ8qonAnJ9nJ<k&iY`>v@=&1VxqJUm>|3=~3^LWOK
z>Y;z#vn35y_sZ91x_A6Sbk8#%D9>iP{}9S_(tUsP-2*@V4d5L04!nl`#`_lg=3tEl
z{+0M#0$p@mU!gp_tRF`Fl{)OL4INlRQE4uzKHm*utO)jFQ@^}!L?B<hc<=U3kbJU?
z=}Q1uewenIO+Sn>YE#~W?=ShFZJLwdX0Nx^wciLn+4(Qcvu}KmCk6koeV5>(-Vw6)
z&i0f=5PP722*A8NU<65@1&ko@Rlo=WKL!|qaB2;^ClOdLbqO$nq~kV;KsqUeNd!rs
z1&ko@S-=PaHvl6DoCS;^a2_xMVQMLdATZ)N1cB3l5d=m(IrD_&^MDZ~eHJhRVQ>^(
zL(4LaKF~{FNCdV|mvM;x&!9e(^qvlNc76(Fc(G5RBrMN>yu|j%JhatdJbN2pUQ8!F
zcg*O$4HARZfsfOCS}h&Ql$YRLExxUm0<1uqPMZ+~%15`h->FSOF6*1bZuqhIWZv@o
zNKE;qVk3_iD^kSp!1Yr1T{22&6zsBsDQt1={2N3GGg$tqes2xImJ$6v-HFHaD*gWV
z*?jaZI}ekLWr{dD$q1W>EPsG9w0EjhUtZ#&Gm|H!HtQZjPyuG}Zu}wN2;lO&h9V3}
z{PKC@>wL*2e~XC-E?Z9ceu0f|#^WWF6CPplJo+<41<#WSgmW8n>XIf<<8mYv3k7tO
zbWYTP473C1KgSVN?;?ksE9Kb}`3%0z`2IuSAaV_{cCAaGBFh%qb{Z(z#?lD9OMUV(
zthW6Y62zr8j`?7Z<172x@BFs?M_}?hscrLFlX?%@whUXL%{#m^mbU%Js7K%XcC_u6
zTD~`HBOg&7uVLHfJbAlq`%f(29on|OUf62e&I2vmbpBek?R65wwavDj2a0jxNqq;8
z+aDGFzH`Ry=YXF`+m`8LZ*BX(q3*Y<ZU3O<d$YFvG3D_Zwr#F+ZntfJ-16O_ZR_&o
zR@?Sfpk>>>`k=W>ed;i2+{PR<aZcXp`B>-Tr%1$J+icTUfyT7yD*iLr&cuoHF!9@Y
z7p7V53iFwUi}}u6T<TjsWX^Y!Ez@n^<R?(3gYIP~6S9+apYT483|#S2-**-FQQW^M
z_pps6=^i$U>|2C9k!K*vqx$Cf%(0G_m9x)hADQ~6i6@1#RQ17!IAw(i`ZoI&k;y{1
znCIv^t!dz2bX~V)7_R~5T45)>4*$%)R2JmLAEe)kKI2ZhXZBGh`qv=#$2}ghn>A8B
zSBX5N&UWL)T>~2=FYp=VWexQ62x5<f=K|^~u<xLB5z?mxI@%&~p3ZROA4zwkuahVB
z?;*&acj;3b45{eZZYTH-Kp*hQ3wI4V{T|MCn_o#<OM}mOS59AI>D}JxOH?86^nEl%
zV^=&=x@WjCIp{yStyu&%B!1~Kf_l=%{}gzFwLkG9li$y}A7oB_8o{(5awy%6k;lN4
zN#(i(n1S)jHW0pQ1L4PP08HjZ0Kzt~Zfe~Gfgb^kKzJl?g21zY5d=O97(w6$U<AUn
z7=yr!BM7_(7(w8RfDr^<2aF)_BY+VEz6uyY;Ku+X2z&`J0%4j}OiTEz36kCbj396x
zFoM9dfDs6fteGJ2MZgGzcce`aI13m-;LCs!2#?wzFv^c22%H6sKsc2*LEu@y2!sJe
z`(S<LC0ZL!yAS*$so#sttA<4Xs>&|yJt}`>ZZRDC>hG}fM*V-=&vA42&<sib^)C94
zobxpt`Xl*n^xZvqL!y7S8~x$WJJ{Elwx8gCku#l!Bfs{?iT*#O3!*GFB>L%Y@(*AC
zI_@OPKm7K$W4)XFIsgn&|ChSa*8yON^sjcI&uM2C`9mE4bdHc{|LNiTzs?Vm=?{P2
zJ(};P|Kaz)oSTLHANxS*2cz?T`DVeL_q+R(vEIRXf3ek$&-{(w$lU)PAZ8bKkDV{y
zBQ(YM^zCiW{fS?u5{4!a%iRCZn5^G?i6@)<KIi`4>wvDexj(0qGNoL@-3BI58w}Jk
zzlqZCqSAmF*vsE+1IuRtGcf(64F+*+uIhZzW@J<wam_%^`R{Vpy4c7YKLP@nwT~Ym
zHQs3;2HNN#WDnPd62A*VDN`2pBWrcG|Jtx-1l);xSe^+y*9$g-k397EjtwgGyfyx$
z{Pv>XT=Mk~0LasKGeh5(u4YP&)(WF?XO`t#-hVy|@n_pKtWg?%N{zPtJW9%f&z*mV
zJnD~i8UJUaLXD4MoiB~7AkMWzCfM?0v>Uxc<2M23rE%H4;lytP%sR}cw05rpS)e^r
z2wJ!6dr8!lHL{ygp6kW8Alz!}2G7`t<67g7<tMcac+AEjThe#>(iZ<5Wl}X9{l`55
zbZK0~p?*rGXP8e5l#A!_kDir+#HFZ|1s`IIe*J@(RF5z64&9!&aViUXqxu4Ub(7^U
zSWx|mf7zEe0$JQ@1EnSMbFZiLt&w`><)vGX4A{8Td!DT)bz9Zqd0*f7n{v?o*vnBy
zFV=;g#ujjY4g&ExILE4p>%LRSIJVNne-a{%mrM6D;toyBg{6p;*^H*t3-Jj}%0c|y
zXnqR$tZV45RNAFQt65X`Daebp*Gx-_X|vTR3z|CCwv6WaWA)?q<3T#wYtYuMF1FO~
zpnjx1@LfjI`)D{?$F}xeP|@M$YN5T@^jnKKg%pR8dbLXAe=bOe>(`GWIDS}f+TKWc
zPg*xa6))95(R^p$qkY#{#uVwv<}p7L{{9lQ#Fj$Oyv$SH*iSK!@qnHw5~OwWYr$*l
zt3I$cCpaZ<n|)2cz5o`4f7Bn_tdCK?KV$h$Z5&U;A9dV8+ws2cl%bp&;`0GMyV)iy
z{IDIcl?>t?LO34iT*lftx_-pz`!(Pp4Z%b@<7-hKoZXqmE|Gmjjpj1GZ+5g|%AkFs
z56_*&4P$ujEPa82zRETo&V!JE%lfpuBcsk4hmIn1Alk{MN9I9Jy4X68a(Y?3kv<5L
zj{O7*+=ih2I@8|NY_;WY-jJ^KlG?x432jJ@js94#Q=g^2s_i!LyXdpRoGjW|$0I&>
z51@Hgz=6I{dhECb;aT*4@AY@0TFSfk`ZKsw?UIK+BK2ss=*9L7cAe7%GTtk*$u-5L
zvV0Z^gM2<X3v_rsAm7S6MbeN4%)ofw2Ff>UgUAY)7t3UAAWQ>kh_6$#oal%JTyNgQ
zo?Uf!laYlOd65S<q!DLeTBml$tby|t*wpAJpda<e=5nK*vHz-A^_%(WlWu23y&NKQ
zX!-VRYIt#pDZ(#qBlHcHgHcAlg1fdG>iEi;G=7cjwv3E-EJHqGeepE^gG+ltmXGv7
z@)Fy%TBx%tccU;aI)>7bzQ@L)3+Xd%$NlFKc-eB1K7;jp>I;M(rGO0hLq(l@5htGi
zL|^=)#i>lYQ7SRP;Z<U$F3YnYc~lA)w5ae#`@I|a<oy5w@v{8WIPcN&u!d*g8vZS+
zY2i`{Ftd2E4&;*mZp=IJHvpy$n2*tE?5()pfv^kVP6Upj&qv_JGO*{^J8)+Yfw`CB
z6?@)@IB_v-u&E5NS>%{Hz1Wn_dgbmlR`Eu0XIyP7`fB>;<-f_LM8HdA?*+;S<BH`!
z7*AAg*Dow8m8(y`SOXeqYMc6nZAPkF`z&PYl3(yI_HO`Y9PLo;-cGQu*x?S8>u3kl
zxKLuNcDN{YM(@6OP3-VFp%&P*Pdkujqsz_OXRmg6$m*>ZJFxw9w1ZhC6e(%f-rK{v
z)ET{d{hHX}^FnRAb|BA#wL=padu<QwzdG6B#L3{bt>D{WhlD+0oW)-`{Tg$g<>}X?
zDA_3P>=U(rLO<=ydlT3H`u=7u3pxX_%jwqulQB%c->hl>q-$z2-V>|EOB=DTPI|6q
zT|Sqyt#`DKyj7vZTkNk+=cUdl?qVNXf3tCe{4!un2*wSL(&Ufnz!i)iZn~`_^9#c*
z3gcoreWI`RSR=z4sw*DR*MCPm#ecZwQrcv&)Ffq&u&|w{&6xkeMkyv59M(S9AxicG
zy!_v5CqDLjh};$CkJg!q%gQ5soJO2_AuoA8$glt|meKiQjeMF(V~__Oa-7rV!YI*5
zJ-lncf0&d!I~iqiK$G(z%18VNI}f8AFUFzcv5(f<T*eFHe-4;JYW`KgB&PBI4VYuU
z#=nK)|LDYtj4~phXV=NMnP(8!i?ApWcfulsg^80F(`kQRgm(&LU_7JA#q?bcyxW1{
zuX3@>UI&Jr<YGEy;6<2oL|%kBSL8*Q7kMSjyTW2Wn@*lJojfZ{o)sp~3X^ArcRMh7
z)^zf$FnLy(JS$9|6(-Mw$;<0-8{z*7HCJ;8QwY-tGYH2KP9U5_IE8=@D)A%#Ld2qz
zEIY}<lQZ(~L~USb14A1a+Q85ThBh#?fuRiy_y;5T8>2}=ED8+xVPRmf{6Ht-_kV@B
z`n_p`IBtN2aFOpG+aR|CQdIRn`R{or-cuXA8x@onetYNg(L)>LV-8KtAx+$u{BPC<
z*?F)WLZl7CPsTpFSjVePbFmDNj}4+7QcmDYErQQ)0;V5}d=_TA=Ed~G0vT9rVbjSs
zFP35F!;3JVV|Wpk@!!JozRSW?5HFT_f<Oj-q65>QyjX^c<waQD*;tr7tFM!1g~_wR
z<XK_usELO>YdU#Wm^>>?o)sp~3X^Ar$+N=hgvzs~lV`%T;dg2~{A=(gzK>^YclE;E
z2O++o<KZd1vusqRCsB_VWlJMqEaF9Tr0t!}i1EA)QuZiR^5{Z!+1JqtOC?^bwCI<Y
z2|cvzFZ;EHCaM_R>@VI8m^_dc+Q-hrQXdgqOhcJb_Zb}VUF;jV4rudt!Co|l#-$IU
zy(qiL-)a_X`RS~?c+0vnUes!pdWHp%fQ#w75w6H$g`kx*&@}IOV(H+g>skn9Bx=q_
zQ;izTQ1*qKT?|orvSMSo&@@Ny!UIt3x*0#rSG*i!L`LAo-<lN-?&v#F%F_WqZO9Pd
zXJ_u>XWc-LeyuW}pEldJ=>fP{R{K$A%UotA7vza9??cq6Qp&^5sSmKQlnUw57kmUO
zf9j)vDIak#4cCVMh58>z6!{k#IB;H${@10k2ydKX;Tvm~5=6u&d;}>0ja|<~p5?*2
zGAqT?{AC*TPCm;v4!;P_q?kq;FN>RFGhVit%hug>KcbXL<39+P{M)$rk{iDjc~l+q
zacx*f)UwR`Abu>Kkxw$g#wq8Q>*tCxfwgJS>5lznf4;a}mEp+N+rhr?9$N;E5x&=?
z5gZ$;|J}>vrQ%XKpFL(>LU=fcbov~ZBXb!RV1nU~?brIYqyd-mEvE+)C;1_L>RK;L
zUh;rr*EwXctX@`zT@*-t2D0yZ?ObW`q%EXn-i)~F74&!gN-Y0(WATq5ehfkDlYck<
zCB!-R)BOJn_{m{>H~Si={B9ldZ28@{BL8NmJbjRt=AQw4+=>4H;Jg!OTY8ZbUx~#Z
zMx2-8d%KAS@ejn}ml1dQ`P*pzW_{l7e?j^C5K@g|vt4Od>h{zmOMh(bfmvn?{oS}5
ze;{Q1)~P4M5$mDdjIF&mGgq&R%Q|&gPu>iP&pUOcBVyfsrta;in|}V%d8D|spNbe;
z%Ldw0Obck=%N;*eCONdJrCCWM28XtE2dulFwC}1^{qzGDT5VrO8m1e$(L?NdIH*q?
zf+zakac0Wdk;S?)mqPpE`&ZeIHI->CVi2=Qf{*1m$GP&rxHO$n+|i~y-mm8!fo0HE
zH(QI5ax4p35})sZD{=4D?Wpr=1YWF9nteU%KS0jIu?l!(T>YO&Oi^-YJazjXY*V9J
z<RX2ebBR*T%9HdnET%Gk6Yz})HzDw1Is*IjAg(<84N^MV%?wFFoyQS!?bd1i?15Qt
z4Mj(Bf1SP4OF&b2*^14exkQ^$CgAI6w+8Zg*>Zi_ZI&p+covV??J5#eML#%zhIt1N
zbj+B}Ad_)i%yaDKt=ly4E_Pe6ark;L7PBwrMH^xakc)Vb-tqrAzkvKsc9cK$u}_c0
zv%!uD=cZBUD=+c>6*q4bcgEFzSOaj{97`BE(Y_Mb)jG91q|2Jx{kRi1FY-q?*3R}Y
z?fY#$^eONC8Runn-2Z$3mjH?MGL8;wey!fTkT<WkjPgi_^Pf+cJU{_$@5&k?;wc74
zs_K_xKG1Q_@&b!T=JY)0GZR)Oo-Fctkv`_DV{4^)?U@Tr-(Py>atjY9ng@OET0&$N
zfzOJ(SO;Oxkvel6`Q|IDe!1x{ELV%|dQ(WStcVaKXQUMCF%Q1D<K5@yie>~eX|T(V
z4}16Bo3~{c|BMr7@>jz=X+Jk1PG3z$c?ibJ&3V8fY^cwRd>I~cFI#uwpYbAbq00eL
z=q{FP6~Md#nbEJAkJXRK&O*%t?mcNlUTDig$DtkT^PIW_JaGQ$%wzUY&IfEhbQhV&
z3Li9cVXoNnQOK5qZ-@A88s#JI2W`9;KRHN0A?jx~{c`9g!mH~ix;|p{2tP40DSu)V
zOBZ&rIHS(Tx{C9~fb~kkDR>Ko)`i+!z1k`iSeE55C)o3hi4yk1OjOEMJZ83wZND{v
z4KjrVK!TFxFc;c$Vxrz?WZK2KYM2iF?zwBCUTR3m5a&Hin}}}Au}^^k&RbCTMV-q{
z*uUhF-MY3L6`pTHy_a>Vr`zq#ev66dtSCFtXqI&3H~gLfzQT6#O_caAHq!M_U$DoX
za|6N&)aMFQxf91v7E0$FJ(I@jAZav9Q@L|d8hF;+^ZG&2IA3YD3zMgeT{hDBxq;G=
zPZ#lAzmd+b4wjBxK-fs<{ez`rrxQ^+==b(~d{A`SaJ0%&K!AQs`~T&j@Ru9aYN1qb
z`XG_VmL$iQUkW-`2Tx};XQiPmuK<n522Z0lE#ib{^nuP^ZwPc|44vQ^k#xp~K<Bv7
zDW9Zys5jVVZ+f6~IK0pWP6jky4jRV>PNPQi=ckK8CXnS>1Eo_gH-*Tlz%G>K^uTGT
zET+|1f8P6&VbCd8&b#dfeZbxy9xR<ot6`L8EMxqP{=71HI;yz9KJ@3G94H;^5H$W=
z(l$dMc=Nz%s3<~4{29>RcMO9Ld|<l38Cban(I}SCqm4d1G<t>*eH-K2-cJpR4(Cs~
z>DuC}L=2GwbEmz3JwW_W*M_;%ENFabP&BGjg$2l=cA$R^Y%G&+5DJ*E3yJ*9RM^Mh
z*=O&!1|>tSwp_qzt@%^f1b~Zn#+vlLU4z2kuGIYIq>z}&g?&D092qE$oS~78(s<H9
zX-rufVOyshHxHD?w4otKXNUHf8Yqn!OCzeQ=MI#{aZ4krtGfqE<Ak+`xNhLP4-Se3
z_H<#ZmC%?z5z6sHu=${#O((+nH|DI)AaC0u#>IW@LCI6`eV<Q8B9R}ocl5jaUNa~f
zE9JIr?Ni3Pj1QyF+V_S*(Wp)rn(b1g@5R`(Z(z@=)#=4nfZgzqHLrc^1LJ?nMK69!
z{(o&?_^0PrV*C^T?+gw<maBB+Gy1`@@xFo0LHIHZ(*v{yo#u#+Fz4O($wA4$56cUa
zxf#qr98rYMD?#V;1Es@{GYif6b^&7LXXKv^Z2QKd-@dO6iWb+)vxV{;l~-F{<@9%E
zD(tt=&iAJVMGI${irzrM^uERqFu&TrcThC2v`vjcRbm(DYX89I3=8wC=mw!EgqDvb
z5E>@b73OmLpE4*p3@vr&2px<i`=<v*$F!UJa=Xwl>p3TMiB|MSnVvr=T2LDZ<!mF(
zE2SN<73M_y2Q~&P9oWaEf%jee2Q&tkvA3nNWM5E`|9gP@p>694&!3raQJZ*Q2E5x}
z8&<p%)#++01NHFp-n<UBq=SBP|Mu61LpoC-naL9H^CBJ0P4@rH!1OdxoeHGM1#=Vn
z?Ar!N10#DtWzu%Ul!blE_Q&5qXY%xx!P8qn%n#?<XF=<OgOf>)NHHT>KusPNDHnb2
zF9t`8Cs+qWChY`|bSTsI$IL)~aO;e$4ur&}OCTeDhj--rw?Afb9fb`v`aK8z;Qwq}
zUk+|G(~ODQmKr|CgVuqu!P1(_6zfZl&ZsicSsApxYp}GeTrR=6!0+w@y{B)R9@eC3
zBD`f$IpEI+vIE4+x2l1@jA=w)*oSc7+1sWA+v7onBIp+jwyhkH_p{0GVkdffS4zJM
zaR)Ki$w-TGym;GkU;>k2_gu^4vs#)$baWQDw?76)a8GC~E(e}p4lHe34(P1p&tszq
zMZuS;B8td@%?k&9WZ?K|7A5FPWb}t`Jr2BS+cX=^S{_@ujVK}u@&4>U@Zv8fV|agY
zAb95^cro8PFo3ZadYHuS%Fw3I0p8#0mtRaaUD@vhuHWAdu8HtZi`g#k0=|#*i;v&7
zqnB|1Af7nyKzL5SIQdVq6P29%{}r^$C$^7oqTOiaa~Oblk<TLV{`tW0P6Ru&S|Mn6
zk%sg>J7jw9-XO~NH$$eE6K#g__5DsGw7a!as6<zv+%LvU?f3UXmd{;Npg#X)$n<86
zcq-q)(IL}29;0_~$n;Lc=zaH)>A7pau;0PH_bT-0pQjx8=0NY3A<Ji9&xpT}Uf*jt
zJ<5k~e&u5OBfaMhTRz*tD7`bore`}C(!=xJ!Px=O^ZiD%Uc<*^Ms;E<jJpSapkLhl
z$L)!Bt5gjB=1Fj3oILo-f#93~X2UG?fH}v(O22sJJClhP=D8w1@!?tEU~K^SCK{C`
zEHB5OX%6;1e|C6va9gl|NlCT<lEFSs>~uZY_xe_MTKvFmzFKT81_Yru>W+QbTL!B;
zm2VkeR)qpudS^lJ?ZcrbJFQ)PVrq7<@A>y8`dn=kxWhb9Cv~|9dhZ*KY)eWHTel-L
z=`$Z64$WZadO*<HknQbrgP@64j4hf=^Uk+X*z<Gn3xmZyfum6}3pn;SgZCj2LHr)?
z^$zyE*5>*~D1);r+t9$X_rZT2uq<Zh_XOUE@CA=-pv6ibr7|=zh92sB?X9a^?86Hf
zB>0j&q<0qd`hIuSonE<AT#{G%DjR9tFdTi7mb~6qTId%KJ#{#=YNcYU5eNo?wjVw;
zIYfGaaF!mvNjuc{I$(FZwQA`2oBn*&Uk#<CjHG%0aAb67hLVyd)}jyfJ%`yu&c$L>
zKGIqkj(qsoFiH#W@((qJLkoW}8ExY=(CYjBUUwauzi7`E<loiv)6@QB_V{u48JV<y
zVmNXd+LPUB4`gn%VT_nCv~!(l&qD6L_u9HTw+C_MkDHf*Y!lcoap*mR&?(>l6lzn2
zN~45x%*@M8+rK;j8hyVDbouAmFipIX$EmjS_A3s`fPG7c{$vm`$bcGoRWAMUbAkU#
zzxd^2crb~JyyDsH&=<FbYeIIL>f#@9;u-4Dm;1)a&2kgi(H1^K5ntbXe5d%&O%r%)
z6XN?G;QPk}{_MB5RE_B7c9i>noy!I9jPQI~Y%ciiOs&q-dh+ror3q`rz&D<>7s%4>
zjF0COCg6J>_`JOz{&+rUY~7i-e!CA`axTzBt5I?0$+tnyq`l0W$vMRW6EX!+cM>}g
zU(#CLrucZ;P69rxTa72Zm)#7X92ZIFz(qeNUq}1Unc#^wn*d+Z8rr6O@k7E6_>$&r
zo8l9Hi!|$izmxsQ%P;mi@Rzivwkdxs&;ei4JKjz4Nqg8RZyxqdniFn{Py8<W?g{N{
z{DD4nCm%abU{jvczKH9kec%$lC;X~@^-CYV1Grw%2d<LX0Gqg~bM;k+w|jxFynTH7
z%`-SOZ4G0<c+#A5Gh39zw&<Uh_*t@H)Q(Z!=^pr$;XdBMpArKHFYXjy()voAzeIfG
z5gojCqQrL^@+PhA^@dLxT;ye?;!N6e-WyJqiVi}G^C$b&W6>DLeW^;E&xh<u@92Bu
zGuHU5{}AV!`{q;T5MhIMeDbaR;w%ZDc(jlB<apBhV^4B(ojg0S0pG9m%U@aS9dtaj
z%N@|+ulIn@oD~?G6lEv;#!9WFht?1u_A8C|GUwO?--KT(Hh4G!P|7%kHNf%rZ=cVJ
zQhj-eb9)?pO4Ndz{aezWgt(11;~BaL{ydDjz&w2Xqy6$M<9|fGfgY0H`S-+Y1ZPCW
zf*X5-#y>p}emAID@MEv>_+JeMzpHA&O<n(Ozqn;?l&tH&8wk#1T_-*N^kl~fznyiR
zwEwaX{2O%5ar<BU)r)ky-2NKrBM<NB7oT}{#~M<I56^;!lb%&huzR+<k=Q<2?mz-v
z8M>Wv7-tSAJzLmv9iQ>+yg>hv&@gEG9Q0?0pU|0h?>Hx-f5b+)uvT|CX)Srn{D!zE
zR0!wq7^U5j)-whxN0gTHzMeWeJ`h^bKYFCji2Jqy;>K73tY&<<1Gw+&AGi4nM(aJ~
z72hQsPI~U>(Y}h$(KG+raKic5Lc=%dB&}r+f{wfI3i}ieC%vEFDxGLcFfu$7xG(gf
zdo$LH3B}LZSNwPa9`_H~Xq%%b_fuiHu78xp@=r$ji&8$i-lTtOHG%a=?Krf&*^?SC
zZ+iBm^5%QXczN^3K1t<&Bat6tjimCwn^fNZQHt}JD|);E@|tzp7(XXu1tpm8Jssu#
zAQ7)AH__q$ES>_LzG0Jk@&BG6t&eR|C+XaN()#I5>c!94hk%Da)vZpKv&pYR-M^N)
z8xQbS-}qk}^CuFH*%n)X|HEbu62ZsvNk?Z(9rEx^p|SDsYx02nBO{W(@c?S(!~RFi
z*c`RLd!Q@J9Ywk81W$6giP#yZ#QXTf^5KD_#EbTJ#H{bd@tSfIu`@Uiqx{n*qK68a
zp562>%s&>(w?mek3pfIrdvLa5qu8$SY&khKPI?6#1nlF_){Yi&$d2E_*HnJB+VYOJ
zDzCz>dV#U@j12_bw!@!E{^UHf0+6-$Nqg7yDI1@*_ZhF8;cIPkoAl6XvizC!ut_1y
zpGi-L_G|zFYoh`ZjS6y?cqU$^hEnyiSN6|WN`9ezq2YVjFYMLvr4b}sTF5l&5UrIt
zpY!ZtadN{+*EO75YG9lS=`WQocsP+S;~dDxcsA2oZZxVFK(5`qkg+8*%Pr4et+d^E
zt+JGXzA9y+VgVeoD9GgFpxP8<!rmijnjdlEfJz?ghr>~Lt5r(P`uREz_-2d*G4A>0
z%;JhoXf=GC%N>|Va4)XF3@s0BLJq}m7MB(v5M;Nafjsi&E6v&p4C?WWK`?dHNNntA
z;Q6MH6aOhcs?>_B8GM#4%rBMwRh~_VF*s9fXX;D%zW^?5WokT&+<>-h3oj&~Z$D$5
z2bkudp4MVz9-aiXAm92?qrQR<C(Vl{n}*U<N~Tt9og-z5K$B3GiM31?7ezou1Qpo6
z)8n5O95o5zpMj#BKU46II;m0$9a_s{uV!2Ut9Ja*G8W5v=S!tYbppUS2gXs(#yOCV
z^NRy`#(|GJ@CgUzpBb16!S;4=8#Ko-u~=OxUT8u4w5>V7RCsivbiL4r!eTULQu-VY
z*CxWFV4?)C#97&ab*vVQu~a85G^DD3445l87rU8Rsg&D`UMzQh84ASt;l@_6Ohn;)
z+<;^-!>&zi-Yj`I8gmtXdsK!OwF?>&T(X6~wPrHx1ft^fOR&E<6UbDSDsB1)($rOC
zSv>=dLAYY8Rasa<D-uU-#p2dc1u43d%+fOc@}U(rv9J*toOsq0T0TxO&7e7!D#fZ{
z#XFC6E4Ag^a?2{`C<P0Jl^BWe5L=-dq|8_5>tRX@Ej_bTuQVSbJt>6$CQuNES|43p
zkw$3rXgU)#3iyCghiOTok)z<+vQWa2QpJKbHk48I3+&M<Q2kuFfa(SI?_RBl5Ay5C
zs8>CC7C})M^}Js&2gS-c2cl4%Kfq3a=N_22Y3ooxfgK7lW$XyT-W(kjY;Su&f*eD<
zYH<z&iCC0f7kdfQ7$I-F(S|_)@DD-J&DTl|IFIpGNoQ*<0F8&U-~?L@64jf>$XG>s
zeb1&)?|!4DQAnFX?-azPN3tHM_{ARsFNCMI{Zc#QulgmgQHOHCm-Ra|B;$&lR~)l`
z6u>LRN?UxtIfwtWsKC(Nftm^Zgov2pmvB6MqwPseGn!dXl9bkkCHXEl12H6_#4aI&
zMy0W4IfFfsZpunCl2R<6cdIZOtHY#Nr4`?;!<a*(9?4|P$t;#ioINOqAXU0h!ho#_
zAQVlYPTI@Or6P7Yunnkatd%oGG3_W`2y^fav3Ms2dPf&P9HWgCnKxojvuGZu=~vYn
zIu4jK9FNf7n19+ZNAhxF6ZCSEUT{7y=LH1})dh1bFAw6yi8UPOJ-ZXc<9WC8V_FAi
z8qRUDj0EStZaAP-65NwiO@f&R%F(JOL0;FHvsS}HM8o5Tusbn~m@_%UxSXHq<kxu4
zr5opYlqPP@jSOKq56?u+F^nM`%R*ESJQB)fa{{3)&xlh26SjaP;aHZz<(`fwC~ZlQ
z;enu{Wpn5pRE$J>Je;267Cm##vqz)B8T1G<1IkHb29yKA3@GPz8BmVbGN7D-Wk5Ns
zij!D-rj(IWj$U<+esa%f^7Jqz`cH7;QFuC0RnHNs1_%D|PzZCL4Lf@H5u_B!<Hy~|
z`8V#lH0UYfr^k4D$O}|qPGT`9nYgE>cqS<zWXOhRkWlB&K_NjD)?gzr{;&Ir#K<*B
z3n5TX{<xk(hHwb-j3!MF4W}vY@jjZy)!U#763zL8L5j3ZG)vo7gLHTYzHtwu#>paS
z(gteM0|dm3#SA{$PBW-4phSj3Dkxl3K2ByHn9zvL#&^C2=m%P>nZAU883`l}*sKZ7
z6QYTD@^yiSPcXgn<N|Xv?|h|h?&b2N0yzbyEKpg{yvl;j<VnF&zl>>s0LA51TMCdZ
z1!&45q1Q;cxjDI;4{|*71&t?v<+NJhCokCeC(+ea?x9CNEKiSSKYi?z4CiZ!@I!`R
z+rNyZK`i(PAhtzc_Zf21QQ(gE0(ZPisyQ$mPE325bC=!y+~Hp9a3{30Pgy{-vDVpX
zYj&hM3ATjpiw!od>W<RLZci_=|I)_nj!5<<g<zs%2N!NLl)pwVtj-nr$8E7jX1g=%
zB__t627f4te}{(S(aWf2Ja*$Z=NSRb4SyWT-VpR<o0*N7+myNSA2d(|e?G|@{(q9U
z6XK2-Bx_g@z|e{bplsKW3BLF<9)TBEFxQsN5kh%Ney8PkM(XF}cghnp$gg0`dFCY;
zRs!()6~7Pp{9SBff{QzTTP;vU9)6LBU&+H=@=zan_(dLmB`?R$ujIibRLT5`{NhQ2
zGgq%%JdX#VN`Wi4Tz!BafsWiKG3mw0Vm^vxLlA7D&9qib3ZLI?IfA(eK9(~5SzEdR
z^eruU@-Rj<mgVdh6gg=p2tgEtxoRb7t~JMi?~3q$w*V#uFn<e(qF%jJEAemY8kpI0
nde8r}3nH8idGg0@oIQG6vQm4?zwp3eH4e~|zro;Rj`#lo$in%+

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-bone-common.dtsi b/arch/arm/boot/dts/am335x-bone-common.dtsi
index 2d51d4bba6d4..58a250b2c9a2 100644
--- a/arch/arm/boot/dts/am335x-bone-common.dtsi
+++ b/arch/arm/boot/dts/am335x-bone-common.dtsi
@@ -207,6 +207,7 @@ &i2c0 {
 
 	status = "okay";
 	clock-frequency = <400000>;
+	symlink = "bone/i2c/0";
 
 	tps: tps@24 {
 		reg = <0x24>;
@@ -230,6 +231,7 @@ &i2c2 {
 
 	status = "okay";
 	clock-frequency = <100000>;
+	symlink = "bone/i2c/2";
 
 	cape_eeprom0: cape_eeprom0@54 {
 		compatible = "atmel,24c256";
diff --git a/arch/arm/boot/dts/am335x-bone.dtb b/arch/arm/boot/dts/am335x-bone.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..e1ca93e27a6b6b35fef5e3b3741fa464f36df89c
GIT binary patch
literal 85917
zcmd6Q3z%eAUFWTyo=GyvWF`;fnNVR8$zzJHuCAU(<WYG*5)w#D!c(B8y6Sd!k*cmr
zRrPd-1?;#%vl4YwP**`4#WyZdQP738Sy2&n9ajxLSe*!d`mM5?6?Z>2A3N;t_dn-<
z@42^cRaaNv8o2$PzW?+3zt7{Id+w<-2hM%T%iQ|`&-0FZnU_9_`}GKyAsj-$b=fnJ
zK4;*_|BQ|8!Ts5Ud-Wrg=FH6OT5i6z>}zyw%_%nt_+kXsWj)597mMHI#Ge89*!_29
zZ+R8*W^eT?iw*x)VmDW&y433W%Mu~JS0KD(s#R@I)t7sIr`lRx_N%>8u~^OXn(F$C
zO@FypDwt@m(pmI-xn`@j((p?sOo>jt(kSH(e&VDa?s5csQLWcyuFCzI*ZZ~Xt16vr
zp_rYXxq0U3&C|2lLcTD~LbxUnGL=TX()ELSw;|0RmCt$dSua#AljP%N2yaWkcU<HQ
z<<3t<MJ`mf;<_EUT0`KP7Ths}C#dL<Ir2uE^b+vx#wND{=Q|Q`ZYwVh4=;$@nD`zU
z1z#~4-yOjB*bw*<byzvN1u6ANobMeOCp8llTyegCWSrtW5oHo5{pUlY;;f4QR4dEI
zxfS0pj*71avGY?AeAj`$UlDxKwop7qW1{p*cfK?Y80C182iE!6wsoLmR=~wNHz0gs
zn>xAn(nF=`nJx7`HB>!x1SE!w^zKFYU8xuC`)DPKrF~z#53oMy_m=$5vfnGAWTSG*
zXCFz_0q!#?;#P^tH~X%?O2EBcTLunF)vi1JAbsy|hrpHG?xF~#->$Y-q|>%~=r>*=
z+smM=J8oRc#7d`mq}uBA{Iy)=I1`LM_v8LW9WM)#EP5vXe*qq*P&bU9V+5CtXUG?W
z#=ptJ8ow%9KXZdO`GaSj^2Y!Zua;-OvKK+*t=AfUuG_2h%vhCawpYrFh#{XB>l`FN
zxx%tc3Gm$qm~#llUjzImC*Fgqj@USEnRh#R?*mNUR7T;c)o$l{mHCEcf_R^c;I-O*
zr_!r0FXq}UxO_Kvs*vl|b5{I-KIb<35R@O%P`tDGoVXD!k7OxxA$a-_BbPn-Q<`=O
z(tgpq^j%MRmli+nUHbbfAIts*3K9Py1k%8j`7Hh^4ftBFaBP+&BJDMxbEtOXCd#v}
zp>yanXT3w6r@YIqK4a6B4(Cl@vuU_(p%W3tshccMe>#*WYwP2-g^rabS)Qx@NGvs^
zJYS<cuC6%x$%S-Y#1rW1@NaWEF_f+-LkS_kUC8HlhWqk+*S*XB*QR&*FA<OOL3_gv
zQNDrun3+^2>*U7&em|-?eD}vqzSj|y@7_vhz7@l+yog=5;J)I-S?}`CwY@9eKWAw=
z{uANb;I=)j<vfCW>LaM?^4%Xd_@;XXd@t8~omS5Dw6v$<32gZ-Kgwp}=;X>{pYg6Z
zbGvutPuyeEmG4P|R&a}6+Rc?xkrQEy*p|PX2qS%N4kejr=m1aV2@6{}y>oXXK{z*M
zNb|{>Kfkirm9Agtbz4=%A^ke~?pCwX&efL}Iu+)i68cKsiT3~jTV^I_Gi)Atc+x3L
zdjEvH3lIQ@GU71?QNedHfo{FoM(;dtM<mh#u7S@_$j*Ej|E#Q;CmS>6W~D9<OtyZ8
z{o!j_Fgk6p({p6tV%e(**fDEuE!QaKRv%bt$GI|PvnYD*_D%eUNVjiNEZz^{K8gF4
za>qa7g+4P+SK3~q;?*m81pDA*`5P$TwN^gh1SX<Kxc!WUvw+W9*wCWxDevnLGGxEp
zoGBR>MT#jSJ`{}2B4n;PBiX_)shks9Udi*G#f&Wfkzb7KnWtBpe$%V*pIl5ApR)9r
z$h2p|)RXqPvfa!r)H}`9O2>bZ-&kM~DWm+}h`8}X`v9AlB2s2l-vA2n4TFg+MgqlT
zpo`I7fz2X(#B{fNUPzL9WjMq;63CkB`NAw<1Y>|qbPAtGy6A*+BKm6gp>8$DhFa7Z
zGfWv`)wvagq)n*rr#t>BfEpj@e;lvbzU)=vop>&Sxvr?yyPUPun21aC7UfquUglXJ
z33%4DBs`YSA^D<|#y?44c+dv{GhQ)Y=#OZ-%zB`MEK%_vLY8+L6E?}xE`&>f5d@wC
zj3Dqyzz71j0V4>!4j4h;(|{2K-T;gs@Z*3H1l|OUAn+N$2m(I^7=dsGw`&l1r#4<-
zVQTd-0?X_{IE)~07BGUqdB6w)mjELOJO>y-;FEw61a1RH5O^Ihg21N%BM7_!7(w8(
zfDr_K3NQj;4{2Eh!thY<S_Ix{+v^dejQ0)J7P4e4)9zH8_MwOxMxUo+NRC<Y(Sv22
zc9~^yrcv5K>x8j(m_>1|C;k2F5zkZ`t?C0Zq-$Ox&UoE7n7R*?X9~xT9xqoPU;$i~
zuZicFsKmjC=PlIN{8~<^F{<TW=y~f-T=-(IMlS?!50pFAnZg6R!vD@Ve(GEBpQ?9y
z<>?cq$?t+j=Gw2sX<QefQ80@r`Q6Z1J{qU-%~2Zm@nbhM-nmu+PHP*n1?=PKs$d@#
zc0=Q_-&~K;U~3h7^kDG%a)4ZYWO!ftm^=cz{Bz6`+_iS2QO2T!5A>zti9FJICDCx(
zBdg_DEp%O}gZ7vqZj40|h=+cTv2*e?!kZD65O;aOJSfh~TER-2#K$vG-p(y^!pB;{
z;UdIMK8V|;#c?Ypce5y>9~aS+=<)pq>DB6|>NUU9mlknr{bPWiAI3%gbsNWR;?^)v
z{E73(IA61duOhMnyspjD;_DHMpDe`rBE2|YM}@E2ab%5^ufMSP$wHj3H!=|+BmT>U
zC%W(PzC1bebmKEYk85NY<hPH)XR`=LK+p9h!ciWYblXzVF5amxjAAp^)%r=k^m8_!
zEW~y5rU+lPT1S{V(btcJKl2P@bhF&baT(8bbn-GtNAHDxKwz?ja+YuLYqtGRN909y
zWO^EvaTFa9x7JV6(T2?@3vnIsnR^RgXyAkTohwksj@Jv7YOm$?1S&K89O72K=%<`L
zYP<%RbhSL6FTc&E8DGYOK-(BhoH;BTnLDImvmb%I?nJmhq#-urnuVhq@}oxU>qEo#
zMZ~STNV3_7Y(7~~n-S(BgsZbFnTTL?hP7SO{;NpRauI!9!;B;!e_O8iP&?x4Qh$)I
zKL(w(5#Art61{P)JIa%)P1s80YgoMz_aMD}*yfW3)!QW0L;pI&M1)XR;0wN9EOU{e
z)`aSi8{&7{;;=qX8p>ai&x04u7oIQ==);p?Msb}FUf!a-a9&*~HkaOx1YG0f0sf`<
zMIZD7u@QKHX||o)4{I0VRXGyuGV%E^U-)>d@`1I#Meu@XP=6F#aNHe0-|ZWPKIIZU
zv^y)^ZW*hZ!bWL!rvG@M>!;0?HFwAoy4sG3mwkrih4Zn!#AxF}yR5XE&6V;32J#cr
zefvB1W9(0o#!0q2jsvdj4<qi31EhbE!;jEEi83O4uio@K)55}R!Hfc`L)Qj_<bIyz
zf%9;gFXPUOd_5E4SqQE!t`FnFOAhgnmxAFXKN>HPQ}jXFaeiDL;%#C&!o!T^p^DUi
z_edW<NFT%U;LIsR50wZHMZ?4NXudcs4^CeyJj_RUn6*5N*A|X{2oKbH=nqFN59753
zd{}){c&J5qIA;B!h}585>i!TPw|wOR`#xH|Md6`%tiK+H=_lN=o&AK<4&=G<9ie=p
zhXv&!e0Ik(tTTBH%SZGv?3m&9TM1)^_`x2~U_ZzC#j};4y6^j3Z4s^bVi;R4!pAT=
zAx^EE(06)Y4D*GDMde|&*0Vk5jA<buo?-h=v_I*u*iX8Br{zb+4&ruou%z@G#d4=t
zJuhP?+oQ`vJ>+4j8*mVmiP#`5UvS1WvBTQ}9%ft?l+TfPaD5@kALBf5(jt9Tqqwk|
zk{))-LnGv&;VMFX+V#a@ZLw1xZcrZhVhdAS^bk7L-<3VK>mTCwXeuAoc6YTrU6{oT
z+cC?oc%dFur%ApMZzC^_@KSB}y5-J7uMG8+W(#Im5AeA*8Z@^+e=Yq5%R9P}ej*$4
zC+*{9N`J9kZ{^Fic^U>2S3bVZ&Qy^b$}=o|omc3*u3w+^;t;p+!e?sJPO3Gr2RJaJ
z>CSn;yh(HbUOe*c%wa?i#7jHj+VU*VabEanHmkG*3#m<A9Sqw}9NH7Z_(V(TFD|TM
z=z>8Ix;~c0=@g^cM16w(;PR6&mhC+f$}4u^V!i0Y@S_cPATPtNBM`UMt=Pq(J;C*u
zczbCpFQyM^t@O%m^RD1nWbYE@0+GIbP<v5-<s6eXWm)RTneUOe3y`F|ie9*<MDzml
zfDu{4ppBH1B%c{pFT}0&X(PfKr(R-nvMsz_jWQA5w&81-IS_Fw59EnNZ9Gvw4_Y29
zA9#OR!)}K9au?~mY+cc12XQHfrL$b{*430jTb5^A*$RP7Mp>6SfL(ZTTCDgI-;3%P
zz<%M&ENm{fp7255GL2%RizoL7s=ZF5WTtJTcQNbW8QbPCCNw$sA|Jfde;WwbBYYSE
z^t??3`qDomAf90w+hZPgGGO%}{z@IVdYM98^wO9KS(>gQ)s*YUQx^H;iF8SWw5YEo
z8~=*E52DRFmUf_xg6)u5uODs7PTJQZP}cV%uswYOfxLVkfxLXx-Usn;C(0Neic5|H
zbZ8V^_2Yvyz(*#F`*wQnp^VUxb)Fp7c><Ar+LhNJnJq2vA5m^QTCYGEp~d+}&dfgo
zYE(L|VQ8`3vus(=O!S|ZAm8Y(TB`;`rbVP-Xb}H)^1N7Spkd@>y)q<JtRfTF5VSJ)
zpxkz}IG3P2A`_R3*;&}n9Y}-z#x~lguONDM1;P&_&$9`v%lJ)B9JsWvh}V<8VufYx
zPQpOqA?(Mt!1lq5@JA7@MX)?1+L7;WjU8ulmDX}V&a4OyrQcu^+#ouq0y<`gWQ5qf
z5svk@X>;D=C_|+UqP1#iiClPPN>gIv0#Z%AZEU#@#YVAZyq?%{jmU%t+wB`RhVfgn
zEB)CZSsy}~z;EF*cqXT~!ACc&yN$f;Vn&fSUQgtGJCP|LQIUt1c{}^Q$dws$$6RBE
zGUH1{WZ)V?W-iZ;B6GZ+$oy}JO!*j5W-4=#oxc_NuAQs?!b%sf^O_}m$%H&!L&(i-
zBBRJ1uP1W9gUDcO<;4}9ylmH&QDocx>76JO$ldNVOZXIy^@#r(0`^@evas#E+tWT8
z8|iEU3z_oNG5SX~2UiCZ-)j@B{zbMskS6^HY2tf1M0Z1zQ~zygzRRV#uxpxJZrzsV
zx4Sf_v2hu3Uc1mQA4MW`e@rkMoM_vL`hE?{sGUXc(LKTZgh#NDFWQlI=A#-xrlDbO
z*;~wX_9a7(#UyYD!Pq@YpR2vh5?W)TKL_;v=;P5Zq|f(DD!=UGE@+GyhDXk?;OlM1
zp@TLN<Nn~4<}PyJ+05+g7DeKpeSorhoA?OI>a!T?PkaJ#UNkOk#By5pvo@V^(3Uk4
z&Mib&xGSvdM(9v7SK-~GCo4lJfXm_<)?Sp2Vre~Tx9f;!xaQ>SuhnNzGk0SqYnghR
z5an}#vk1KChvYeH??v3{LyWWIcq@X&NnHDhEMUs^T?o`q7U2qn1_E`JMc^FsE(Fb|
z9Z5^`xdz0JR^#;BS0ZS6KD%=q(D>DWSw?L^@C*2-HsSNAoA<RaZx8)I^T-2yg;zwM
zPaxqWg2gBLr9N1XA-1=gCj}tYl;44mo}NP;==Ajc_WlNQ7rJTrC~Oz_<VS&@m&zr6
z7{-V7ztgB9`pQJU_BMEFE4E7cl%<ecsdR#&X~x7@AmCx*g%h8rs|Zhn>~W_pvlk|~
zqV+(9^FLmc1?_GR_Z?q@pzDc*xfaHYWiUzIb7ODK>#RwV(%Vz4`3semMo-JZ9(!&@
z<OK+-r}qJV7@?2-`QaIIP5B+z|8drV%#Tx<yq`9Ap*w{A_l(j<x&H8RGJs3v9MK;r
z2Sva)W5F>Lf>YNBP5*;T7Q$ueCHkA@5Ap>*?-NIoFQ8sun;s5nPrT6E_ndVb$9!$i
zJv^m^M^#Maks9zQZT~wE&-B{el3lD({@Hh2Ys*5f;`b<abha?fB}L&8w~2WF!+y--
zkna!Gj_hAKchr0qW8a`<>4*0+zq-VuN;&`~?@9t_b4oiG%ZE;c4vQ&n(A?90?R~d;
zx7@~L!4uaf{XNrO?aZ(AdaY$CCgs$}19}N%AdAo>4)ULfyW=meG%DC=X$D{`XJ5a_
z1m(>jr{!%QE_B$=*K1gtnGX5I9BI${PStANa;+^&vpn(kAq$gV>i6Fwh}<D9!Q|3X
z9R{=tsDz7U=zpYDcE0HZ?mhTU{Hi-`8OF~z-?cLNA8j6Qah{;NI8Q>+<w^A%@HB%;
zxL8Kzm(Kts)ubo$b=hNV0j$T{Aif?!ftap@s>>H)2FS2yy-{mfvq&2HIOwY0I&un6
z??-4L6vU;p<9c{E@?!LgS{|~<SkAjk&zeTk*v`c^GpA-MD`p_*N9#Mc(wdFaqFr2C
zR^^fw_`&q4<64i!9hu-0&s{B99N-&1QFzlv7#Dve(U{Cfkt8%!X4pK!hbYCS1-7Tm
ztca_h%$&oKmWIqcPAQsiRXVk@@3%XxW@%PBN7k3Vz0zy?jU$C(wJ<A8S=`FkoD(1P
zEQ0bP>!T>|(5zK@6+4?XJVU2CUt<$g9Z21Ohq&^s_t-p*r@ye8)YCqUj{yC?2|a|e
z=v&UP4tPAnIAx>!(5v$dfdpJkN149Q3+~vf&lIdf`FAq*J`3f)OoE0tvc+)L-Z55n
ztCgCb2xa)X44J{a>_pC#U>Yv+;OLgPB#nGM0hkF^=EP@B@Dt3xq>-TfH3%mVc(E>I
z-*e+aeW8`d4*Lbu4XEtzL;iOokZ;_iJo<(hzf3ST&OkWAw*H={0c)Qet7l6FWyM$C
zWAXIy6Zwi+@ekuCMt9<pfqzhUJNb4vv?=juAcqETri&%7Jh?KmC|{Uo=a3cubW(KV
z*fgv4=)c>v#YxU(NR|4f&stwY%**nh)w}5OF~l?N`ZBgS1dFfC=OT=UbiVS-b#W|<
zJ+Os&mM`8W*g0B!LYES2ob&gr6Q@6YyN#oA-+A7(VIAQyi+BdBhMh9LzwVa1R*gaj
z@Z{@|&v_Ov&c)t<K%Xc4W&~b@Pa<f#<x%k8hjg)&(L))t$b1=a7wNoM7WO5b%%gxU
z{S0+yVU=0%9Y%T#U!fnqHH!l@GVciC2)?5+e0(T#8Fcw;TO7D$dibXo%h0FUR$qYN
z@~5xsA+i)_S@?~}`%y_TI&g8&MuJ233^@;BNN2hC+xpbE>g!6t_R2t?K|1}}UYV>y
z;FUD&mAPIaq#psSIC)pN=)lJv_{9!f3gL*3nI6j1ZD7De%2rvjNP{nBD2u|BMPbUK
zFz*Ue7KJH`!jwf}%Aqi2QJAtQOj#5zg>XccTaYfY)GDXYg6rjGt==kcwGsFh8{diY
zs>6E#A41^e+WS_-x8jWI$;FpNdFqMyEF8gi8`1@zZFAUKG#zgv_gnr>qAYdBHvClt
z%d7Vl2mV(Fekz1B@Odqt0jO|<ml>qHy!hPb6l?!$h8J($;$Znl92lVBCK07c_(CWB
z5(lP^DF@5YmlTE$1DL*~>8>rl2kE3QJY(>{bHVaLi6xEAE+@c=5gz(t$IOV_<jFpB
z5ma3a99O`*JC3;Zq)*`-HiPr;a*NG+J%`O%M2w4kKa)VXrnIFL%UGWF%>kzVth|$N
z157zx`ER#rqn-iqy{Mmoez=WHKHJ6%b0jH^q4!B00ve9v*CBi}!V3|uN3gt3JPerm
zHZD3Zg>lgv=Ap)pnCX-;f8y3`Bx#)pFIO<boJTP5`$pna9^MF;KBn<nG%h@RAJW8^
zYB*X^Hishtm)6lWImXAu0~cHZ9%O?!IXJ&O90xt&p;@hT+o2-Pryfp6cnB47K6&_l
z<)PceOrzs3H2k$t8|T+1KajvnsFm}}%MS*;ELFZ<`gpJMQ1QE8FCI9Dly=ftmJe(Y
zJ+FPm4=H_rsncF<=F2_q(#E;a{&fE6(IVMN<VT+^2YnNGgHxCNH!s`v*njV1|7qjW
zck-D=bYXaz9w#qOKc2|T%~4(o<K%@h57NuGSYB98^n=L=P7rLAj+(8CtSjS+&I{IZ
z_+l$3kDKNMZxq1Aau{bt-mHQ5-HE%-5jX}vjTuFmHNDl!13pf%!{yqDb5P;Ip4nEe
zx2rg(SGR6TS&q}r97T50;n5r=nPKqRIm#8+BF>;Ro&fynFh02g_(mH?oym6rz6s%o
zO#|=ZJ3oxL@KtM8avkiL_B*8od%_EGb1oS0w3hQ(tlDXHyYrO}vslLRbdcjl$)*AS
zB-dJ*Z+V<#e%6V90Pr<oT=?NytFaZ&R_ebu`A2LymX-3+JqI&ffI*hf<{XwX1nYD>
z)fHdQYMPd#tmovcF4}g_p+kuC&bcw<5nO1$&YB%Cc9CK8P=@dQ_o&R6uO_bJvD{}-
zN81w01@BisE!YB`?PyJpc)l$4dES_Lgd#7vCVw9P6#k@z!H4Ml-y@z8jhG2M%TZ>>
z?vk6EZi=+bw>D=fpb7b<AKqr;xJ`b>$)kVgoOo=#a`JQ0{K<bn+?huTuRn^kem2*Q
zF3MlrzQC2Z_DBKfBWe%E*;X{}=#@T2-6r~+Zge4iZOft0x!f3iS$~@&KKR)j5%a!7
ze+%9-qkf{lksrv^*XRC>4B)cmM)f($K@o5cW(|ja6EZm6cepb-WST6Y=lGG-RUYU^
z-)8HBcd`ACA>PmSy2*$2iPP0K(^9Z~8)$^br2a-XaEy`u=|S{;r@zzv6M^p)v3kmr
zUR|XC8F{5Z==09fCh)zpYjQVv(3#WMAp@7K)7Q_mFME+G9@L=?W9@y|Hg^_CMDH2A
z;&c6qYr7Q5?h`>SW3|fhnLPLMGPkdf!AIo1#N8-!k1Yox(hsv;J_A87D|6;5f33$&
z-X6}il{*SBPyO@#fcyBToMA_NEI%Iq1Q+B4m+~Nf8a;#89?UGogcltfsY7!HFFy8(
zt=N#~Ji@s<rQU_!ogxD7w96#!rpvlhrVES{tuVv7=nLcL@zyH^oXa~S_*91j{Q;!S
z*d{!XEW(}k?qvZZ2s?Se2!vmO8-rKE-3G$AT)S}|f_+Hlhg?_{7xOPB5L>*m^#<`e
z@u>33`o`QBI(IN;^=5`yqdPOzqU%v_)Sv2b9WVpyowfmR=A;Qs&$LY-Jdrg);5=Xi
zflGi91fBzoAn*oY1c4t1j6itLx(QV7o(&V2o++6i@El+SDZhy_2vYtmU<9U990q|I
zM-Vs*7(w7XU<83nfDr_q1B@W>Nx%pKw*eyvybc&a;M0H+1l|OUAn+N$2!!|I#y~#z
z+Q9UENMaC}aRkC@x(uS|5hXBvKVSx?(^JG-kWLR_U>VNCbS^fz0Ui*TKKZx_gfCe)
zLEzJX5d_`@j3DqCzz70w07ek_ali<GUxEJ&3BDeChs{2K1%*pW=MD?x98&Ibp5(0q
z%^?JD0wG49zl0(Tkk)wUXG%cbmp%{TME)4%XWQ&czrZt7mHzPa#0fdvc+#85-jB+>
zzd`Osjv<~)<lO~z4#jLceovuX5rG%$paqXOeotgkU2Jha_j=xC`R?b-=xBre1~LYs
z{51$Ncd~WS8*JI{Nj-4w>BkZ1+X?<H2i77>^tJ>0mgZ0gb}d=^md0)0<75)oF6~<a
zit}#YS6aS@vG3I=%Zv7XzCcFiLH7L#l<Q|-{{9isP;Wc1?*{8!h_RN+;{CMT4W1#|
z@2>XhvOSBDaNni9Hx$+R+N*nq<+-1&wM~+-J~oq|u|f6@ZAMM8P43B1cf9LljXA^E
zjO7^cT$I@7g7?Jda@vcuc(MNI{V!{4`wV{CN^l-z4xX6I-s)x*zkJ0MrI$Fz)qIZI
zSc~Qb)`B|nOm#~bpJW-@gk0otyAF4@L-j?%vaigh%X?!BUx7O>)<t>t#d&PL&wIVK
zY20NSDD$@Siw~kqKfln)5b=!g+`Nuz^ow;Wfx+^V_}tvj2lSa4`Z4RR7SB#?jxkNw
z|JH#b8<`U#AtUb;OC%$FYTsp_{UkS6S;0mPmI(B&b~gCDQjiB9$UMzG%GhP8<(c*b
zB6A4eia>p^pKZs!o9JgVcU-2A(Qfn+ln?x9P`~|?wjArl=AASAB|sz#Pb1iRlXYS1
z&9rRIbq8M5(JpMgiR!RT3G;shYoFcQI>bf(2HE;G$iEL^H@4=Jl-in4QiK&>{F@u<
zigU1^vgHzN9a(RY`JKD|UmUdl5A3)m@ps7Hci8946Crs={lq?>dD`aL&)<o_i|LeY
zv~@D!n=A_+qWXCU{-lLfcOODLzUD8Lbv<p(>d4k(TkO~0-|paMpTds0k1Vpr@8l=0
z@&7dH)22ywb)TJfXxA)I(ym!+*X+3Mx|{Y*|M)T)2EX_xrb)|QF9$-k58KhtAoSC>
z`>ei0eV2fi`Yu_0m&UE{ITFOBvW?h|N<fjSzTa$l!fh|?8t_Nm|13g3-Mi})JJkJ2
zpr!6lTHT)<x9&emg1C06`;$PCs_x%ndBSar?tc!6{dDin3wNmdb)cp0*RAf?$F2L1
zlOV2L>V6$4Qq}!iEl;>@(LKkee!6#`uXm{X4WOm&H>~bA#;tpfeY|$5`wgH-Rrh7f
z6K-2{{|iX$r+asftj`C*d&ItHB}{GtCH1~(_5P`y>iq)Lrw&oS@0<y9m&mg+pLfV3
z=TJQaUJCO$lK3#MH1nyE&q@&4jBR#sHbM!!az8^BK`+jsvIxAt2?6p*oMQq5iDVJz
z^H(D<pEBS|{cM7HAXT5`ICMXW*bsYelHbNcmXs&&>Ax@7ORQP`BM&k9^1E5gBfrD@
z<i3foqWq+{&#v9<+wt0s`Xp?V=#z1OM7h8pX**u3<I(0Kc+%B=0pA0dCwGJMAaiuC
zp6k|@s&%FaJ>2#_+rn8ST?d%^s?c77i*c6Gi+uKbu6_b}B?OkC{q1vrv<arcdRxv@
zfc$&&$WtFiy}sXC@ij2<K!1C=f3S!^$ukH{C$8IYpAF;k{P&B9_wiYI&y8%UKfKR~
zcZ1%A(iVB&VLvwV-Y@oBhI%0Lh|ht<Le1g7--vwghxN+PX9_vwGQrSeEo;}Tra|wr
zmZLVr8ce_Uf?|&kqhcR>a7d>+1U{60AHo#`BX>d{Qg!EZTl^v6w_NGm=e$eSaf3fx
zvd*}phs5<g<jc7~>bL#+4Y!~83lhL({d`253!h{WYkZY@W4^WK_7#^gBV6Y-1(=45
zbRFAMbpbDI_pb`$d+!CTvO(6p+@Ga7VVv$nTq+C4m75UscaZ@~9&UT}8%(zOA7F-a
zu|Cs35KD9M9zmY^T9UopIph|5_npUFvO$ut_lB|eB|Duz2JdLV|BlCuKO=EmD(7fp
zhR9%i0So%e+(v7ifq2=Ug}$(~szsR0e8(3AhvjAO&mqsTy|njVLYmqjHfC4dc_eYB
z-`+3T1XkfO;6eBB$k*3-QWcqGXU5L=@nn`D@|V2}H!*S|kk*A~03!%|7BGUqPXR_C
ze9<OGRs?}j_Sp!8_n*XWa|D6gfDr^<2aF)_X}|~qZvaLR_;J7p0&fCF5cmvW1cA>2
zMiBTZzzBpXJ$K5{dhkk_T{4~edme(91$-7T0^tL=U4<Yp;#VOEybc(Fbq|~dj3Bgd
zdk%uY$a@Zgz*)cu0_OoE2wVb;An+Vu1j67jx`+Gt_<e}BHMA4@kmK&2%JKN{g=YuQ
zKjF$hd>=;tV>`ZRlS<|NwA@Ww80MX&&U;Zmu@AF-LgZNto)ye}>1DiZxe>=Sk;C}K
zc{&s7YRhxdd=~caJAXYI$~y5vFY}!nHjb9(oC(Dlcc>GNjsF25Q?0apdo)VEG|Q>4
z=#8z=+vaSP`)yf{!F*=SIPsgJap|u=!Ze{59*aU7(YNi~k0=7Wk;lgog8tRvb-Fam
z>G;sRzSfo<me*fK`JM9mE2xviYoTP0mZ7Y}==F6w<n>oa;Ps<@c%3QD@-x(-_4;~S
zc38ds8p`ifufL8us#m?o`s&F1e)ztMb9T<R_S<Ll{X2d}r%f3~nQ!UyFzZ8qBlc4w
zgXyO*nR4gd2Z1-7Yo)ip;+;TidG5Qv;zrWObqxah0$zlV2xQ=#g^3FSjJ&_%W2oQH
zFWmQa;~7KuXAS#?hqzz5@2|#0zch%x`wnLZ?c(GdkfL3jWFOD_8{}^6KExRA4Ks$j
zWA=-IpVuzi!bza8ZNcx<D-CT9f>&mhx@MK)xt{cC^1a>q#K%#lpPvp~AL#qMxPRT+
zY2DgsecW~`K?YvCw9`6JoOe61zZu3(zkzc7>@?bQ{r(MWrwwbTjd9xvBFME%J8b~T
zdAHMxKy(;8{U*xwv(sqLF8eoulKtH#g~t87zeidl1GuIT2w#psU0{?q^MjG!BZ+Lr
zmOFTll!uDl_ed|WJZ0_uRk(BR$2iBA;|QFQkY`+}zc<PPsrodZ5B?*G*bpCk-RI{W
zjD2T;j<!E*ec;I}C2r`ZHTFSgk>}TE!M@~?c7F!~FNIU|fwMrnV;`7{`M|9}!Z&7F
zd!NUhHej6N{@n-~=kw0@AY>4-2+*HbL*QI!Tt4zri<@(5`p72`$PYuzM|kcvT-@+7
zp846uq)HM=^dsw(TYNO(y#RT{dx6a??reA37Tj|hVc@`*9z_{me5hkt)HnS|D?F!?
zcm_ScbDn1Qf?cwSqFDq!!!7INig?AT!nswgjC_`}H1+vDt7)_i<yF2Ich{RibMLPs
zAMfGz-Oft5RMsZ|7j1mIIoBsqu8-|`mTF-8;dOsN6hNIRKmBz77|QTspJ?^43*ECN
zrK@}8YdhU%EdMM=-K)*E)BS%!*?zhoZN7WpJH85>liq=c>2JL6uy5Yg`w{jdywvWl
zztSIuYeNUtQB;~sX2f^u7%PJB7^q)f*C3EDUc3)_mrg#dKWe)aewenMO@9kz)TX=#
z-!1b&+cYP^&0cS(-!4b+$rm%yJV(X{c{1=1+jj{r%88J-cebZIg4hEEL;&WM03%5H
z9AE^2&jLme_$j~$gfr{db&SAznN7e5l8zg98<S23VH!cw=Kv!Jd=fB%z-_<?0_OoE
z2wVb;K$u!8AP9_j0YTs_U<83tPtF)(`4V6RNuL9ZKo}fF-*@DhMjsfaFC+rHW-H?m
z{hz`5P~!V()Y<zxD8q|=3MFBA2ITc!>*x4Go;V+RKLRh-VShAQ8x#~20ecj1dRDiq
zLz(g->t^=56e+;6q-n-q#*7jz9|PNdzcv+)s{y(|F3wvv5i&j&y-RqZC`AkpR}&7$
zT9(i#j!=-Ol(xL>{ZqsUJN#4q-nvbr9;x3OoOn#H((gat=Cf~UlZ<7Gc>Bpn+?3^0
z2()*m+FDuWAy3oCr8esxL{I@{u`lF7zs-~gzw3xIuzZ|fc{buELHWsD6u_nBI9}ar
z<J<B0pHWVDgvCqf&kz+nFCgIPTTWcl1ZvzQu$0nG(m7EFGH@P7ou5EZy^9=jj+<vs
zz%=-_<NLRPgUB_++O;l$3U8!I)`LBj33JRtD1x?~Wl`uli@>|o2QOo5+wUboTxz?R
z4-RZ&PFu<X1x5IVZrh(0{=RYAHv3lUJ!so9Yy~zSxbKR6I(_f!(YD`U`QEOL{I2qN
z9@{qe67IHb|DNT$Putel3p;JwC7@-SE}gHoy+MMwcG<Q|K=BRVwm$<Vzmdl6msq_A
zZCj>~!?o?-N8PVi+kT_vd%L#%S>^FOw(V~L&E2-`Kd^lFY1_Jdxzo0N7HHYF&)#qD
zQXe`@9JeuUCeF!`o;V-pILkT2i%G;@yKK{EfyT7y27dF(&cuoHGUB)ME=;p}b>=e-
z7xSIDxYSoZIOn_8mf6mC{t)H*=wEj6Av;<B3Gd{{#5phX{Ij@E;{HXs2kk6T|FBbJ
z&n{$&=$$gD&N)VNyyK;^jy6Y<>3^1ZGC03jAAX2aR+*r4b0z~aSqK;N9DQds4gAZq
zLCcn5ob&xZLg=U0@t>2K$%DN3g!Em}=iF)coJ`83^I?LNbAZnboP%Or#;!H!nPlW4
za}p@~^5U+8rO69@#;n<LZNe)dh&>XX4XCTYzG>+qq)!X<l|OP8)p+Ee$PS{f6DalX
zG00zX=~EjFndrHQ$N0WdAM(k|a}k`r55LsCu$r`<2A}iJ-Lc8i7kYPWQiZ(J-_R6|
zUHM%3G}Z_j6`Xk});8%ZFw~kQ@k^Hx)RQ*;Ur;|-|8ww;vi1j=Gk=C)d=`jJcVpx+
zFlAD?HUTp*e#QpEXKf(-lnsE%ya+(p2G-4Nm>}@ufDs5!luQtK4lshiCjlb}+y;z5
zm=<FYm~jMw*8w94d>Sx<z#D)O1b!Sag1~11BMAHyU<83T0V5Em)ffam2^c}(HedvS
zOMnpso&$_Pcw*fIflmWQAiO7Qg1~ve2m+r0j6itO27yt25<%cRU<AUMk_iIO0Y)GU
zDB1_>>-jPEJAr>B^?Q-I)p+_H@kNnc+Iv*~$lPK)^wr;C<*oYvx}SmQ?xPu#{2LIv
zpZ+6f<c){^L}?IxcVFI^=${-!fBf?f_BDO=A2|<gJo0OQoap~Ex+uz0W1^oOB>(vJ
zuj5X#{Nrzbdo~8iuLHms^}jiYz77Cmq<?k*eNH>`$RFeQr*niv`xnRW|2jWNra%69
z_hf01{>R_{>b%Uz&oNlW;pn_yzFTnT{q7!Ra~}FarQ3_o{Egqp-2at8%r5Me(v9)X
zF;9$7-`@4ypZH}eVQ2!e%>DnE$@;ycc(TbKaqiFG5gc;vPw^PMb=+-W0=2<FE%SRo
z{U$IAn1Q|g^)|449xwybkK14n$L6Ze*PKR1wNdyEt^e;Eh>g5MmxBO|a_DkW<DCX#
zppAyvQ;1^PS47t9Z2z@o%?P+7`wMjqiEF`E5*aSmMY$2*p+kk9x6XeVzqjOfmVN!v
z4dQ(!GxVM5T8_Vv%Bb9#W%-u1#FrxeGMmPAN?FsYwtHO`#AW&1`!|58KaGFMs4$5C
zUt?&E@7s&A*|7XRt|!u!ZT)?;4KIyfw=U5jK8q-A&3sCWccQ$=0_{muT6W-bH0sJ4
z+4U%Y1Hz36H`%)3Itdc2J}p0)4<KP50^^Wn%NZB&oA8^!@MlPsr#-i#Udh&no%g*0
z@GW6n+VL60GyH8-?lH(Cf{XOj$7!$}^JzWzw^XI1DZ5+WQkvv(&O3N(2?^wZiiXaq
z`asvC>VdkjdKEp~7RE&ne?lVa$2t6%R>>&C)=}Fl4yp5U)M0PKkm)umr+nQtU}(X1
z`}ht+FXDo(_W8KqjzFOpl&`k|CQgm7;Acb;)wt07uZTPJFpp-5;pj;{TNb(&eB2un
z%CK7RRhO*f2IqA|9&N|Dt`yVetWg#;b*$YOE%Bd~+wI?jbn?OX3G4%`+&k)zSl?|Y
z{nl>bM19-fGeElCSu6LJI(~NvC;Q@nU$0p=8)O~6xUP*gD%Ve19otJ;-V^%)RPi!x
z6fK#T>ROiliQ1pO@-CJ!MMM`n^dGV3p981ZS?HM;eJ(xbF&@w}MS`?J{wjEFef1x{
zYhk+N?Xn*k)fYfseP`SLL;3!k^1OAN5r5S2XfI53l~YD#6?tQ8I((+H%~AMaJ76o}
zJb@tf-p@b5SEBEze}v<N&T*{Hqdah0e;#<qf?JW!*geXFvvbqP%=WE%$hA8w_{};;
zE2a$EC;HgJNfw>No%&#~Ive=zj5=pI=qNHbqK#~NWPaqNi>+UQa(b~meZ+mQ21)ll
zg7iBO)E-QGPp8|HpIk(`tv93%$+6KN>kaS;Y14m!G7-OvK10mQVxDz8;=3Aw8V-L`
z35R4u>9He7glEzF-B;d@8X52IEAPaeYL`6p5t*m)(g3dx<l2#pcgrkuofU08k>xKD
zPxHCqB+%iV0r^(mDUyaPU<SrZHc-Af8$?#XyjUi017R9SLwx<3<wPzPaJ_jOdk*xE
zYmF?#$csF<A&WQz)B3eLW~I(o*!PHj0{ZHc=3Q22rHx-DGrw@!@H?gAakn#~UJjDE
z&@bV|Ri+5PxJ`V`!Z6AndXLlA@Y`Qmq!`&<e_|Q(5qoAU^7rtxCuI3ZA0#igU8{vU
zJ9iff<Dz3I9rybV>VmlFY(Ij)OUt=^2I~*?ZcXS>3LwUho9g6?I5EE$eep+6XL7xE
zwaNsCSBaUrERTL9^RyH$Yf<5iJae4JUEc2#FU!9Wx3-ptH9P}1@e6Dn3s<XvnZ=8B
zAlKw++)GaU-GFHW=3{i)_rthTtP2phe1I`jz6rxk%An2c+W<@(WA3GRrGK~v@xZU5
z<4W;_46u2WFm;BpDV_D)UF)pkP2$eD+E(<{@lSa=KqJq}7}=A7^1-;meDEKPCn~q=
z7bqf^#T6M#hWCqg;2^i#`-N>rs$2W4V(Kanw0|3cakN9VdoRJhVh7r<uN_R|LW!N)
z;k4A5yzBINu>;3VUaEu9+9!E7y4<dP4r_-8El<PPf$gWS9n9(>O6=4Q8&YTTu8s3z
zhtCVO-P(aXr)!4}Fb>-u?nc>ub~tuCc%3Www)9I0d&SUCV&BHY=8V`o9?np*N!-~d
zYX3CEy5Pv)v*kf26}#N=FfbXzjQTwr<dyMB*V;Iz;<GU>F*t36zIxyu^uI!xzV?x~
zEtGhN?c|P<)S1Lx>|^V1H*Sz$28;>8xWQ4H{4pK4g7L#mw{>KGVYo$MTui5qM(V$e
z4C^i)u4DW)LWaLK&!w*EU>QkhUCzRGo;GWKlOCm*Xn3*qxdKtLAMnTDpm*Z?K90ye
zVg4l7w|J>M<l|Kc)C+kj@j(VKFP72yVv~HDhnXM`I;4+ib77Qdq#oWu;CF$lo}G*`
zIiSgLkn#~f<k-_jxl{8ivee8p)ZO=KOn~ZbENNF7ND1oh`$NDK*z&*cZvd09#=is@
zHV@+e55@o0iTi*lFUs?5NBM^H)rjjwSQLsoVG+o}q``~n>>qd$-YbxS@w_G%(>eFz
zMVR*DMHs#-7vcR547ufEI%VKR_<%qLzSMyUl2?}DU171MO()NqPM#Ge&kB=gg~_wR
z<XK_ztT1_2m^>>?o)sp~3X^BT<mD0EZshNFb=C?9GYCb5S%jkq#}JMqoIt>bm-r{Y
z^2MUlEIZA@)3fsHUp-*x0YeWMdce>Fh8{5VfT0Hr_=Pa}nXqX>ED8+x$HKs1`GN0T
zpz_cs?_~xq^2+wk_Q5_{+lOhZII;j~yjX6?w#w~<R6~G!l(ssD`pOHx-*fpGqOJ0A
zh;G24Ph6Y)Z`W4Y$*>%Pv{ir-hY#)h^im72M$N@CK%Pn)rJTSQX`><^(&_Jq5O@*3
zOdtb`Eo?gZ=EXAXq<9g2hCl|Ed4f%s_hlBQf_Sm~vjsA+ywSAjvOm<qR4gx+m-jXn
zCePXq$g{%aSz+?5uy*Lmv!;`0g~_wR<XK_ztT1_2m^>@2PDuRZS<}fgVcPH;t&M6s
z{BPh*d>_x^?kb17k3xJw$ITOX=h?0or%{g=Wy>Ns^BP8Jmb|@}aA%ORhoO?E7aJ?S
zj$&9+@w(L|zqUf?!4-eSZ!UINT*{MAj&0<Dw9r2Gw52{GxR{1Alkdiza@hC<R|96y
z_z`0YjY}Uyd$Eql-|bYIrDEP)<YiqMOPbAkE5`yzz{Pa-<L6{igBCVv=&Q}UpjbNi
z3;e?JW6tlk_0$#|cQfrK%uw@%oZt!R$;yu9BH#gaa7oi;8m<d&#y?9(<mC7xG6FYG
zC^fjF??q)Sg^g882S0H~@ZS-`&$@vg{bqfkR5aVZ=>fQiOZ!n~%baJn5afw2??Ke4
zQp&^5nI~CTN`>;!7kmWEU*>-RrhLS~G+dLP#6QBS*S`fU@-JdmRFa?F&?Ph}r@V10
zhVQgl3N;K4;Uh>1Xk0*cEf3zgIVqmyf2B)4Yc>wQ2+p-AvJfto18$DncqwNtTla!8
zqLfMF4*(|rHZH#8#&1HN_A@LRUvJd1%=<!!XX49Du<`AlL(bZ=vGvH=8D|#>`IG*e
zeuQ^JIj%>}<hn~}I5r6-j2!G&&)s)OEIx@l9gKI5DQqvqbt%M>HA-2>!oMyOaaldc
zS{7jj=s5A&1Gp0Ri`<Di??B*X@s0Kza-TE}`KNd|zj+cNL&=>s40+`F!+e7zYGI1d
zmo^|VF-gD^{fOO;l`-(6YfV{6M;`r1QdkatwPjBQ^dNn~-yxqiXV_v((=?D{=zS9b
z*OvXB_wSqY)=_j4_ebpgQQi^A&ra+JMJC#jc!003E!)WFWy_6d%Q>RhV#_ZeF;nq_
z!!$@ko*$qaV@qVRCNAbVw)8e^8hDp+Y|+Ny|A8&_`Q{qr!FF;H57M{%PWm9*ei3#0
z*;an+$Ifhtdy8%RotN-BGqg|QPQ|EA`>hqA9VV^~^lP6;mvw<}wYYKXXTuBLiM-d?
zeCSx-T{6zg>V5Qgm#+g7>5Uv6HvML+^H9kw&l}~D4*TYRF?oOj+TOW!M8taxj!eU^
z#rz`N*JSHKpR%9nJ{y<$2G23fg_ViNjFyHL`q+K%n)fS<4S&A1?BBfD@%`nSm;6en
zhg9?AKt5@Um*9Rsg3iyG4jLD{Ct6%}e!&M@3o_(N{{Xr(D9?-a;4=wyaoAH{ibxrk
zrudkx3%|YKJz>$l^xW|=nchmbW0et?QJ*!KF7&GH70X&*db5W00rG*KRYIH|$1q+2
zJ;>+Ii(%V{K1HVs^)<iN@fTMbm0qhO?6JPMO^}?EQi>aW&7Sw20`hLH9AsF!^q-G=
zg*R<D@iWo5^!tC0e4$@1cOPobw;J6try0UK{ON*^OhH-Qsd}w}sb{a!^Se`cxn5ob
z#9~qo&$JhOe5%!M=X#a-Mwm`r|K3!q+Ln?b&Ocz<RP?33of!r=Z$#Zc?O$$c^?{Xk
zxj7@d_-ywjyxf9%e?6d{Zs9fWYNw)a-11ZHPE|){!|$EIcXqe<rmFl^7-{mf>1%=W
zpHspK)DM(r3dfEfFIPDq<fSzJZ<;hZ)tSNrQ5tW=khU)^8mH==UU~Y2vCCFE&rFq$
zd=7=V{#H8Ir%T5^RBWYlB3(Lm7?0Ay7<l0;)1uRZqt%xK0`xK3|NgY_*V>Inx!UUZ
zAW_102JvL$%WnXkO8Rux3RW7*@@CL@Fnt=$qKFfo{Y5$tkAcptp(Dej%JcnWpmS8{
z)Q;0Uq(j?$FjYDnUg!eH0~+538o!h}jV8@sDprI{Aj>CGrBkbQgvg1&E|ldnsnbwd
zOsi4*e{LLfYV}iYyI~*jPwCRBciTp3#xlmw*lxa(J{?tDU?2GNMHi+@2QSx*KUcNQ
zzy~h6GIbg%ijWb126WNkanOMe6w91})tV5EVhKIi=%Sa7jh-Py-^RFh(QDG8!}(L8
z*j#$Mh#_)des<BDQ^XH-ZJ9gGfkr(o8jYFqBIHmz(7#d}%Vhs@854FPQJS3z`<VMd
zXFV+$n$49mPJt|)z)M41wDaqM|IxJY_v%f*Gc6=$3t^v68b6pSje?<(kJ9+@RB6mu
z8ev<f96z5bjiR9;NAiaD_-Lv$W-X1Vu6`?38b>XSsIESnDve{-9^$%z@BVpOG_W6}
z)ms!A#bcoyZ-LFzdN!R3=iivKI)l7ziyRmKcUtn)ec$Jkkx1kR?H&E@{)x0`tk!zA
zwa*yuGCqtxYyZV*(P$LQonAH4_hM|?pW3r(qqx)!up9od9=iXU)cBuq(Tm@b{~J@o
zUtCy?@lX84^zdW3N=H7UA1v4IPi+pu_e+=_pf%_;M|6Za@BVwzl7SzbmZuA|n1MK=
z2%Wcr&RbHY!w<X4orPW*VwGm)#B|%fvFNwIl@=|oQ|HU_%RS}h${MG?vom48#diK3
zY0<(NiJ~`9Fukww1I(}Xzb7pkSYoBdpenHob(PwjVR2y%-5|USq3dG_goX)qg}L1R
zpGiv&LrWbxLI-2X{$ERrj%hcom0r1R)^m>O60PWuGW~8^w4gQ+D%eI^Qc8PZE6j=Z
zr#1#F9oWaE@oLaWX$-F6ond`hR*8+Dy%M<pW!HMb^Jgwx)TUnE1iZUn8&<qijbfvl
zgL?RBU`YpC(m_9Y@$T1$Lpn1dnQ7BPjGizzx%l$b^fc9&38X0ma})UN#aE?B10#Dt
zW!iSc)EWAgi+4Z%20D|cw;Z0{0%CqR*FFhaFHTP;IXc0NWC1mKShPNO@mzYecrtE4
zWZF*fNQW}*e#{K?2e;12>Oe@WSOppB$6f_myB{;Tj=}~S-3v}XSlzY09NcK8ITN)l
zHGGaIt?x>g)=aL_T6T0sm5I)3p!GxP(z0^71m^?4y9e}sVb}DqCQTFJEsM&5KJ?;W
zP7yEPss{QprV)MJ3p$_NH67R<4=NNvcQI>Qk@vI7?_#HhdRI!n3ULQ9*U3nWay+qX
zIWU3Av3qWo@JSv`Av!t<+`AuxBe<tD7MBChFBkvMUCRNTRsDsPu1`_$Rhx(+vS5?N
z#a~SwKh2^9U5SkT?!uOkOLtAP-D#Gvz0-&yvJme#rGghfT^Gaq{8aERMDSw1bx8_i
zFZ3{t-H)M7vDfC3!l?XWvgyixJ8->hH@K$4A46rkd<F2md{lh=E*8Cn`@_@3c^iU1
zDo*}F<y5`ko{LYr+`W5zQ@wV#WM*{6?<>H2Z)$j_f?Yb@5VX5ILwau<Gd*{o5#_6n
znO?!TxwLoEYmS+oyYGzjPK}wKyQV;T-#%t~voU>+{Qe_sN7nB{r*!@Es6!9W%a@G2
zXTYI1U+H24Vx?0n`+mFAYGP}>P+{M&1R6h?f({dCOoeIun!z+Z?c+wCtMOM;r+VFL
zCHSch@pbk|*z?wJAKT!$Qv~M}FdHL~SN89}Jt|(=b3fI^oI(^%e3*A#GV&bH!8g^e
zFJmb$GJnMT-b+SaUrEM2g*j2D%q_0vZXm-+(D}O*bmGWh!7>J#d>Ntzd-F(Z<h^-)
zWHPEFtwMwr`;-4O9=TSq=Qk7#en4NC$M*Ehc<AZs7(@jjT%-s8IB+0kda_(z^A{>B
zjh@oMv)F;>jDt?>j7dDZ9=I-LI_?pZ<(OQw*UjUk7nAQK=)Edsde-;313KdSr1kpo
z(DJ!l@3v|5fd?vS&_d6OEsDzv&bK@C@wcUmdkV)2<Q8!jW)ANI)W`8&>%hqCL2kbk
z%HZruHtiM9o(D#LFEfzF6y6B%1&3@P#Yz{Y3j3t*OId$rw>8JrG6rtGWDe<_gp5Bn
z9(uKEWm#Tnt8Aq8)8nHhueX&J#*zac84s;ywbE?|f`K6WcGCOJG13c!v-I$N)Pdg_
z54~;^gJs8GX!vWPl$4P)M_#kqrago-LrF;!Yq1CZVN7x^Rig5d)>Gr5g%97NwD2zb
zz{u~M2I~?(+7@l&_%8C&ROUHb`pPNu)5rO;{AzKjSoEj!M~}MCh@^dRJUTVBrw7v>
z`5o0@9UIz({<P;H_f2WYZ4a?29W^h-*e0-F;L_u1;O6@ed^A+9x2re<NSA`7Kf4b!
zZcl>-&r9gwjWkY#T(Dm;PzLPVx%Aa(;FrNI@~T+)e<|>nN5wB6YlBH#<P~dzmyW!S
zBe<qyx1}zA5htE&FYS%YA2*9lVMkZ^TuXcpjf{`KhBAe>79qap0^d6m@Y!!XsT$GE
zttj_M|8l`|Kh_K?okhQwYqofTMM-}6FJY~e_`Z7-d_3bT0pH8OXVQGs%F&-co~;*K
zcO|aB8i6-CD`TqLt~>MOTOjA@QE-v*DVc((JBb~L?}tah#}g<L@SOm@q&>RZ=}nGW
zqjTV*pOdc-kHDAUi8h-6->;5>j~~+Y!Iv~|+g48Tw@9-N`1{l-{PBymKKvzpAG0lg
z;wQ=c{qZRLNqg9euLS!h%?Y>VPy8<W?gj1Z($9~;n|$myg{NGneG%7_Bj6Igr~HO~
z^-3SU4Y>Y(1YA|I0X8u;=38qHZ+8RVmv)a&zxf4+rmb-dNSae_XN#)X7X8yQKg%_Y
z+A+#&4Z){OmEs-z2{CZ+;)?k0$MH6kDd3x`R@%N@OV5{PWx7fHCxQR6G2l1!qHE}s
z<#{R7nl8=C>kgIWhB4spCri>E<hb8#XJ^+gh0?6NN>N#ENm&-+?<dPWDbt!M%^rh$
zN&ikCOL}Ly8(k59k}PP?-rtTY3)?g%L^|o99qs_{wUP1302O(;tvH97UnTlZMLNht
zob8eMG@Y6I5}tg%9I_|98y(7SmDpefe2ViOBl9V9?r;FKIAQaHNo$Tn@mUo<vFsM<
z!w)9CGaU*a-^=CUnK69dJF3hzv3D>~Q-`-f-lV<basJGCbFqhr{FL8bZFcp*A>zaS
zwu4FQnLETc<ztNDVH!Xww#J(I!4D20_cnY^Ra+~|d=|#>nM5tPF&{Yivnk+)E`lGR
zqAu{<dN64XbSPcOd^w`tKo1`qmDdQ)h>8U__L3b;+S|8tez&Mu@MCZK!K8P|Bj9&c
zEx4)cKNwXn@+^_8>px8eXR@yUG9BD;mkxA2%-EIKULyLK+M;Xrkx6U9L)lTfU2d0-
z_L2WQsxD+;o5GrFh!1Ng2b0#3kFk5UyVux0SuW{)w+!7*IgVZD68N*_`mSNvF;{=p
z&M;{E9Q0?0Cepw;75&jK%7wM<LrH7CJLWgUJ*7f8Kg}n8Mme6DiX71&@S_~W{el#6
z!`Fe;^!c{|cW!jt<|p{9Mae6^Ejg4lhaXbsiqFwAf7))!`PDkZH|e}=_k1VPare&Q
zTY^KcOo2|+JB<uC1NWOoz-{^}F`@V#+V7#H{e<oha?v)2QLYiv8~8&>EdK(Oe^AOt
z*G%<Cji#`su8mpCo4IYgyy+2>%0HZl-~6ykQu)Uc%Ny@XDsR>zWBk}3%5auyM32vd
zyzfuKe@s>ZgE`m@D7P`795zcO{+_{g(CM#iQ!oD81Egin4~WZPcnWDn&toSoGe7EI
zFMf791Uxj5zX4}XUxB)x5ZSgK%&flg>8<%w3CAakEx`YwKS?g1bR@FWArF5eb+#UA
zOdgp31<BufurTv!|9_PHsLtF&b6M^%%Khtra#OK$WQo_ThsE)R2e=Y1+S_GjT`IZU
zRP0RC%TWHpse}UxfosBsi>j?=yV9%k{69I_Pg;Gu((&<QT8Aq*2+8l_i#NZ~=z52{
z^|#~82Z8Z=1e;vCy&7Jb<$z$x<1Wr}tv4S4Wv;^F?7?Q+<90p%o94fQXP%_<_C9Uz
znm%LWMSGw1YB_GvFt=$BttZca(;hb5<oR#f(_uFsK)~9rgG9TI+-06`m}{a`tLD}G
zQ}wD}?mg7@J?#DVTKH-V8dzS;wOdd@H+QPw*@OS&mRqhs4wIC_DUbeg^&t<ZE9RWT
z6&cUxx-0E=;~|jibso}^Is9gazgF+L@n(HF2ffy7M8yI)cvg_fhhEJY$W&Rz$&K=Z
zU#(?u*v{dg8{V4rYNvIog-vvfks!uDzm{8CwF%v}zg!DVDY%zbVXm%+wj{@acPh(^
z5D2nc(Lf$~3-wNO6^4gZD?KoE*hp{eZQzBDj}zS~KdLk<YdL&kFU&93{5764iLp3W
z>E&>Wsnu7L`~6I1TegdrYtXk3uMsB$rg^BRyHsC*$3ZQ~xBk{{t>PnC^U~C&p)|iz
z&NVCD2ZFPVp-CvqWOYpz7c4+V1Qpo6pXQ<ThfRX`ap?1I0Vh>Tp=0ZM?A?qjU<H~V
z&BkJIwuhRH`m*rVhM^$S3L3~NKB#NKC0Y#<4^bOj!Pf^U6tu)Jk%ed}bG&G-(parL
z)P;VXG<s9$7GYW1Cn<ft)uM&G!_ZI_j<)PK0)<<_jQ&;3F4{)JKLX74F4hEctMwY%
zdn|Wh1v;tY<3X`ZEE7@q6Zgj%%rI34JIt#dPA*-8D;}1SLsgBo0Wa&~7mJw;d>|@*
zybP0ye}GJVx!$A6k*3y{w?0%6gsXJB^~Gg04Dr2gEN*>IkfMjkEwA8|eu)_zc$5>|
zJ~lMx(4wmKO2d%$@Ebf<0o59gman(E9*=U>wttusg;Gk4*ttJi2m~n$^##<01d`H4
ztIaL9>YWFJB%C9!xi}2`@X{*ZdRWwK15g5fJV5neT7{_MFxa={syOPaQnprx78-aT
z0avU;=kv8Ps+ZZPd(8?CN-#d^$@2w@!kVZ2vc%B4;rt2FB+i9kgAU`S-KxE(sh={t
z3F6Gz@q>Ldx*wR|_G<(=f_RO}Jcbc5Dmx^$ebX!;d9U3wHsQ}bqVsN6+wdRbu%bA&
z!7|WzIIT~xH6dH8bA&9`r7!nv3N7HbyBdYuIrKR}T>6=?Wp;D^8hZJfU$c&>G{sE=
z=Y#|I{Av${{i@e)wHo3w#vReVjE8b2am2b;0Iyc+J!ukd2iNt`cdV=(v73o=u+rip
zIt-1=DZXBCh%X16GRA<iIlC8MG<Z1Hh69Lax661u6j%Nk({TuM&YWc=I2?A%DXx;>
z9=B=|oO4l4g1pl-2eO7IjfQ6uVGCy%F$Z^saXDnu$#3#7OgGL$D^1)SE*ZjdXr76h
zvl>G<mW8OEiX@b4=9ofTo)M=4W&#08!m%ua%RNF*P}-6p!&5^=%jRS{s2GX%3^_gQ
zEqXAUXU|WA@8~&a29)E-3@E3D8Bh-QGN7EnWk5M9%YbsC6=z5G;3*@goX_f<59J=@
z<mrh^^q=5Zr0@u%h8{N52u=m!$r0wz8}>TkNjqE4#E}H|@EVUjX7q>|Pfvn@D$H>$
z=C~90Xcf;S=?N$@FOu^^>_H{expSIG5QR0^2#o*h<|{FB6VgHm)RSMvrjQ{Vf;`Ac
z(?i2)iYu?Camg;If<$vjVUQwi6V1}L)gT?-fe+!ssByALnzVtY^Z)@dV=;q|w$lvi
z3n-DHkO~SHl`oi?2PQOPv+*%-8Tx_Nnx-!yU?$9x25i=Z<`Kk1Jo#+J!*`lq4dPFi
zF;x(#5I{2mHEJ!B3Bcq52(lmy>V;o}nXk~C1U}h$=9?~0e%xiP%#X0J-BY4#Yy5lw
zUpvA7ov)Gj@L|3y;KPT3obPO)GI1SL#kht;o%CxCiI`6<62JC{B${&YVEeg5_%VZS
zM&<Zd=H~%rejXsH=5%qiA==Fx((G=24>zV0GW(64P2B>T)Gb?~odjD#HxUOre0BS6
zWNWM!*{o_~cKaxMm2xoV+CheUGUYdz%WLx${_<0-vDt3TdW(s%$HA}F;b&;!fb=$6
z1J8B%U+|28=7wLTW3LGMvM0~R%x%Wp_%jzMf?u}d4L@$j+c9y=X?7@h_-mlen7u7B
z-4wsZGuF~7W`44h#B=v)NCZ6;UCl|KmdNy$bUZ3zlLy9_Sos-ApE2o_Y)0fO%Kus6
zuOR<t&`{*zmL?|01<$-;!J{lt<Nt#`|1WhgtHT}tyIn|yJp4x<{!1S2l85@p!++%A
zzvLCz$yPm>oGM>fmH(JmbCTw{e$2;b_-Wp>1RvQB2=*{f?5>(jK6pYaY%v525j-qq
z`pcelGw8eUYd?7QG0tK<h7&wU#2G3<2%sR`pjm~+y7LTZz4*aS0BBnP%<q+<sMo4C
stNi_}Hm0$h%kqb|f{0i|esM~E?ulzI>PPZZJ!l9T2Pl*H;P)8*KMOXh9RL6T

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-bone.dts b/arch/arm/boot/dts/am335x-bone.dts
index b5d85ef51a02..ea138cb34091 100644
--- a/arch/arm/boot/dts/am335x-bone.dts
+++ b/arch/arm/boot/dts/am335x-bone.dts
@@ -10,6 +10,11 @@
 / {
 	model = "TI AM335x BeagleBone";
 	compatible = "ti,am335x-bone", "ti,am33xx";
+
+	chosen {
+		base_dtb = "am335x-bone.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
 
 &ldo3_reg {
diff --git a/arch/arm/boot/dts/am335x-boneblack-wireless.dtb b/arch/arm/boot/dts/am335x-boneblack-wireless.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..49a90d106758bb238698c41623d7122d5236b842
GIT binary patch
literal 90537
zcmd6Q3!G$ES?8^uo=1|I%qvI|2vnHK<~2oES9i}Nf>b6UnUDk;5=eMiQ(bktyO^r3
zN>%lAhed1@71^kx!pdsYUd7jf8Wk5*bXx@%QFmuoOi)=J6n9ZUBhlZoS$5d}|2yZq
z_uSjJs;jH32JY{7>VD_-z0c#Gd+w?8doF&_OBH|4^St9;>XpZFzX@SK!af9C2OmMY
z0i(Yu8{LNceT3VUBgNXp#ME+TroP~3W~#-~naon9=~w+$D={~gsL|zRq9fi>gewq8
zOXJUv#cy@uhXEgZ@SgPT_mhwGNxwK(^-qGE^ht7)en`1tozi^0<u3p-xbMRKrDOF{
zW2~~!_M4^p!h&CF=O-siSzco;f3D^)wDUO=Z5Nw!emhgEmlvyk{)8#ftQ4#Hte_Nr
zUjXnPM=4RAytv$Mg=Mb+_?n0Oa{B&aGo71Ek5Ak-arCzFsdO%z8#l$g5!_S7YNgon
zr6zT92ZG-(-!tU9k}FxJiSK0yZ%M#+T;vY*kR6MvAXi+E>rUXR_ke3$aK{jypyEU3
z$Qy0cPQbSn8=VBsw<X}*P+mF$ydrLM;(KR5_$HI_-3@$?^?)x?hsC4okW!Dt`JTRU
zQZrG(73br9;}qwKD3dtpKkx4sXG#30R9rC5t@u9BFTOIw&W=U!-2nc6S@1>M!sIa;
z6QvhhGx>4AD94LDu+E1!tOFgh0xs6M8R4TF)X6mFAI*<XtgH9iJ=H@;Kw`K^?^OuD
zC-tIzA+1EQv@eYJ0oDio_PpO*@Y{KmtQODu>@$fvz<qvzxK(2E&A#i;5^!(SmVtv(
zH7ZU&NZ<R*9&jbMyC_2Gw@Zyh+ue&EMu9(REJHHJrpBT>j$FyaVzYLnRByKZ<xG(S
zH7?40Il||3?9DONq!a&_fX9trWCR!MAwNaF7&QJ37S{N6(fX;Iz0n`M;FLcGm~^x}
z`<3koB5$Q!^)sz@v2DhxRIRaCm_rQtyjW*10m>DYWlDhW0l=J(DE>0wH#qS&WH@5u
zxTU_s$$Kwg@}@EhPxVG4(=N_bEfd81JOr=a@SDYUWnnJUsKe!3nX|b}yOOcu2lRgw
zMRy=5Kct~}r?MGwBU&EGQf3!;dOsukKl_uKwi{_5@UDFO)83VnAMvjIeU*=8e+`9*
ze;)#A;7WZGKS~3>mdPEPB8f<Q4e0DE-?E1CtZV4(`@{urU-M~i{|nCBbfv>N)mLpA
zZtLhogmLO7%hQ<-<w@K6xUHjOrAe0Ox<3+2^(fC*DUYiwj(&0>ofq*0x;pf`oKEzl
zE6R{Z2yo}Jna$xo@TwJW|39sH2Y#M-ln>e)c8Kx~+{er$Gg&9M{N017=J4GaH~C&c
zP`=xX&6#=(yYeD-U5ESNi3{F=ryAbD$EPh#$A2Px8{D?1wVX$AkNqO5x_o!W4Zi7~
z0pAOicC(%_JuU62cmi8~;}5f$I6ArN*eAS$=kN5c`tkd0y7E10&<bwROQW`!pX5Z?
zBDUoZ5MiXx&7dR`4ISV~J!xSpr+4vQBnaoG3~7G0?9VLD;Ry(r&}-F8gjq-Wb@bi!
zTCtI-EX+2G%t0memAtde9s;(^M8;;=Jo4~ar!49HJ@R%U01jouV-2E$?+OB~O09w3
zdB%=Nqyt=u;}OMSKCaX=_#rHERVNCyVnrUHZ2c7b!&w%LP8;m>92vM+_BsM~%vxT~
zR3|e_XBHcAu1wi9ie9{P4Zk3J=NiT0eIM?lxL+lA{17knnR>R^@Tx_xQp_UQ2Pey4
zSNRTG`G6Cch#uk2^A=76zF=WPi@K-0a|kK2U#Lywjf*11lo1~a#%2*RQ=5=%;g?h{
z3N0`1c~>(d%^&iMaXt0yV$H94W&X&;bkV(~$3&(*7p5My&zX%{X13C-Eft&oi~TCC
z5#{&Ah#Nn&542e+B6#}s4WJO;Fqp_<Bv4ESx)|*h*et?FOm|!7g(Rt0hJCyvfvl;X
zcclR%7z3oDQ}`^>MJJpS(N|lKwn`Z`)Jcso!;~Rbom){z+Jye`Y|}prP~%<wkK;Al
zm%Z}56VGKZ*THh7#aT<4iMT{>QGTW4WuEnsfM-oh!ejaDkuOSV{FC&B2YnDQ;}!FT
zexJ5Wtpqwq6BU0D(!A4{ut}PBA)E({An-I`1c6TjMi96G7(w6_zz71L1B@W>DqsYG
zp8$*?@ETwQfzJa*5cp}p2!vC(U5~&!wecbgQ>%v%SY{i-Aq0WbfDr`F0!9!x4;Vq<
zX}|~qp9YK|a04)cz$<_e1U?5CLEu%u2m)UKj3DsSfDs6LNJ}FShKG8G5qPI<Z$gkV
z-q%@MNRzQtqgkrihazeieV&dX8D_;t50-J-WtzpAMro6tyJ$t`$J${UNm@_(`+3Au
zrE0x&Muv3FOT-zkTQPOd6ee=Vjvg<R&aeP3%h$-YCaQd3Fs&^6<&02s%iZXCD^6Va
zVy{Lo1aD^w&C*2f%$D$fOB_G-E%?t?n(e~)3De}aKqGbd%W)bvM`+~CB1(2EG!~A=
zY1|T}VIM!XLgQPO^T26sD7LsYO2a-XY=y>SzrGTqaYSjfVeraAfPC}5^kI1fcKPR+
zC$=s(s?`D(9ekkAPoBskomUbKw>`32hSfsXl{#pTDdNUhB!PI)-Z*xSo<n#O0^66%
z3+6#_UY2uK+9W=ngYtH6nGrsga}F0FZt_9gE-j8*F}Z7#BKmO=J&7LQm5^S!a<)?T
zn;mHpx7I%f_=RCy<X^FI+(u4@dE!r;N5=V@GJH)UE5PgaAA{oSofbb?i1S5yalVcU
zU*+S-8Y*9(w)n|HoUgYq5g{f1%Y`Sp@9~a2IrDVmGeM7QWa#F%?}E>!5!fDGUm_gk
zp+>jOPuj&h^@V<H#=2TR$(MfC=97iEZaC(Ie3i>hVd_LjKN9}TGmO#ALOsJ}JlE05
zOE(?82l@el(LBmozQwQE_M^P0j!aLZGWMe*;@0{}I$E{)WFf92K69_*3k|$mzjF|E
z?07v}EVb)yPoOfh&mnH*>-B(j-hp|^NEva`)$)A4tlBi=%XkoI7=wv3hh-ykhe6ov
zeX!Rlga<<!Vl%E;IJzM}YP60%)N5Zv+^U--o4w!WlLfUI;f1iC@OTvy5sc2Twrkpd
z2}uEd*Qc&$Mv{-eCDVSi5pi{?-_6$_gU%WVkB78`C$4ozc~Z3rTZw%2syE{9rne8;
ze6pZ=gTD!1`;z#AuTK`Z$WX39btn<yclFk*&y$Aom*n%{Me~IxE_bZcmGESkQCydT
z7y6d)!g+OWvNr!#B;Xn*5AZL=FZ!S#C=XD>hI9K~?LxdNM}l2OJ`?5(A9dveYkzal
z2ckj!er&;Uw+nr@Zxs5JOZ3oaF1A_)tZE7y`KgJ{;|2R$w(Z*DvO8o6U2Vt2%Ra;M
z!ui;CVzhCg-9TJu*J_J}Sq$VS#yj?R?8itmX`E!c<2c~T{tm>Qae(wMbNCVZkD!du
zZ&zx5b6i-M%9&9>b?Dllo7{N*4d&r8Uj}Yo<m<TzS0lK(xG9VaFXM=ZyyOfo+5UKe
zoWcuf^SQv~$K@g3CXPmUn6NyQkQ(qF856tdqgNiBIfdw<8R22l@G#z=FZRmAzED2l
zp%vj_%JMK=TR8q9JhUS`9JM?Q*B0<$^-<wrF~Y+!>kpGi4ayDNAL8TIS>*xyKI-i`
z;bHPvXFc@NPq<?{`w6EV$aCY{Lit1wOUgs|?2czxXYv}BkLaV<F~jY*62=Va7i_x~
zey&k|D!%V?wMDezi(zcJ2p_%ZggCWsLf`3qF3cAmmX(L4a@+Qt6Q+fPczW$S(f*{r
zVn5lbuOe<&2ahWK>SUqWE?ttbll`;H1E($0XICfZTLA|_nTQPr<qOW3CU*GO0S^-{
z3(99-Jh;B_df<0x%JY;H7arJNtR7~U2Be40^1#Ja%R|*wg!;7Wi@n-nvpi&!2fo<C
z)D}I2PW88BkB$0=xINyke3TlkrNVe_3NviSEL-A*dQ_bz`9{2r+#TVi)M&Q~&DnMV
z>d8;#%&;Edb8XaZZlQBbmUna`bIf$epZMk}r9aoG)U$>13=M;cD<5B{CQ8T+<>{5a
z&MS0Y*Qw8XNr+o``Bub@kCw_}4{%^c)6MgMd6V>+;Kd`~&KyScK)kdQu657y9Os3P
zTCGG&u#no+)j_ZA#GyUXi%+a5{khp?3|%k?Ld(apIGv(Do2XCFA6$Okfw<E?L^nr}
zX5|&TaIs$WVffL8+m#nS=k>BiP284Noc72uOV{Ov{0c9o52-J<3k~zG;8<ku66Q&f
zzP(#}QGewelQv~p>WF^e@U|0Cjf-Bmr$l&xdB8}{c4&F!#MX`Q(W_pFTkBJ1!WySu
zVso-}yuAQrBD}$Oy7AS^9EdoT2l7OsHcs2E<Kf#Z50($Szbs=nLuH|bbY8Zu=<?eU
zmvUG-%LH#-O&LA|(U)W^1Tq<AUFraId2w2-_!8fXs*kf@c!q_|<<=8E-ih>7b+X#R
zllz%cyIIYfX&dQX!8+i><}fBSIrkzTytD085pF{GAOh%lYY6nEFCZYEVjA0H7I!jW
z^&oyi9oV?=Gl971r8*I^G+sigDc6aoH1f$4>5>L%QD5^m{$+dbMw@-4r5$J^$3$GL
z*NHY|C+))sl=VFbY)>CWATOUmATM9B_ijAA8f6R*m_r6!jO)<Yl@HPYAE`9%8|nEw
zP)6v;I!^}cJOMGEcIDMgW=qTaJj!iE>s2Ttv^f9BnE6LQjfTS23oVwr+Li^)ME|)9
z`9^=Gaw#A(E+X|pgZMX+=T4=8hLMr=%8<}x37NQhpq080<u;<lxdi1AnYdic&cc4~
zKpOP7E`0^jvnvpO7-9R+zJc*uoj7o5UlFe-ZSy->*6t(>B<{g}Yzu53ya;~?;V=UE
z2cbke^4+bm<3y%dUkJ#V6~UhL8*GB>M(4W%I%bDtgxHJ`t_NFsPZ(Lc%JeQvOXR{U
zQ<@SR7m#Y?*}#@NP^=$Y#_NeKznjQ}2ixr%HhS?}vMc>rH@&_aWdgs2&)}Jy;szhx
zu<i!(vWw|Q-grHc_umki@(~reXPMb3y2+eFejqdEj+yENWyY6_$iUTu%v_%BN9K4v
zk@+zqQ$G5Xnab=Y^P7<$$PE3K{Mp48Ugy>F_>u{Eyn2wE+eG@2J6=!Z{vIN8cyUE1
zFP+A5%Bua;M*Y+GqHG{{qgl)2Q#d4vtk)C3yb0Tdv2U)1ZRf4F_R(Pi3z_nkE}Mg^
zgAvkTg4MssHjOyxVy|8;kMHFGZiObN{u|Q#J`@UQ&Tg3|ms>ZadCsLdj*ZKR^P(=U
zC$M?_@=+v0_eY2am(_2gzP}myYG=_wbWbop;R$fij^vAvY6OWF4RhVzVoR^rv6uw*
z5nlp*uJ$rZXbp+}G|+dVk4LPKKHo2?{IZWbr!i(29yz~48*4C*{<J~FxIc20xr-cl
zHZ%LWMUnWi4^V2SUqo4b7DN3J&a-*ZxYQBLY1vQObjCqj)<`(F5MAM}u&x`SLrGnS
zcaNT|450uni>p_AQ8tRD^`zZ?KjJB_IXU}l^%>MW=P{GDOuaRT@)Y1S0<YH~kmt0$
z^Ra~E5##JQ=%*Sd@w*YIi!=gd<2)yYkVZI&P({#u&N1&n(0tmFv^1Y<K<sEW&N<{O
z5VSm>-TB<2@fQGQ8J4H+aE<&meykox_&n<7eKpM6MnBLz@&I4q718IDNH~pP@riy<
zAkKOWvAxwiIRL4q{3d+#+%)Pyr{^BD_lM10=nl$9VY|R5KLq@|R4(zuFy5>GokJDT
zS1R(gx4}zW*}ijPDwkO-HiMyQ!o*l0;9=y(k<ZXogr{!yIAzOhhY1eW&lDeJC0vvR
z?QYu*xL=Q;>xqQ97RHNZFiG8ZOMBUCE=!Wq+csJDXN!x~ww8lEww*-eMF^^=_X7R_
zgbw!ShiAw&<u_sfCs+qEKS5>ke$L#5ZV&d~)=wYh`ol-a04|lYPk*2s6an9i1;<bb
zP7eO`1=If^lW|;@UZTHgem7sZ%i>7#1=Q<k(?cQcksG}o*RI$&=4;#T<B2Ccs$wjQ
z)PP56`#*?ys@-Vi?P87c&%WcZEepMhtSEMLDmTt0MUfM?k$C^Ze$3*K?+?|E>|Z%|
z)O;3W-=Jmbhi_zlX`V-yGyzK9RRo}CrJaf8LnlIq#S}MaZfm^ufs@|tcQ9G-#PunC
zU1O;^v)FFe7o?b!Qy&lLC6s|ILX$Yie<JRtKet#dVxy%QfUTSz{UQ~VH-ns(w|%(K
zVLM+bV{K+U<QH?KZSOr>F1HHhhA7SQ#M}EVOn#}~_aKPeAuYk=(o!7;v~s9~i)HA4
zq*ZXf=>+a=_)h$~Q??A_=bi6bnf!U1$6K5y=q}EaP;_}xJqJ8Zpb{>YQTgRF07*6J
z$$ag9j4gomc<aU&^%c{VP<8nt%m5j-tyIf(YZggE9|v7k>PODv>HP=|go3z~c3cnt
z7I`sxlUg3K$XL$1OV64{(%8<$HWOzjii>6-=tS#>*3+7b)1qBmT2|$f7Wl#V+2dM|
z#T}X86VF@9TO8mUJ`stFKfVw7F`17dNoc6duz7?JQHo6qY)_e45mzUf{~hv3OG9b~
zrxeZ9i_LPu_Z!W6Ek7llBkN1wUToL=>XF=JDK{ldS=`Fkv=i^PE{O6X>kp&6L$h3L
z7wv4;@C=>me2q;|bs%;5tQGLxE*Hm7oH%|QZ)mif^v?^+jU&iImKdLMD6b8R59PK!
z3-~a?H3+;|4(X$uqiQ;NvFYJ>Q=gqhvhpSKh#SKA=nDY<D<^&vU|z%ne4{$YWSl|u
zQU;uA;M@?~J_NR!N%;$9Iq<@n_oLqE%TedX7#^mnj^g*&oR%l$ptRvb`+Ghvb^3mG
zAIhR1KF>O!f1YvNMGp9&^Ss3pCLLuuK3hTG!Ms(Uzf>oinWtP0JkJ=C<c(}GT(EbH
z>#b6;tfyxgzV;(Cn8TjPm=a9GWo@N?NL+!fo&?MUmVwNP&*k7Jn5#;Mg0j~m(DuAo
zmp*vQY-P5d#n%Y4rpr{>+2=lvK)!L4^5{on{4&AVItAef+xnxg1+3#&te!0yl$Cb%
zqZW_)OUzH?i*Lo>i=UV_EX_CY5BSNZzOxQ(N<13Kp~0JKVR<l1u8b_o7uU;>75~gs
zbYu9EDrv1p|J|V98l6KKQl)<Bv)0!T^V0mWdKX>(7~-i$WdYkkf`w}4bHU0(I$w`w
zS~$YS9&W=t%NK7W$MIwF30+F8@w0%_PMq_YZ?$n$4*RIEjPy@8g>m6Ajd%(xtjz+x
zRc{qqR*gaj@aQig|3L&^m_vFGBhcpwzX^dC;nN73Zg~{^1*D6mj2;S@ac2vFZPzAr
zU|-Tny$fY6{nTS2tTGF}L+kP7I^kQkIKWTpZ6O@N_l+@pe1LTsq%6u`!{Wd#)y9ur
zuDmZoqARa%ZGgy9oMquRBJYPR0;ah*Xd}TP`>UJ>R$C7Jfz+qIRbN*DwpR-L2I=%?
zd!^C}f&aq}OnUZ89RZ*?c~^MSfsZ@zOB^^K!V!7yL3$`ptBT15QjE;5ENP^{mr|5P
zValQ~Wl@-Sg(-`|ltp36qA=x9n6fBLSrn!$3g<&OA`924M3!>#ELw1-P%BsJh4nT9
z-(sUvD6cxa5AZ$&Uar0GMSMNZsGeMWX_Tj)h|j_id`uU7w#{K1)_A;)JZSkljk44k
z+wfNqEU(^|9r&Le_~{T%vA<N=04f~eh5B`Q@wq1~*8Z0bFW!p9!Se5PV1R-<g}c%u
zyvs@7?ZDJA`C=LRlETno0MnN=-L*v?>B2AOj)nPhty17ZK^42CqJ0*0CH8#+<#`du
zDgt@p^?n3}f7XFN=)kP2Wj^G<A93K1I`EnUf6ReD;lO|Bz~>$KQx5!T2mXu$UjVGv
z=M=#G^A7w42X^(wd2gcLFh`E-4z^mSI~Nz{%z~>{Dz+M7Z_F|;v303O+7DOiadT&#
z)O!H$Gx5|po6cL+!t`^O7UyI_%eIvn$I>jPyxs(uc;oe78mkZYo`}nP%JK}}g=aj!
zNgqf439Daj2mE|nhH%<}cZG0-|JNbi<)7o1%K&8n9ntrs#esH_Iu4i@VeqGC_DP?@
zbk=kAMBZIGOV#n?%gdppEPL3}IRcm$`=~o{Pg|JsCh71Yq!YK`$Ak^*77Md^mNq;b
zAi#$aEK0?W!4e*+8@nb%Q2FjUmxEp1xtm*0<{7XH=5F(kX69;@N(P%pi5M5<d@cd=
zzL0C)>q@bV<!Q$>;86st%h8Vmrkpk|wC=ZQ{hm?s<EWp4ez?t5j+MZM9waG^$o@%P
zqfPp@4z`hJu$xi$7KB?7XiLlM$U6XYZf)bD^L!W=S@0ZW?1-m}0-jm;=?IdvPK1|(
z%rNJrbp8ICIF*Oj1BTBA@p3dSJgg#3e5s71U*+Q!B;ZmU`p$syVe#-yz#Z@)AFz;v
zOUuK{Ku>tE{irp?CDp^fkMIyG;!@h;CzOX)4ZUO2pRM}Kj$2$(ef(qsFQHa0t$(~f
z;AOt}wbI8=DGx=z^|j*Rr<I51f_wmo=q2@upHce$e6z7s%NE-FiUjA_`{UW8M>%RI
z^P}rI-M(4QICa^7^RjJ^{r3*`pEfRi=k16~pJ8|zA0{tOKc2|T$tW+mVe&$myXoZ)
z%L~hielQuq38&TkQL~krb!A-9dBJi9UzBEKiO2lo01Dt@IgGO+Z`!~+PT{U|1dhSa
zVn$J5O>e1q#>Xj}xGZmCqlXa}9_*Qtg-WA@bHsIPxs-L*z&J;doxWHOLrG#Y`0O0z
z;9<lWl*W^QUm3<n&jWt3jib)!p8_63$l5gUE`0qg;=)(CR?IZ<MTg(a&)O5Hh@11=
zVBWNx@mZ|YthZV-#U`^@#`3iH9N@f71OCwq7PdT&{ypMpo5uVv1HL|t3qO1*Yiz}{
z-#ULg@pHBu%S!p!o-8hUB1`z={G2ibYvVk18ejKonwF!i7v(HL+IHK%eTegZmD~+3
zv|neP92o7Qn3Zt^`;xX1X25(kaqS$kk9-pO+Lk!4rR`sc@G%5l7N6ON6vlg;AM-p!
z^GHQJxVD3);3P~r6+hRi{{uowG-4+3%%jYX-6c0OUK44VZ*9&}L>=IxAKqc(xNSe=
z<WWYxTV#Dyip#d0?*X0s?I#g;=8@tbA3$0so9jkA<u7hu;7VNYrvUU3wFl#zM{At+
zc?NNCPM@M~6MarM;*maORr=lc!EKvnQTW+35%a!De+%}(pnjsiS$%i(xlfS+TpjGv
zt8OR<MZh_|W&9}tA%jz&U%1C)B7;nmCG;FWlDf(R{fPT0G)_PLAVMeG>n22&Cr;Hp
zL8cAB_6?vB9+UbT-C#CE`scdQ_nrPu_jd*T-6Y;v@FZ$iDON8O2z}lK+62CLVOj2h
z&YZpu8Mr7P>U8uo?aTC?zSc=-@4fof1w#^kg)IoKUp<e=b?naZ^8&`o#p4rMi7;F3
zVb>bOel|_^zTAs4_t|pDlzy1~<8u)7vNETx^OxKF2*ty>+j2(%=Hc4TXI#RRlfL@%
z2pxP?&f7$Gz?*9p;@G;cvIk=bc@UqCo)>Npk(Xk^i;j~#;@X@Sjt>)Kt2g8?i*WIj
z)Z68qlIF%cbvuf?>Ap_M)PZrL6=ql${bKy=@Jca<GsGtZpX#uyZ-BJvkA(-4ML1>e
zUK%ihu#*LhK=>})7`#00HW0?;+U*w*$DT>^CseG8i}_a&h%IE<dfj*(d6)9a`lf5z
z<=nxT)teb|jqc2}i*880QGcq#6~GLvcg_aDsnaGfJ=HLQ@JQMOfwO=S1kM9S5O^9e
zg21bQ5d?k$FaqIiD<)96+g43rdMa;%z|(*cr2HDnAV~QOfDxEZaTo+<96{hTU<84)
zfDr`F14a;d8Zd&urvW1f+yIOq@CslAfzJU(5O@tRg23kiBM{z>8w2^=ZUfVIAc;X>
z#t{gs=~9TIl}cdx<$xKOPEQeUK{`Ezfn_)+(|OtGDtJI(`sfoT5Z=9Fg23khBM7_(
z7(w9kfDr^<1&ko@6Mzu_--Ta>1YeKs4PYO@g2E-G8+>2ntpMvjq8>qr(dWN52?Ny9
zaOl%VJJaW(!N?z?{A`;Y>F0R9v(oQ<&Nz~uMx{}2B>kYhKP-16M-R^^T;~^=_rWY5
z1<Z@yOB<=z>R8UMc@lva^U#9hbN6n2AfJQm{COme>L7`POSmun9?&D-Xt9a&e{{6L
zejj$Uysk%(c@*xfi{4<}-gN4LV?CbvL~jZHEr)9(TX1Z`zIkikytQwB*!De6CUI@i
zzImXy<o11q<+~UAz5r!;(Y}1%=CzT1pFkPfHp#yHuQtW83Hz?H&Mu6#R2J{&<ZgKB
zq5W>@y8^an(&e>9d#?h8pt@Aw72Iuk?qq9iliUN<!DjN8TgcvIo1~`L_iam2VBU4I
z#++Vk#&Qhk4-@-b@SgaLPJ59SFV^qB|7C4$pTXbo2~OGHhNma<9Z0Q&f9YdcrI*;h
zYd*(q`+Nn~f;#eib$b}!{s>^&gj{5Cy8(B$L-j?%`w@5%mUqY&KFCB|tc&vOi?jGp
zDC@PC$8qPfk>qXU7r%^ho%}*4L!{BiGxQ3o(Jxl01P0;(KZ(!KoqRyYT#mOGm*gUz
z&DtDwb<Ju8)zgtVAreyZelZU-7(TV{vd?~!n<*}0qZCV+GPIMmv%%-(nI&?<2U5@S
zdkX9bchjCkWE$bswj9UNM(i6e%)q;TFGl~O&FB-*XW&B}#^lkPP=*)vhPoa1RZiJ5
z(CzkbWd&ST*W14fu=*<G-v0fPYkpD|*0PTyo<`94&qU)gN0>nx@iD~az!UrjRU}LO
zKKyQtb>VkwgYvukh!B^RXH#=M$M4pF0)CRmvj~F6FbKaR9tOi-H@|xg$~<7pCHY;a
zz5+4?eG{MRXfygApXvxxFCBbOZ2c>?9LvUR9a;O4xu*MGVzS$N30jwS9+m!*_f3vJ
zGQTJ9@aM$whk4rnaLhS{z^flWAf9KWw(t#-1`lps-$i@~1>)}_q_VE_En6K~e6YXv
zNkT|@WxsQ$ErSeM*E{OOW8Wvpy9Xyf@!i9(qCRb!WLNh&Zj*LR110U6rkuPF+pb$_
z-;Q0$x0q&7_If!Gs{Qy}^&b&B>Dyg5*rdMmKubO6t-kZa*7r0C;!@dSzLz++;uyp7
zj=uAV4piT7vNUkp&UumYN8NuIp_A_2HIq&1{xr~1_ouDyPY+x7>`!>9Y<=qfG*Apw
z_iwg5;kHiqA3<U#-Me$tP3nFHXsP=ZtNWE<>z;D(+M@1PfMTG!|7Ob*ZtHaaYe?**
zd-qv?le%98TIzn)>V9?Dy64!(Ym2&H1&V>{zF>L6ZJq9a9f_TE@6M6G0p)a^y8FBJ
z(KQx@-q)<&e|xif?`547^NYxHJLkaUk#ndv8Nj75pJ{0m%qz{jy6-b)L^flaO`Iu{
z2d__oei}h9&Y{u>yuSef@<<$G562&IfHdy(d9I%^pEBSY_?a#<K&n2=ap*9K*btjb
z%YO<YOUjdX^$AVuG`}bRltsr_#&31v;h3xMh71oe`tpB+s3!D#_sJb2UqPKwZ--q+
z+Og?%B=t$~nK+M!JQ07SJnD~>m6z(czwr=HKiV(g;|a5hU~uX>64w!?GOhA_slu{C
z54Y|A$--$Qas7w;z0h8Qi}7oMn5oz4S?fuZ%Og-0=Q%*y1k;k%6(Ik1)}tP5y^iYx
z$88ztZ~FznClDyP<2T#?7V+B<RG;+O-$3Z#v+~Xz*;2lDpAqi{&%2~8^1jJ_tnWQ(
z?6(Z{P{#gzhFGXM{QA|%x4&3Bm9{HBlgl8N34wj|`7W(#u$`<estvoeb9o;BC@OZa
z2Z!{m;uSgV^SGvU!QEpY!W9G~H+hKlAtiS{x6U6D{sWuNebL*!f*br{_X^{V9un6Y
zk<WdJf!}uOH{5>W(<FdP{klJ!3!l;+Q#b^>I#XYE`wCg>4cDAa0Yg^XrrMsW3wUAs
zy+4d^{};eco7_QIb%OhjgNW0%Dhu1_7=r$vJV43AZ3p`#mV+*Ku>HH2rr+TtGK~Rr
z#MkId>T5~%cIS}m?A`IKyxprnOM9;xd+*-t{4sc6)XDbrkxzn#>e2OuPmwq-m9tM@
zSOp5>3wXJ(!0o-(8Hktt8OLw){$YMei!hn_w4Ysj795tB9j`>X@~k%aO{A#};_c0y
zM-u1Y=M1~ofK_-5c+mYsauP$9R7ED)C9?TFMX7m+{EWA24I?K4Y3(`>7(w6*fDr_K
z8ZZLk%hoWmA_$DK*B}tS{4{pKBM968j3Dp|U<85B0Y(sb6)=LpPXI;`cnvUuz~=!Y
z2z&uBg1}D$Mj%Y-xr2|^gSSa<%5>`Q`3PPb@CCpKgt?1UR>uh=T!$d(D}WJLch5P%
z2to_DYY_xS-n9q<rvW1foCS;^a2_y%z|(*c2!q4u-tyza_aWNW&`#(>j=Ot3hvUP$
zE_9)P!j-@GK8*gyc6`|ymCE}$xtq3tIe;^ECGV@(c`xcG&U<a2(6Jw*m+`XYHuYYE
z{oylGTjVf)af!~-<1-g|PMXic{vGG9-x$h@v-DEmxoYERdCpmSIi!X<;n?_F2&q!B
z;oBpnviYe=EyGsmZE&X4gD7Hk+;xtm{WYHn488C;Db}ZNUqrygPC{|YIJ<^;(7!so
zj_0SQv}`ZDzBa_$6R*FG@|)%LcRKKz%bO#)C~GggzHXDe{%#+<eyjtp6Zt7Vnu!g1
z;q@U~7B=oluOCOb&Fb~{P)B`0@3Fo*GQaP=ui~7Y^R3J6Gy3J5enzKF8PIPe_EpeJ
z$A0Q+634~*Y$N^6w?qchPhm3U&b#*#c`(-+++L4w33=|g*W(t_#&tcytpXYNhy!OV
zO!*-|-+Mj&GwOHp3-^89aK_Nf(}sP+L)<Uj_g6!rpYKNBeTTD&c5!+dNYO4%vybQf
zVYwS$?O_b}dKtqx){-Z#J-h^g*B0BtX`rxe!EaWIRc#J}S7w!H4|e@wVCNyzr^$D(
z<2J|glPFJ_Uux^J{c}wI1VU=2y6Cs-_4Yg>xQJW&V(`whJ-Fc3mK>7@J??lD;#{|S
zzD?Kmz<b;$yRJoad^Wv&#rnjG^@){X`$XQ#vPGX*0h&wh6YSf_cb9b~vG?zzjM^%0
zr~cLuE?>2FTD5js9k!hyf?Qj)(<+c$ayz{kM0>H*CsD4Go%(xDx_k{N*|)AyXxuOP
zJF8_ffQ$Vv;laJL64{I`H}TFY3l%>FKGF!hUW7oN()NBo?wn^b&T->70%t$8AFhGF
zqe=s*`ZW9IKOhks;%(J^R^P-pdjaTZ`wP|wK6{nK4c$SFv++6T)y}y4HZp*VK0tVY
zK5zl(Hthq`F&{VyBp6r4=Dg1!&<1G)&N1#q&^X7)??Ff*q!FM$uZ+NX*RXu#n=Eb}
zzkS40_!r`t#o2<tfCw&2dq>5>;AfP6EHif}ziDBl?|A!t4-`(m_O8OqUx`Fqlu<*>
z_xPU&XgY=tWgYxl=M_Lotr{L;^h;g)zl3)i<Pq;S*3!6B58B3_ZTe>sl{g$Hm>a%}
ziMUkPsBfN?>fyP&#KXA{xwQB?yzAY)h9YSMK8G&o1d(;bS;P5Zxqy6@W1iueF;iE0
zW?NUj=mYLE9Oq@^9q$r%+{v1_wBD0|CvAMAIl>>JTnF3pZ0NxD>-wFJy5A#0^rHL6
zK%3Xg5Ud`ypnJB^!RlW5+DP{)%RkFe_gv(lJR9l$k5HzQ?)#fZ@A<Z`0OzQ;=N<Gn
z-Z$CjZ|NP+M?sU9`l0Ku^oQQs(4G|(mFAM_b6)_)pkVJc^~>ve1oFj;_ip<E$S2D<
z?Naz*TGDeEWQ)ARN4<{gsd<Z=b?7UkVfoteLt&oG-~S8Z>L0uZ-;{IV!8A>&%N}&I
z-<3!3$=6KM)ceK<8B*{yyS^>Bs56ADy|Zm*5yZAAAObKi4;VqxrvW1fd;u_mz)u54
zAe>sk2`>n&ms$giAnCY`BaluCVH`oyrvW1fd>Sx<zzx6%0%rju2%HCuK$u#}Aqb3k
z4ng2FU<83tPtJm3`8;3*NuLIcKo}fF-~VKpM!WaYuM&Y>!<I3PZHa;P(Z@LNJdl8k
z>8P{grzC~~xKk3Q+q}f}MCM^!3C7095$DBp(2I;eq~BY6CI+hmAE%tPS~@H$FEXdF
z-wa6sRv=BM{RslgM_0O?`drHO3=x}4Y@%{;{{3GOQa)Y+<ne;l7GnMj2#4b~OK23w
zTS!z&TU<MS1u?=5mVc_>TS2g8M86p)9_uG%40)l=XFt^-8Os!Lbdr%aqAceTXzx_1
zzPP}{xW<o5ZPwLwTiqw~h~GeJl;0J^8It(L{4sSM4~3DxZbu=f9Q(6Z+4x30{x_5p
z9%1o3`ZGj@-iru0`j(UNG=Um72`r`jCFz`~0~ufk(fRF2Q@x8Ea^9Y&$72e<jrjiW
zz(M31V(nU&gay|o+IAW!*~Zccyelt5YuoQ3L0oF%m=AVsV@_L21I0e#Nqrr+?LQX&
zzJA*F82F*ygSIWhR$%kQ^9A4&(zZW^di1@oMcaPZ^1V?T`4i>w61MG=pt;qy&HhW<
zwdgoHX6x&g&9?14(6UYEFIC%KB|%(UY}<LD__}Y~Pl3s=r*T`~xdd%nrjNa~?N39N
zuT|TAJ!sQkHfq~{sytr8wtWX^ZnbUyndMvCcWm6&CDzTh?F&H5wteA2b5|WEj@uYF
z6X)bePn?f)oaG$iP7<-#7Tfd%pfPQ_ivLcuGjZbFPyBY?g=tp1!hELTV!ksMm-@;F
z`^>|(OwzM4{AtH;wc5>MWp2KWa=f%I=c<2>Apdj53|!s*=j`RkckAAWxY|?iF}uoc
zN#bR_b@Q==_mLFtqL+H%1>8q*|D4=SeaMn%SJ*$YHyXN%*psx?mJ@(Ej`C7j`kQ;n
zV?~;HQaHa_AF7CR4-;Wavkw-TjN@XSW5=|nfq!}CsM|7((>9+$=%m--pOc!(g1q<|
zd5GK9JtvhiQC>cl5Tu-4`mwHa+p9s!JSXZobmSp*8YnyR;;z*Vk{9}n<z)r*^9W*(
zm@Z^Bh<R$?LFpo-PYZOEKXU%qaO59JccZTpvmwf#cj;3b45{c@n8*08LKhFn%kvPN
zKD9cTnO#a+r-RRV7w=wU>0RF4Yg8fc^fxp`V^=<}K8v-7Y7ysLW|?ZzS)iwN7~+>M
zBd8~B{C}W+u&(If?PpC9GN<r-;;yq8SxmP>m@=tcV8~-&{Jaf>FW5l%X&V5Oc@coH
z4Xm45H9_Df03#3{$(tbXG++dQPXk5}xB(b}FfGO)FyjaUuK-36_#9vafmZ<|2>b+K
z1c5IAMiBUEzz71b0Y)H9t1$?C8Zd&u4ZsKj=K&)KJPjCu@W_e@0-pnnKzLi)1c9@F
z5d=OD7=iGp4FaS5D1yLQzzBp>c@qSl28=)$Q1p37U(F4%-wFI9so#st*@n~ah%bul
z(%z%;N9Gp8p|Ac9E3eo8*ZkZ|cMs8!<X?r@o%A0$7jZcBNAlh1yZax9ME`U*`oo`h
zu&?Q;|Hv75!;xS6<3#_T(8X4k8WR0<H~ELJe;s#{<sW|g+qT+GejNaYsQ<NY^mPCj
zBK-?p=yTecMg9=SKb<2a+JAER{;%_cWctIOcaP?~>3{hBug=Si{2YU29FETW<@*qK
z-tX=OH)r6_7O|;1_LZjb8=3pR0*Kj#y+XP%-Z|!p@#))Jp8FHOOeG9WAeOoRUocs}
zD-};R`F+m)`QNQQ&iyGKgSUda4NRam7^r1_cd6fArU5gsm%qsdmd^raVES<z4C2^a
z)%j}H$f!2z<^L_jM&7;yAONH6J3wl@(?ATg(Up*0_L#{c1b$jb#Kk<6k@X>sqkd!^
z(Dq;J){I#1lc+?~v5c-E-39n61YQ<@pYP_OLeE>_Ps(r4`^^Pk|8#|TpUVt=7rUI{
zzfv<QcV=0>WsUM~#825Yu9L}{R;kgpYEV9R@ck+EXZhaoS);-r{zYTxApU<)HXWAV
zxgD_T1NzwsoycYJ?Yw3s8owD)+M4;4*6yPq3$!OuDXp&0(WonHWH+Haao&P(tF0TZ
zlOVzB)AE!0Q6%g@V7$|s6nrP#FBJa$v+^b1bKGNbK;}{INnn#!8eFUUON12vlbZV%
z*d%Z<U;Ug$%P^l7bpOLzN}94;^)IDKyWHmOJ())Wd7!ePcd9?oH|)6Xyw+ayaIeLw
zdblr)OP_XuMAVo07p-}t467@(e?)h$M4g~-Z&izDech2@_=o*=-hncD5f^l|lY1TR
zN1#xyPd<n^aax)?3-~KpL^Upaeim^VOAI~CrCFjkdQ#7pg&qXoUm+gKuvBT6=B?xg
z=M6+2ZOfUK6w@ZHQ5H0Htlb#R^T*2V_VGbF`QZ9G`vEKWrurn-@1?E4i8{8!=YVvh
zxm;+^H~rQ;PISh>&R(rz7KI(Y*k1k`!SR!N)Am%B_r$&cRm{7Jym?`-W!a~w{pl<7
z4WM)0>2K11#Gao6PO&p_<;_b(mmc#N59pa9LE0V2(~IR?e-*q)v-pJG-yqI($=hN-
z(yuRoyz;bR|3MnG<Ns8i*N-*gkEbk7^f#&NoH8n_$QxVN;d7mBj=~Sy0b9u+-Y>9^
zHEa4h&#^j>@*r#a!{;Fl!9+S^_b3m}u25r_$osQKa}jeKM=Pcb+9&$h+-ck}@5!Bp
zop3jK82_9(5=#X3miZCowZ0meAJIlOJu*jf(#6*7kM&aDcHgZ*(wz$^FpZ$?m1&F3
zR$Kmd6X~{IV*A%Rp$*Bg(I4w|8sF7d{};+c{4V+&F(V6lM2U;|IL>RIZJr}=I69Ob
ze~@6=eFzutz3NWfQr^8+ox+`J7d+@AQqSVW0bU=-wJ90zm6_%WE82R}?mmzBAfFvh
z10C80`BvU3l7=*32FCL?P`+s!L{`AOSSD)&;ayIMuVJ&C$i+ggH&fOw_U!5(hm9=6
z$csF<A&oc#(>k>~W(}OL&~HUQ0e$sJ^FFJ&*uX#2nSZ&h`px|0akn#~UiOkXJC}f8
z!i!5x5q@zS`KpCslx_4LZ8y~M#Zzhg8rfZcVj1!gdv2TLe<Esc%<_>wNM3NeRtt4@
z@g5Y$MaNJ&?l(Zx1#!I^;e80aw4B>#uzpYP*MuIW0Al>Xtxmp(6Z2Zp7ytNnBGYb^
zN=$Hgm6)l^^6<OVvr@RAMTIx={3P;mmv{Wc%knqk*3j~>hG*a!{&}xy;Zg}Ovv{!%
z<dXl=%{%c6fN2BfV|3d24%}aZuoK|{1dO2`=eE392KL<fZro{O%)Jz^^bgk~9{5#s
zT$wx}18f#0Or2hAN@u-z&kCz}qqsA!wiSKx`z{@zk!NL$?8`v;U|g~M2jhv#?fM02
z@v^u!HJ>FO8Rvy(X=)q#g>6QvTl=hH>M9Skf5Y;GcBpo5C)ii)K>KyHgK1nSu~|Eu
zlRBgKoVz4;__R>lsvXF)(d9<%vsXJjV)fRG9oT+4+QF<Kij=f-@9kk#>WtpAdP(fS
z{Xo3b7yIicSAk)$c4%6jda(ohuTFM2c072cD>AOLL&APB&f+iL{SI>;@7?c6QL<6o
z*(YlMgnrtY_a?3l_Wj-6B<KvpE_buHH-_o=yF17$<CCtp$#_q!7BBq<W5~L7pEO+R
z2IL(>;Mm5Cqaova7{R6eGv=~M|Dh+}-@O*)tZzon=S6bxZ5`m9KVi!e{#6Tu*KiHa
zNjnMnbqEjHG}<(2K7eGUE&cA_BA!~Rmg-F`CNUEidApnd=1%6U6-I)3(%-9`q{DT1
zp1Z<&;4jcEbz|ieT7QQ)>uHG3p^nL$sw_&Fdh7f;;agt%@x{CItO9?|Z>oPGZw#<y
zFy4}9l?}Lqao0_^b!1*fzt&4-?W?~rGOQ4n;^Df%-y@_JTQjmmI36s&NtpvIZ0EOA
z%NbjWi3W%D>w}1r{Q&Q?SZ;LUJO2QYhr|5Qk24dO%g5^xr(VcQo)3U5fQw~xo?Rmc
z<^#DPPwZo+UUU^kiAL(dZ}2}_CC^UcnH<o35-{Z>e)@a^<<8D5wh-02JD<YDvC_cn
zfMS)&T6d?cF+1^p0!+eI9;!v!uf~y=`sXlT)=Mcb@>BD;-2nIv2zn6~h2l<F1hO!3
z@?ts#=0$kBKn6zNAQ#g)XXQm$7_%_uigGbs+9K|R+17Xw);@@^_CJJW9&gLwCcHA8
zJTnj$TUwYrYdU#Wm^>>?o)sp~3X^Ar$+N=bSz+?5FnLy(JS$9|36qz1;&u!F=dQV&
zLzqCAM3_Q2if|0!IKl}8d<=^p`Byv^9cS5b79O9Hf6HqFLmL>{z|aPUHZZh-p$!ae
zV8B1>$=~XY6Jk+dzz+)pgXIVQF{<*=C*Q~nT;vt{lD_Q=fVF*?wu&PuSO^!(_1IRq
z6_aWRaQD+z--P<g3%{v!`RJjoa@e37aLORAP5w7(tL$W04nf)~K#9YLc0M&<kDS#7
z<O6A=loRwKZB*n#I(-~=lZ)_v2Nqi(&UEt4i!kRxya+!>AOp)dWYgtcqlKv;UMzo&
zKnA|nfn{&4EknifVtIMrWnuEH?SMQhOr8}c&kAdYPCVpU)5){K<XK_ztT1_2m^>>?
zo)uOnB!2R&>ExL(?fmuDMztM&5xj}-V-3Sy9dh@eh%e~4c>?c?8<oj%)Z<0j(g=K4
zf{W%z+dG>P<9QpT>>;S+**Tn5r=u8_qP$jV-Y+i_dSuaG^lNiXR57^8C&xDOKw4-Y
z+Zs|I5nN0|nb8ZlQw|&7Mcs3qRpYlBQ)pcJAli#{ME+K@Sj$gl-NkX%m9eB&tJE_r
zfCOAjXFq;X7K3PElZL+9tPRA{!C&APmY>KuGir-}K)F<-1~Zg>A!iqxl%A}JSuQlq
z(Yx>k6uVAXeiSdqACVEbd5W&V9etlHV<~K`Qabo)LxuqVT^3gStQ+XjuT^IAlV;02
zJpdPRX+O$rne$BLf;`dXeTW)WN_p5h^;s5{QU(X<(HDFK%U_B*qkP1{G+f)+W(g~Q
z{|H#*pTn#uFMkcAOOH}cd9&ZnvlMC=9KuJC642Onugw?Ur=@tBze<;UmTeq<5u971
z^Iw*uFJs)s%S?0Gy1Tv^QOcz8w*V&pHZH#8#^KvRKf|K&by_XUyuS|dj6A~x8^>Iv
z>-Wh|+p@7|kf{l02M+m@{+oV;Z+7JWmnJf;c{CiGgc3#$+UVi~`^4g-xYNOSXa5Yl
ziL998Z1j9B<wzGgPJH$NuEf1IuST7>A@H(#?Qb3M0dgL;5B0f!LSl-NJ8hVAHY&n=
zza?s6iqIE7l9-qz;E8_3ZpX?P_|aigR??A2Kav!dgI}$C7FWK$gnZhZVVx~a(?E`)
z_YDMGTXtF}d0^UGLD5m%-)Zmf;vIqfY{rhzW}+R52lzVLvVnYFwp^dKoF)n}sN&%>
zCEH1==m!U!FpqQb(3Z$#92fH(TY9TD4ZKU=HD}}S|G<{|d~-eWU^}^p2kGn9M7r7b
zpHZiiZRHQC?97(9*V(qyTEXkg&_0Sg6{9vqf8n%EWZ)uRw8O-;flloc>9Q{HX4EBa
zUc^Iv#nuIOvAwcyWIl8(?|d2OrD=V?^L-tV*zqUOVa>1An~&zrYYn43(qZ5HC6fmz
zpzU2;K_rcUOWIe}FUS01-C7jnlzm_Y)FEz}Z}9xfOjtPu(2SO*4Eore^D};NuIkU!
z7yR4in!dkq+q_?FwvpN<dBFwUj#8(G5p;fTY3zD;w78T<*<GvkSs8Mb{|O?)#d`3W
z1iCoPD=S6T(G(xEb>X+W-W?Y0NY5P~lj$wCnpPR)$(2!`HJC2+N{vO!T1R?QhV?G;
zfu2=DoF2z8UI9JG=gy1c`V^hcR+jy8)1O<c7Tfivu*dprTV9Zyky1=z9{QSX?>!6T
zt#TpAuz8@d?IT|94XaN4d^9d|-P@2a^l`vXLH@x#n}loRT9o5uW%WEEm?`luc{Cj~
zM{Z0l1?3PI8mEyGqv4i`;1+qs&*zG5e;t156Nu09A!k(|MqHl{nXYt8fQ4=g=OUF6
z!NvRo1ni~?`Mdf|sn~S#G1u7j3lH9tJ}FJ<B$`tCWVINPbJxc!IcdU{-mbp@$|8b|
z%d!*WsdaR)pLP)$xU}pG0ndbSk+I~&Io1%Dk)={=RQ*iI_Ypo8uy_O?#bJ4=6ZNgg
z`gAw{f}Xa$cd1%j$oLDHzz0bwpama$-csI)pO3~byV*<aZ`gda$;;?(K7uI7rZf67
z3#;v3i@5M!D6}4}&D3!WD!W3F5w^bUHDgd?Ypha+E?RB4N^1<8WeRi}7L#&UpxhhB
z>WxOGU7V?g>F5J4d&^k8M80^@4#c^@w6W+W9s9%*l)DAx&UP+0wsdB(QK(JGu3S5;
z3jW(s@9kac>9%~c_hKyi20c60XqI%wX!tz^eBZuRd}Gpl13!k&FZ;d$;RNb4g^Ap;
zqsI%T;aEMB#^Zye(JW2m&O~Wo&H1vQ8x)PRm1esze!|#gJ)K`4C>{C45znCO>HNW9
z>DY(e^>jWnSUPrk8Kv_Y*yoFbqSJ<>RTcsQY|FI&{~i?na-&);@U<RD<gq<TdIHl1
zAI7w7bntYRb5<J4@+Q!@YVb5_lOj%dP9W(V9s->yLr11>D$nE)=o}R~<>NFD>CiTJ
z4wMdu7rMalfW{j^V|w5;YBYa-vM6K%SqcNCQ!Y1!$cex%l;zC8X{aow)u{d7It)7H
z%2~JFpbxnGdk0IW(rOr`8Os<yW4rm0!P8O21@@soe_)_=@Y2`#b4l9_ec;0br=g+<
z8S!U8m;c@{=)eai3!H(KYY>fM2|e2AvqPg7J{MqIyZm1UMThgJ++=P3ts;iVfw|M=
zUmYNRsB7KaX&SF6cMpn2b)ql_In)mDuPX*NmdW=B1x(n5M1E=_>|-7TokN3?p;lWg
z;KbPc3B1g<{`3&=-#RG#?MlsWjthyYT-fK6#?gV&$Qc^hD2>|(N@K#(2-`a4xNo2|
zCJhZazT32K(s*c~G^Q+#sIF!PO5>=d5!F>~pfrwIdx+~wA3|L%4~ho%Db?F^LSyn+
zC<oSTuNc&`=~y`b#+=m|<ZWBTxOm0;1|?6$_kBJYi9~+T-qG(~@l%7Mu~cr`);?jp
z%lI(+tX~)ujp}5f*)B!;UW`pw4D4C8Iyv78up9pI-t3Bx4UGQ@7rpo``TwJV;h&sc
zit$hUPYn(~maBB+Gy1`6gewL%2jNRpOb^f+bebbN!kqVte;kwy{D8bLo}0o9#1Td4
z;N8k@Z=iJep=O~u+b%$?{FMB=f^FYe^xJ)4P_($NoGp}RsJz<ZGN->&6JfuFcE0<D
zLD9l_s-ibgFukww1I({>zj#nIu=G!j>AZxx8rYm+Zgv^nAQXkr^05R$!-TrRTyFP0
zgObD0QiqPv!C12U;X%<c?WVriE;P(~&M{r06~CrTl|j*h+CV608);rCZG*8e2Jar&
z7_4+)AD6}}L1RE;a2fj&DhskoY<&0?!2RAW>j}@FnQ&2?dU*rzZhdW7@s3p|t1Y}h
zI>S$W^E%j)4*JR6TVEdz=}d%V#!U+`dcxdf_pc62Ph-`IK$=`IH=)n24Uh&#_JGQ`
z?TD!}_AOf<e*>M#(_02lZvinsoNJ#3t-l<cOmY;88OZ`_^025r_srmE@f7WV$he*0
zkq%_qv-L4E&>!47BdY@;vB?t1NI!NzXl;GW<T?r)X!IKe_`#lQx2!J*H=1e2L~TnA
zpW{jEmci1R$Q0`fj?Snu(HY*C?m017T2?NX;7s6m_krI1Tc(FKX_^RcSyT@6p?e-2
zAYQ&z4fJJ9Bl>z3=$zg%9oQZZDilF?*K1pm_p{0GV#j)VS4zJMaR)Ki$w-TGJi28$
zFoDUid#>g2i7ibbIyw#9TOWfXxW_aWmjll)dwyWcazJM#e|E8jjTf~%zETxYL>6rR
z+4JKA$4|2;L02N9zk5LQm$po^(X8dM?bwJSvJmgD4FoU#GBbwvcLsuYHi8%Ptvv%6
zd!dJM?8*&o`cmNilYaTdWYd-XPT=~ht>799|J<4F@-E=}e82ekojZDoW~ErQ+ib<|
zcL1;7FHZh5?pP(~{)Yzb@()|bH`Z>n@@7V7{2qIK_Iznzc*laBJFO5@wTNCw?<+&5
z=k9+4y(@PNnO@Fmm!!9E$n@-1K-K4!*9@7SyQV<-UNmHSQ!#z^{r)3tN7nB{r*!@E
zs6!9W%UAZjXTYI1Q*2>lEVlX;e817G*YL@QP+@;F4;n8YfDRLAjD>0Z%EmN3JNLM<
z@41>ISG!ysKXKytaV!7?@?bytm2Vz^JPz(L9!=Mh-+Xq=Unn=~*emCJ$ACWj%5uLn
z`R~(X?N+H6{7sRxCG@dZo*4+vF<>@MMcre(y0Y6ozOHjj`L<=Og*lQaTy5F+z6J;1
zSfjFlrOC*A81JvId{@6ZNX9*eIbO5Ct>lGPAj4_U>3dzL105qy0Rv~Y065rdNLqc*
zCpV;(i_l{K*!Ox*cUp_sTOSGrzoIY9fZm4&Y%i-vUF|~@gm94_{iE+SpbqlM@_*T%
zEiP8uN(axDSN1&*?M5ed1}>h(ul)3Y_2(XeTZqX;dwp@3^kVXz=4X!srf2<wUm8Sw
zpR_I?4lSRrAKW$#yY0Pdz_b>Y8-@9Dty16@EmbVsJADYo?7cS+nI1lSiO|G)>)w+C
zrfEOBP|>7K;~m@HR}Pqt^^uuSi>CjekGyU;wBRBW5&fYr-rM)OQHMUn%Ei7oB!*7Q
z_QiYqo<DS_$0L1~mjmexJ*+3~T^fWgF}uLF<AqsgeuaL1@5*3tkKqWL%pA_E&fpy%
zR3<vZyXw8)GhjO5mj;Fg)|2-3y>G*{OQ<LNHNzO*^6{mmYzoKfHKhuDq3?Yh-DzTO
zS-|9#8%IKVry*nC>sQ_Bl}p71*`}hhk=Abv#b#rqC0kaM7TfU0heJ!hKvOk}Ka$@0
zA<_$kgMjQa@a(kr&xb>=RYND$^k=L7a$vrI<`;%eGnABa;{D3r|2HI>^TnuqptY~>
zHJ|Qn0UudMX<_W#w|6*l;m=j0Z5-d=?|bfWX!-L^{ONMG(B^)X{N$uRo;`ZhUH2jF
z8-_`HygTiQVbacZracY0``)+e`jR~`Eq~O!=w_S19-w^#nRoG>CO!l#R2rrH_=GO+
zN?U&bG~O@>-SKRmCU%+N)aF_HWfEn;Uc7yMufs(2!>@ZI+dqW=Zvy_se)*S!LBJ#~
z@`^R1eSN<p6I^4mgW67$1Si&Z_Px7r{<r~j47)VLwH@N?`@6^q{%hG7-b9A@o(FtC
zn82SsPax3ENtFBH&gFvlpjbC6Hs}0yrdH=^NqPB$-h}rb#JAcHKAtC;fbV7C^ez41
z<N3F-cPYg6XMNz3bD73kjfyi*z8!M@bU(OgfH9eZs5^;25#P`EgO8^jCEz;&d`as=
z*8UysD#v<?cbK+AzLMTI_Jk+eYyvrdzYjU(kLfz#OPaTB$e;LIq*(|2CGFAO5Ffun
z?ZDq(^dm0`cEI;H{os@KuwLFg?3*+v+)!TeyXgB=w6A?h?-Vz}B_HsP;W6H6U&Qsl
z`;b#;jrmpmlAZnk9l-T}`@mHa8(?E%b*8@T@OCebgxj`teEJ=~v^MgIF<^hvoN^=m
zmBhB_pB6Zl8b&QXuigWnG91S{_!DB_;AJ%NJqZ4;9RR+uQnBIN_hZ@oluS2?|1|L5
zI0XELUi7^fWyuYg)_8tOUSX;%FB<~>PO`jWz_fDtDS17rvOF{d{GDW(88EGh{M0eH
zm-O%Su|c#6*N2HeNfxwcFKLfyygetjKelO1h;-6HJKPQ4-`cNkiZVb&HmoSlr1ieu
zc$5w@5$AXI&8O+i+>JHl^W~8JvA%J}1}orGoJsrHdXrt|+~ELdak39jT663PXG!?P
zQdp!9-~VI%%FXxPS$Jj)-~0Q<C-x2oYU=O~$eZ-uGcK<=+cfqNfj9hEeQ4?7cEpE0
ztNWAIGdGEE%*PnR19E^;Y>hSZ{U7c@?hW`HE8&<YJ`3ZhW}+6{oDclw0B}PW!JkA@
z7kF;npR@+rlP-9eOjNyr9+KX#ZXRbu#ey6AL-+r2zj}!9yH3r5AK#no|I@+XcU3L8
zsq3U~=X%nMJWE7eInedr_RDVsXR@yUaWJ^!E*<FlUj~DJovztOCanqgq-*JR`3XeW
zM`A8_V5DDO9elFwD7NW{?GXGPxU66NW~~crx*@+<n>ny20pBrp|8~bK>9X9xgmN-9
zaLQq9Jn+2E<vKp=+j)onv#nv!_G#!Z54>;?ILD%Y{7Jd6c7EW<U~!MB5YFH8Y8yN-
zIS^XWKk=m;)KStL-`b~ly^lrzu$Q>+0PdtYeUG@!-|$+C5+A-tJMilM^`Q71J%=0h
z+<mvC^QIxuarfKe`=bMM1E3T2PBWh02HZ=1;Etc)&i0!$w|4)OleRg8a^D@&>-uMj
zEdL^u|6VB{U6a*6HXOs6y*6eoZ`Ok2<xP*9RNl-v<K@ktyCs!3bHI3c<E=^M&DvzF
zy#2E*XDLY9@U4*7d`r=-{8;3lktp}`QEx3tPtKngvE0olXU-Lf<CoRYEH*MG{-@6k
zsQb%Z@Uve0|942s%)d6Gh0V9X&x<^gmYKhHt{4CR5Y#{LWH<i0{O`g+)V&~e*Z(<z
z`jq*0B9cFr@D~Eg{{b_fSXVyjZvmtZcsOXr_4Nn)lLzMS6du<fuFrhf|KRQf`Q3x#
zS?&<ZUEQVJSnMoy;=L}he0YdC@uHm`ys1mMvDmrZ`%(VLSo9!O*9Q(D|AZWRsaqI$
zo-YXDB0ZdadhiuazNTM?^w*Bb0kvaYj*1l=q~XVS(8F9ufRN#`QoYtFwktgER8BIL
z9;;Do`uH=@Lq#0?=C|;LuV1aUyhE+ZTk)lrz<70p4M44S8LtyFKrrud*LtDco(X^g
zSEzB;YOUdMJ1>96`IGa^Dnr)Z$L(FyCv1Gu-lx2BhTB)nZQMgk%<^a4!)Bx`f5ttX
zGGqe?SQ{0PXjG89!1G))HI%BCy|RC{Qt}J!M;ks*O7`mbN){Sen9Ilp^;YI=&a>N(
z<d#_|LJpIZ!D-9>Lg`Ttr^#lV!(<uHW?GAlM)gsUYd0U&lK6Wt&tI;z-FU6S^Ko01
zGEuPr4#yW{@?mRj0x}gBa8j-OVQGB<95ymI*o(JXrPQpStz(ldV<d>N+b?J4muy0-
zft~iDDFyfZ63o@|(4OUQIhw_VIS2&Vt!N;RyxB^#wgkh&s>L>#I%K3b_BQZr)5kxn
zP<~XY6_+zOQbd?vDErGiR~H-pGsSiWdoQiNYTOTOD%-Lxym*AZeRz#H88FR2J+1l5
zEIbZsLB933Mtun%{hJrcHVviaFCl8h))`Wk2s8<0nOG|$SzOEk84*<A@E?o4LncA|
zIP`h9fRiev(7Coe_OQkkusY8}0%9>Z+oQE=WkL9Az)+BB5e;Ms9}w5!67?$onI=SS
za0Opmp-|8g!$cNx&hsu-mx_<JpkF7A-W0k;Se5okN}s9MX(10=Wsj7K)yhnU`e=om
zwKD!Pyu6J5NF^Od<L9B+_}`a`wS+lQTE6iBGqpM_s^55choJltd>C7B16x|18Ph7>
z7MfkvKLVyJEiA=kmMUd*C9&MuMX0-i@36(Pu}nnas@#@nFvAO)_*kdp;SlI$c=;h2
z7}bhsc5vWU+gKC$KvbH@0=z|B4`eC}l{UQzY3f+=vMmGcLvO`at1`EMHYaY~ip8y4
z<6qbx1@apD6#B5^0CdwvC9|-IKj>+p(ef=koVSd|S*?RH(>bDLHSuR?Qp`Ww#y_hC
zAP^XK@GvfH`uHp(gLYrS_lrgf5C7O_by+G~^YY+#?V%1)IibQNMuzy6ho~b+nXSyi
zH9%5QTCi|tp<Zb|5+vbYXEYao9dc-XiSMl}YTNG`_mW08Uq^qt*lu9Zn6J#uduT4c
zG$Y&9p~=FXq5cKffnIf1PU5D{_(w1`vBx0@ZYj**AD}YmD^a!#f$<mCbLfg;@`80g
zn5T;OQ)qq_IKxc200IS$V_vO@!*EQy^yHZhMd4;={er}R24@V3iE;K1JFzfs`YPzS
zzz&g^GIpfoXoQXy-e`Mpf@0umaRvjX_!zrh_Hw2Jpg9|DxB>wFF*k;(TB!kdHth!k
zPqAUW2%F0>65{CjGx#9QrlIk-7EPxQ1niaypy%PhRv}x1==J6iN>GvE&9f;qx8G=K
z6l%$!8xG>)wzlyoBhr+D282e|_DgN_6*x`4QLk4ifNe79UQ8?EWbTM{^#EQfR@%~R
z-Tu8rUszl|V!yS>z+iK8=r1)chqkXjh5v|jkn3kcv-M^Te_^pc145eN$Ta?h60^_+
zCJWLxctNknQL)*^5f_;E6lKt+L+jMSc#iSu;9Pmm2?`jd3+6a^9w3jC);Pv{cDI+u
zbK2#{cp7IJ&N1kW1m~5nJ6K#2+!Me}f^$^2Nsw3a=8W+0@ayoHJZzl}BjzmWFfQjl
zJNY%9&+Nu|j<SiH^NvGU&T%zSb9`_J$FdOBgZhMW*_@nf%QNCsz+^2TNjR2eaJi?t
z3QAiNWO$IZXxSW=3Kb*K9&4)Sk4Dc5_3V+J@NYeO(|~e9rUB(3O9RSzlLnMyAq^;}
zHyTh5S>y!Po`q=Slq18PBMaTL1wB0kkp2^#)EAzrSJm_Hs=+~ZJj}?P!^Vyiegr8+
z^7t`r^5K?yo|;F$j-Gnv>EUEhg*idYoWSLt_T`zRfRG`JzTTdlMV%w22V4bFSc8qg
z_`mKQ6eHIlErdWl_G%u54B-&u*@BuL8ctK(W9c-FE6za`B${(`gA{3-XqL9E2I=q)
zoXrwOjgv*vqz%+OxhdPmVg?^=r(959K#2^6!W!m`3+90djo56QPf>t=ptYLmO9+@}
z8c72-YeKWSU?QG;dFbKj0Iv-3#|xNp36u+<34yBRy2%7!@&E)`5C-+a50uS^(M|#v
z05F*`9~gV`B^LhZRX)@8<bUy&3;eDYUtvhpd=G;USkWGw4@~*IXg-wT^P+*APbZ;5
zaU~2Q7?yGFpnjky5%cw2;s<<@L{knPZNGpEzfVj2h%BBMeCcH$;AKS9Z>50Mep=*w
zW#oPUq@SU1u2A3yH3fc9BdMG~$@Gz~V*aYY{ahsclq3AmLe~(`m;^NY_Sbzp;3U`*
zy6ryL6R#WABb&)R6SLd9ZOm@CW=B>CrX6-%<1S{8lbOQuOp*V~8EfCRC$$c0V(jGb
zU&8GYeVz_Z&EaVuzd0jS)(U63QP7uNtTtwD6XwQ0Awyq{{~hKHe?83GF=+|o?8C4m
zP(?E}yTRm1L7EbtyyurNIhVaxoOcB~n<Roxk>2g3k4t2HT{;#JP#Jw)to($ePndM^
z43TeAey4=LocvCpZOW1deud+lXWmI-fdi=V`-sn9v*q9BK`P|o7kT)VJlru`ZnaP!
zdH6*hekCu*ejVy&cZmOU#?%>_pIwq)%zikp_1qT2wH3H)*0ebv*$xOUF`;fPnM^(w
zLOE=k1alEQEM<D?wsdglE?e^WX?(^w4(G%WkUm5ZawrIIK<o0%5;5J60o?`uTpa)!
zGXV47vZ&$JOSKXvbXfc-aPb3EemreyMC>E~4k~}m$+bcCD*0PQGz*Ob^dkSA#eqZH
bovhu336QqJg@A0q&La7zNO%a5&h!5RlAR)L

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-boneblack-wireless.dts b/arch/arm/boot/dts/am335x-boneblack-wireless.dts
index 86cad9912906..4c8bb364ee68 100644
--- a/arch/arm/boot/dts/am335x-boneblack-wireless.dts
+++ b/arch/arm/boot/dts/am335x-boneblack-wireless.dts
@@ -13,6 +13,11 @@ / {
 	model = "TI AM335x BeagleBone Black Wireless";
 	compatible = "ti,am335x-bone-black-wireless", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
 
+	chosen {
+		base_dtb = "am335x-boneblack-wireless.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
+
 	wlan_en_reg: fixedregulator@2 {
 		compatible = "regulator-fixed";
 		regulator-name = "wlan-en-regulator";
diff --git a/arch/arm/boot/dts/am335x-boneblack.dtb b/arch/arm/boot/dts/am335x-boneblack.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..44336e8c1f9b9e31ae48569a8f0bde587c0f67a5
GIT binary patch
literal 90080
zcmd6Q3!G$ES?8^uo=4`DnIs4Z2^A(R0jARR>Ul(z$|U3g2{a_U3|LcLb-TMrRaa3}
zJ=0OtMiFs0>ZqWug0>1S3NBGm!DV*`MMczgRxz+HuFZ;yio4PH+jX<-u>b#e&Uf#*
zw{KNfS62<(U!T6;d42EmxaXca_tK%ufA6Kr8=mK#@>2I5#QkQ3qX<V3a9#5$FLm#y
z3>^8Nvawyb-$J-oKVE4T3bU)3`PQ<ZnQv6855*ESy1HsAv+gv)0R-aH_%mbi7dY`}
z06zJ^J?Y!-Bdzoqzp~iy&wyh3j8H_jm#Qwcy8bdj!Fea{Uq92TwrA?gJ-<_JEie1k
zUa45DW_itY{l%ug+$-fxv{&gY`n^oERa<HJrPHQFr(S84vVu}@J_X=Cj=&=CEwx_P
z6p=Dd2mH#{__g$Xl}<WeOy>%>7Eaunn@#7l`J62`g?p;fs8_naRHY7XNAO4Gcb@##
z^Hs|%@x2J)jS2WpiM*lw*_o*5`O0QocK}yw2wXYA9Yc7U3J;khZ?sJ>0pCt+a|Sry
zoPcvndFcS~hPbVX@2#WYD<<Q+3-}%x0$-vID<?J~r5=g%9V6qUW}<>C&UcNBQ=BKF
zOyZ>fyk}ILRq>x{W!X5l;(Pz7_-YV4I}^e89Psx`f-l+@iYIAIlwRr1mvVqnju&}g
zonPCs4s^^4xLD_T2p`>|PNu!|a4A>VRPSR$)k8->Vz@}}<p{qm^`d<stwgc34~+K#
z)(8FGlHXbOdnJ@?RL=SAD~US5eQAuiRbukZzUxmDaBtO?frC=D>rOvN-~00+a3#09
zC_?GCtL+uHzvoz%G<G2wV^Vv?9X}2;vC?TCueLfpe>GD%#RQ|z{kVT#$J4wdi=K)9
zAAyG{)D7d88Np@aDe}dj@vpJ4#;=doPd(3@{-F)0{7JyXtL53R>_!lI>$QfT>Gmo;
zGghUV?UnK(V#w#kI#&~*Twz(J1o-X;%sGbQuL1r>C*Fgqj@vkHsqb>~-U*nzsf@x?
ztKH7@D)SA?1o3i?;I-O*r_!r0FJ{^;xO_KrE}!YuGgkb7{<~3h4}$VT8j5!|n-Mpn
z<&i99_JODOFmm*BKci`wH>KY19sah*y~D*1dxw8l<zv~8pb+sNK_CrWsZZjc(txjJ
z@+W6WBGO(1I!9{HzlidzYv>&L#D;gI^SF2PhD$bG>2MD9Wt)cECOQ#eoVv;K^ru64
z(zZTso9I|+lI6Mn55!VK%JXH)<LZi|pIk`iMLdD7j{PR56GQ2WGL#Sk-1%%~d$_N8
z`I>k1A1->=`~vYPAG9~@5ak=VPnyYPvQD1=w-2D2!*_q&<a-T4`R=WB=36oB%8S@_
z6YgtIZ+O>yy6s*2t~pE7@t+9a2Dj~LE$0#3Gap1%m+$_#!8hGA;Cs2=>$Ebar=>j=
zPhiWh`!O~XM<>^v{DgPyr8~Uqe)3+Mu6(<=MKA5<N~y?+utjXkUqghEJ~xAsOf+<+
z!Q*2VwsLxxUy20b+>{~B&(-|-mBp@f{X(zXswxiY*U@*knw55@zP!+>Fb9>;SMpB0
zhX~j*g^bOxdF0`9PFd3XJLK&}04(}5wy(Ak6?_K>bnDGFdgpmNB9RVoC5}fFhxxct
zPv9S6k*iTCH!F2{aI*DN><`Z(q@vRXJ3U7RE|$HXfE}||S2K-b=KMn|?KoGaY#K!`
z-*FNDLH3S|6pQyGxKHDLo!s${c%jeKla;pDsCe~C7QsF^S^fsfcaxP5IDv`i5$?ET
z;WXe43maP0J>{jzQe?l}ER>9kBE^&u9}3215i-*(NVf1xDwl<pSMt24F(b`?<QL<5
z>dBR+-}GwyCl}L2_m&<Lnf6qedfGl;wwsxSdZ&55((!Nc8w)HVWt87r5Eq{aCUH_k
z%8cq8S=F6EWo#s@l3i7%xESpf*et?FOm{oyh1#WF8IJId1hS)g-j@c9U<{CoPT?Vv
z(HrMP^wsXe-D-vnwWu*>m@>qwb1SwZ+JyRkvg4lvsPTdR$MKr&%U&hkiRUVq>)Kkq
z%UMf}iMT{>QGTW4WuEnsfM-oh!ejXyk}pbW{FC&B2lXK{UNK+jk7&EpTA+h8QSl!_
zns*u#Hc8VigiC-C1fBzoAn;kh2m-eOBM7_(7(w6*fDr^<2aF)_qks_vz6cmW;7foJ
z1b!Sa0^t;HHzM#(Z9Ln;)ao$=mf3}H3_;*DU<84)fDr^P0Y(sb4lshiX8|J!+y;yw
z@ETwQfiD0?5O^Ihg1{Sq5d?l5Falu@X=wz)@KEn21m0=en-Qdp_f^&w(qt^v?o^xh
zp@<qrpQmF;hFS5^gJqm{nPzdOQQD;EE?SZKv38h7lGc;{ejf2uwb80RBtyF9CE|?N
zt(v+Il?(ZkCr*{I=4md=*VNZKaq!`J3-wjMmJw=<YPsin-kK8^zSyhL3&Gn%<xaJb
ze`rVezcr4Z`WF1>>YZLWciJ@h9neVK^v`h`T;~XB<jo>Vb|*BJPsC|FKT5+se(Z$C
zx2~3e)7nOC@q#D~`>3!J8jt+?T8zeVrO|`I>&pRh^^xIy>DS~D*yW#Np4g$*ZZyhR
zbnt<`R6LzUI<F)eZhK_446B8%D|OHwQ^bw2NCNTD&oOpRUqE<0!V=;xFPI0#d0EX{
zX_NSP3d-BLWk&c|%{yF#xXA}`yR<lN#pG@lMf6i5dJ;Xp{~*0u{an4~cly#IZmoY3
z@Uz0W$iHUexJ{i2^TeMxkBsv*YxpW6E5Pg8d|Z6J)#4`$alS||&esXyt9A-m6XokO
z7C%{t^HpOaLQ4FX3r}?4Q+;`I=IO>~f*#k%FvxG;4xddUusyoIL^#SrlWtoo+QmEd
zg;8wAx>`TUm)>Xd$wFK=Tu=%5s?|Ee)akx{B>b6Y7^9ozR)))XuA`HeK{|Q|^aBFZ
zC6u##i(j+tM|n{lnVv>v97RXOt@V?1v~KgsLR?3D=HA2?8u*}o=UUXU<Ml$N+H1Kz
zfy&H2hq#rm*8$df2j(SH>bF{+&zF3Hb9kwD+s0tx%nmMBN8_;BkHTJeBRmk&5Sww$
zBF2vzt*;La+ZPeH>L$r%@3Hx0L2X8OIjko<UdKcP)BdrxYubMmNdbOWUpF!%$;aQA
z={?+zxVqFI<m-<>XKjRcg|vhxu60LwQnd+NiF^&KH{u?ow-4BSvY>i{zX@MQlK6tJ
z7t35^s5PNFlnC*=dK=c~NkjQd@_F#0`NGp8;+u3OJQ-#b*OlO9NqOPCI$vxqeKQhp
zO_B%rm*N+F&<{i(-~npba&AAYU5HoZNU+P)XTyBqqpo~l?QaphAR5#k#TFcQ2hex>
zMxjr+L=WxGO1E3aCJkYuG+XFDUg-L1b7j>XvV^X-W8!6>VR_+vY&S95xX^y1(rz|a
z$_p6CPv`pfckIX5pCpZwY<C<7T-o1(xHArr{#6b?LZ8YO*?aY--^mFJvw1TLs198l
z43Znqzrj3Q=F7m%i+nv5;b{o2E^ZFv!b=YEke9sSB|91~kW+XeZ9W&c{J1>C+r)_o
z4+YCZ6{!L5k>}|_`WTi6XHFq{Xhe7@8Xj_^`QorVIDM(`(2VdfYk8QgEgb(49ytDn
z{&2$bFj-r`ht)@ghgO7#lhz-KNDa!3-5=uPR$F<%zK>RKQFthx?5~Gm`U!VzXFuVz
z19@(Ib10wa;Z4dz`0S2nSZDGYmXGLT*fGQHw-Uw-@dMj#g`cM@KXu>tx!NLH@x?H<
zT!fEdbV8h3H=*zJJ|E@_4;|&<e644D&Vp$nA)aCTPP9Miuh>ua>#K;{)j?P3H;Uy>
zuX;tsPPRvvhhE6TQa9irC=;>4xO~AG)5H!d0S^V21?6)j9$a5Y^2az2=K>yz3+KnA
zhwbukKIEa{DnfnQ^~GUrv0WZA$^&0)VQPyWLZ|vWvd32aL);##%15=`Jzvh{XEDQe
z%(5e1s7KXll5fP@$crPqRNK97xwFtKLp`P0ycyO5e6EcK%`J3}$?}eFWR95*`IGi>
zr_x_+*IU_gZJvg~#FdY)vxO>hLwSa!uk#9>*Y)eOUKrvQULHnV#`H$DCiVaaW;ESC
z512Pep9x+(^6kuFL=VJEJK@^&EYERX_-Hn(v;+&OO<f%f+fE$XQ^WYgH!J<cg;fk)
zFbG1|$Few`Vl<nmPtYG+eiFvA-N!?D#V%Z|7kwChwBZiqh0l4ztWguU)vegYp*?ld
z(zW@*%eUCHl<7lSE4^~tyel{v*}H^!QlxJm)LztIIme_;S(Z9-=6mFAFOrm3;e~rj
zL@zK87|GiXt)!eJ`OL6-A#SZt8xhtx^%9$tZQ|_)l!@>L-x<W$FmoW{R369^iQ0Ig
zemGAg50($SzpP<5Lw&i6G+wr@=#nr0q#TycGQnF{QwD8Wd`Y%KAd^wnr4C>hUYr&y
zzQp&UItH*`c!Gt^<<=8Ez76TAMzPVwllw!}UZ+tq(>BsOz&d!wwmFOmP0qc@2k-RX
z2Exq<A3y*-?;-+y>5B-6r<lg}n8lq8SUrfpQU|VH3W$qd8ikOhTotLNTtA-D$R|&v
zOB$p_eJ$DeKim5t+Uz4O?LZrOCgNhfezYk&Y2SoES>J)c_ViH%^72^(^718nAH>7U
zQO594TyhkkL*qa`NCSMN(ztJ>=Wj<Dp(E=&8LaaJBKx!}uR$_fTHY5>ZYx^%p^VVt
z{3B!L9|1KQ3fC~SSng@IENCYB&mG7&`m5He0g;@DGz<;m-%6e{N&^ieBkPqRp<)%8
zxQ3vWx)<fPqQ$uc<q?^<T+GhG{@j5y=x=PJefkQbXICKnFv9kseFNh!aN@wFeMP*U
z^c8C?Yj+X`5)WZNwgt8iUW7k{a1#Rg2cbke^4+bmV<A&%EeGVxir`TC4K~3IqQidO
z&@nqCBgE#7a6{PAd(_A>P^Ry&w1ggBnbMTlxPVk6&la}agJPrDGG0$?`JF^2JlJmE
zurZ9^l3nS~2I=*!C__0_w|FL}xWSKZSa%C~*~N?^Z@iw!`&~o^-xWThA`dMy8^s`*
z^T-cm#@sQ}C{SknVi6g*hLD-dv!loyuO~9UjmVUb5oM+_2g&?e<OecCzg2%>rHj{j
z%@TgeggjnD$jxmcqsSevCvtx`kvY7$qLY_?<2Ys2erl`!>Fp>R$ldNVOZX`ql0?=U
z3D|d?$ilYsZcqDYY^1XZEM&@Cx@-=v4yL}(CRqK8Y%fEav?<cW@8uBP2~AG@x1{+!
zF3p7<)8umNmNfsROEZU!%ZT%$E=JTZA4MW`f1C($S^XyJo6oOmXVH6fPcVPN6X2j7
zX=gsF5hPwT%uRcXExlpKViGt)d<pcq+RH4VH6i+QK;Mr(9<f6De7~gf%RcVB#+YGv
z<opV4tj#$3(>4*~{-*29UF5*Cnc3GZio`$r0Ht>NAj;~q80t@Pp3RHKrH)um%YM?P
zGY;CaM#8y;=n8j*b=?RZO6q#Nd-P;w2nBFiT*KOnvQaFpC++rMA)exzle528pFz#s
zjhU=v>Rp5=p9Y*p;Ppxb@|?DJK9+DiVw@evHz8=8#P33&F472;P5ML|zZUlfg64CM
zc@IJgA&o#gl9uLk4Tv4B#yN+434)gAv->NY_zi$rhUKX{TvLC6e^!rEd>(c4z8vQ5
zq914;d9eL)M4yi#{VW3TrG6N<=RBxChkb+RfODtI`F#38{N^-U=KAX!Jf`GqN-Zn#
z+$oLcO#GycSGy?iV7Hd8RysAwD&}uXKj>F0?e_U5E1xPCX44NY)tYq^DYy}k33I@O
zjevn{`av8AkS}*@6+`i~CR7`ekUx=raHZ10Yn0Bap^UQ%Y)X$Qj*KpdH)6;O2o-Z@
z+>&572TJ}@2khrb8VO+8Ca~(uZnyuKRg?lJT@(&6Xfg*8$tK>nST>2yqzId^P+)Uu
z1E&$EZ5d+w-+8J7Qcd}7^dlGMPzQd0;Q@Q+e1z?QzBaCY1nn#6H$DWsysR&qz9Nhd
z+echLl_SKHiu@wq;AMMa&nZ7Q%4eujM%hgiOpFBr9;Ti<^;tG&;b~Btx!ac64HI13
zdZ@znXI_*AedDfK+;2qCHDAJ9ujIutc#zn2Yj4%-tV)v7+jU3HU#P4!dRh+p-^Kpw
z*$AqqcLII{p^yFf<3Qw^^4qZgqpSm&AEh#RzhLe{cL@9M8f6@D{o%u80GG-sV@DVt
z)*mPbMZoX+f}=tNCnsoX{9*=~jN`KO67g&PAYZuC;z;rZ)az^0V<GLS=X!g-cFo2y
zr{48?o;1VbL}s!`4S1Bc|GkK(dhKq>E~qL0?B8#)WuaG*6~#`>=5t*36*+O6ijNT-
zdn^w5ji}m@ZJ+ad&1bQiQ<i@CYUWp$c&tnZpy1)SLp>|)Oe`Nd5jrfUxIuH*+N<tA
z<K1>UlLb#)pVHU0&v)imdcD@N6q9o5;{m;dGLS`R5(i~X#NF{1R~i*;hBcEU)oao^
z52>eu@@68U<?T2tblA=>)UbY*V+}(a^VnVQJy)xB%eA&B&8G9lKGEV4TYn$oB6mnj
zFuAl;hXJiTD&b-o`X6bPo!{L;7rQ>;9lri<TZZus=eNg9{%4!VTbw88F3yusba_%e
z2Rs!}2^Y(#{PI%`Nj2%od>ws+Er9iS8^qW5qd-hoLe=GqFau=Rb)ivfS+htQ`Z(yS
z-a38`D;vjYAQZ%<wBvfXfV>#JqLzm&GT-9erDsheX>8|Wo5Hz5WyK5x{b>EbW?CF#
z1dr09U0hmL<&qZoLGIist;gbyOz??koG)1%w8cg=F8=s~$dAc<0!a}*VDktcq7<7J
z*q$=8BCdWi{}A#>OG9cNCrQn>Fo!Jre!J6ZmS&}MWPRz|E4`-QIG!(7^RvQ~#jX08
zbK*&DTH6uIi>&WJd531L(yQ1f4#P8as&i^qRUJrO_KgAGy;>!A`t+$&c#Edxq<>ys
zZ68M-vc&k5LwRjmd?+`~=Y^XPo{qqa<(SU7g{G4in;wogt%U_7D_=5?cup9fz6J2V
zaN^<^HV%B#e2$?E#A|sI*~*Bg+Bn<Awhw`=W>WrgO%5e-p3NZB^s7+kxiLJqBd$7%
z-(z!Ho@Rv7h7axU`AFOEH_k^;7X9!g)&c!XjN>kHzz3aYVwN!JDAV`(7y1t7tsga2
z0-bDUp7J!{dBW5uZ)A&M!`?BjcdM0}o^WRPI*QC-4tqLdN-zx<?c(?$aRq!m2AByf
z1DO-oPQXtvSCtM0Wp6~_^93)~h3va-U8pa#viQZwg6T4u4t<J0{4ikhjhmE5KN{ng
z3C7kb2uIk~pY{Q3yNlJcC4;g;>qjge^_Q5R$glDh|1f@HbSKR>@DIwho!`QTHYFYn
z<j~+vb+Lq-C09lk<qOXw8DzzO3M{&DY?{`3^xrM|t?Bb9L#os-eb)LKVqTj6tlmYJ
zKZ<y&U0=qQo#15x^SP+#A)T+VGhG}rWDg)>p5=?TsZ;o8@d;f@tns%2PCN1U0RDCx
zN9C}O3d>0UbaNON9@B`YunOKO<2-?Gxog!ZbO29(4EYZr@Z!AnwFvZi!mmf*Mffa&
zrdu8b|2HCCEM@di#*8~#25h@Fp#%GpPU`I_Yw4#R31O94@EzNXFW(Q}s>K0*Qg067
z2)?h2;o}3W%OGV@{@NA?ZmAyr>E+7%Y$Uq!Vl79upFm_O&a&_uk@rIu0n=O@w2|PD
zJ#fwgt1b5~Tc7$?eO(9GUMcV!q|=}6l}alF{%>+%(z93UH~_`TyTU~WKIOnKbl_45
zN94H+>7hK`1|}CsF*3Wdq>%<+N>LVtDT~6CMPc3*rYs6m7KJH`!jwZ{%Azo3QJAtQ
zTngccEO#SaWT{oop#|5=&04)x-fScAEjDI()#1H>k09`J?XB~GR0L;KPcFVR>Qhg|
zXW<Awu6MdVh^=zDcpG`Z@^=<xsWZ0WFCkc7y?=J#e{$f*Lpa6$Qe^|EaD*4?*X70M
zzP(ucUp2gVYZeE~ztw>O3hor{N|W$DC;gxUQ^(|sW#~%^Lx%xOU($5f7T<t$;TLnq
zGS?@|TqtN@CtI}7g095AkD@#;;#fx@PrTlPpz!+~_yZ2ix?1K#4*X#U{-^_Abl{IW
z@FyJj_Z|3>1AoeaKjXlkb>I!adVO92+`r(!UvywsZ=Clg>J4+`xb9%9O}cY&an3Bb
zn$=3T9rng7^FmvfdZhhurQT)ktdn{N;3FoUx?t0JYgm|m?$Y9%jI@LvCJT6GUS22}
z%q({eg2#z47DQslWC<SH&#p&^DJ|}S^9acA&Kul%GRExz&J@n?%q%wR^$a$bk_TMG
z{Zs<sdh4cAEMs}vGY6RM#qu=$Cx9uZjSH=p+O$#6F!|T0&;6d<1}n!-V8aiRl*Z8e
zJdXek=WWkJcs{}l5RM~QUZ>synE5s?IxmHBkp**bV@J$v%a||orzJ?zIuTy3WrjIV
zW#I3#iBoxa9bon;8m~p;!o!atO?;__qhaO8El9wnb#%R&@k#N3HWKn6KX4%jSC)sb
z2R+e)ZNt_SS5yytXCCqpD&k7of_;<l&~0L7+3^<|{;J~^S5zPGPT(cf%9Ztxp9pwa
zs(hvN@sr9!#qWNlcvx2+I?M6{K}4^pPyCe9H}6)n<sN@!g7fYDT=v9?BH2mgN7oVt
z{iZqN)Mfw8%eFoC-+S19+PL(cFG5_}is2<UNnV_OJdu}Dl$ZP@d7;dM^m3c!h2=y)
zn2g{A)JExq*=o(YGOp;nU^RpH>ls;IFkd1-0bDGHaaQC_8+gy%xa%B&WAKxhQIuKJ
zJ70Oo$0?k+TpQhwxbR@loGjPdRh%=fThFDev;I<;&FeXr8I&Y8gU`-UuDuCy2Bq;B
z;FpE*=?%cQ*f{D;{|(?7gse>i@8UZ@jkxetYgRHHJaYS;(t<sqinuxV59Up)8K1?f
zomRIyU+FN5Wh_ruUjSUPX}~}IxP>i`)BhLobeO-J^==H~!Vg~v3O{moQ2*an{ERKf
zvQj>_XNwDN$P)gZNdPtu)@6ArHGciCX<Cl5UiNk!VSE~Q0=!=*cY_P<*IA<lM!O(m
zWt{pTiV<eOd^K_17P^`GB=WT_ab8Q?KMUdG2)r!55%(U53?c{d;Mz?Y6u#NQ>I3gV
zJS7@26L^+mdB^UOo5?jrTIO4uvlP&T{L&9^w{hHd7o0rG$oE>TPuj8d>D_0d`MY0<
zxHFFw|9CIb`q^AJ>M4J5`vO<uS~CTpkElHu=R8{Dw9gZWgLC?n=rzgbbfX^WQ&y!v
zc%R&^ITnSV%@Hy0+w`|!4+iQd`kU2vU!VIF8Nk)YF2m}Ea!>@E<6FZ=3kVsU?*4{C
z2AL*H=sA8Qb(IJD(Sx==edV2ie-@#i?RAqP>l3Hyo*>i4VEZ=E2#-m&*Ue26q<>)$
zec$QtbZ=46-xaZ1&XcNLrC7aCAoO_~v<ZA~V^!{f&YZpu8Mr7P>h$$9?aT5~+Wcdk
zg!VqHUu~ee=sktk->zRhgXnea&U4#8W3|euLRKQoR(sgB2Ek*~WZwm!<L|ZQkSYBz
z$APCH=w)S2UGJ~<_#+h$=W@#(1(=6xcOCx-tFQhWz<qpG&f`ROz?*9p;@G*bvIk=b
zc@UqCo+oY(nU`Y1i;k1rlV;8n#}5}{t2g8?i*WgFskhI&Tbdj1)a^9xru({ErVfk~
ztuVv7=ojN>i`Of8oH5RU0+-d{K;Hmq(;o{DB#Usjy?bfE2*OSlFaqH_abxgGxZ6M&
zm!&Cv%=-|>em(PXDptkC`~w7H3t2<(I`wwtmGw>6w9mPNF{?K-<Qm<XX&2p)dZYeS
zhiiZtSnq-jfKz8pV0x-;0^zB&2?A#UBM4jqj3DqFU<85J0V4?fC}0G_yVgvga(Atp
z!1Pqf1cB!OBS`s+D1#v7Hvl6ro#HSE%s7I;X}|~qX8|J!Tmp<B@El+SfzJX)5V#E(
zLEtsO2m)UKj3Dquzz70g0*pX-H*O5%bGHpl--9Fuff+|2tfosLidHIt>D&pyz;t?w
zcni|$Aq*_TIhoGOrq{s(0@J4-HG%NKH4_BB02o2wi+~XXz62OS;B~+V0zV2E0q~vp
z&ye8jvG>yK16WYFq;%u&i@Y^pJwnt|2r>Hns*^B4Elq|#eY8J)9x9Cd3Chp5*_VEv
z=RYg`;pdD~={Z!I_NLMg*!yecZsZu^8AaY(QRhcsmXG4ji{48cF`Yrja(2x{1YS%>
z3y#m-2lm(D{CO&k>L3XOS8z}CJ)lRv(P9(l|LACgy(a8vdEJO0^C;X|7rnuzebLkd
z=cPY~K)ogSw;aBWEWxo2`<ASIOV+-nN!#}nnZ&h2`<8&>ire=kmhWNgdjrbyqJ8<i
z&1)<B{yfU`voF8prZ~1?-*wj6hq0E*;{Af$4KG8q-yQ8~XL}YS;l4wAuPdr6wWs|q
z%X2?lYnyyO%Js3Ce3A><+ia866#KqiDe8`Qovblu7@M&i1Ny_nJ{P<vKBLoKq{WN%
zNAG`GTia*wnLfcOd#mvDWPYdCtl}3{EUWYq`*+RfxNV=Wz*<m8p092T<GbGim^L97
zS=?rEXFF71BrJOhZMwWew(zyM^I~0;XJ4Gfk5sZ=Z#9QImz5-ME5G;v%JuULoeYu2
z2+z=Ks7Ak7qY@a12mB;HL-+Fmj+N|3INoAhl8bn@Yjf1qHLEpLPe<m2NJz>1#S+Y5
z_|(43KKn^-rm})fIxJzz&`#FQ2A@}AmdFVoNIl8D{Me1`ragwp9KtJXIgX=ivELVA
z20rk&O7t(<jQ#<A20qkhOrCbfGSuz6r;q+;b-Vlf0rS$h?&oA2a_{~r$u<8{7S^)#
zsWgJde=Qo9Il>!|*3a+wg;iur{So}`BJ0BME{@CZ?j=H8R-SFm^&G#u2o&&>5}rj6
ztgr0c??PPUZ;;<{{rG+amP_)xetiXG2>K>I)v53CsgAJXi~mlJZItuDU$Es^Huk&|
zS^JT>ru$x^IOx3utxG#kOMl7xHpd^2eoNlr&xzv?^R)lrm~%G*FQ!wr*m`~9n4mO>
z=LxATe1oLHgWJG&5&sqi;_o7)vaa*3S{+$@>>K)xJ$KkL<emN72`3(tMczF)`HAly
z@NTDH8!o!faoe<O8fa<PH09)d(stcR`*!R~zQr`-ve%1&P<@T<=urf=p`>=?t{ZGq
z-zA`=o=aBWrAh01js$V3Y%$*(wjGs#Vyyapz2ynF-M?XBwiW9B7ZLjD-d!`<rtZ%I
zEp>m^>i+Dcb^jp}#I-}+p9PAs>Ynof@`P)X?tcl1{dDinQMal4H4=mF*R1Z>CawDq
zlOV1g>V6F<#;W^ovOM9oN%y~u#D2PWpY^w?`*onD?$@pE*C(xej(xm#sQY!G7_08f
zmM7dc>7H%1pYGi`GRJaVryl%neflDcLhl!?-aocoz3)YR>Jat&&Y93>MxNU_2PTi4
zL-i1NDa>bD;={bs%%?^^gGOXCw%Nv+GbQl)Y0yt2=*2ly8i9BI?g;Wo9AiD_gW>>b
z-0AZ-ATXaY;2QgxFY`bO+^OTZJqKr$<Z=88fBV1_QRIfSAPF$eQ3=xXJnBRX@mQE3
z;%4BS6_XyGg%UzM6(ujHqU7ZN3Hd+EQ)P0qx5?o$1&I)g9J7+MC%ljmlfYwEEQOVB
zC!59(#E=3o7lQc^ELhMS>Vk5t&q!Jxzs>nE!c$(j;psMkU_5EYM2y~O8yUZEqH%19
zJ%h-%8j&S7q|LQ0X<EPMBHEokpmTi2U*N>UxuL#OGd#rT%Xb`6P3RBbmiJ7333aBu
zJ$C(V&$id!v@L_r#I_81BJG&+Xgj8?yy*9UM|>8-Q>gZ*@Kdw;VsPsEo16!e>DHF2
zb(R%+xb6N!3#XC9bqns3Lq8K-jO*{PnMgkStdGdLT*;Pko}Z*IVZEgF7|6W)uaHMQ
zung+;T~|3}%Rqm-9|z3e>{4>aZ+8D5#BW7VeR9tED+qmjR`x0&TgngbGveLgd7t!Q
zyl=DrA9*hy`+Gw@lyS6qKe14A`0qC&zt_c@v$S3DnS2JhOfd9VD_E<uY4qF20ILlL
zv~%f0eidc=*n?A{EV9)XCeVj)<;BQN9%6k+)tv`#@`r?Pi_^I;dk5EWgZu~A7<crL
zxJHY7?&l2rwqL*D_7k5W0bJ_WquE^eB#T(5t<)RytyQ<LkTvpft=<%1VO+Lts_m(|
zfEU{SzA(Ory|mLN_Ykk@1ou715T_rhENr7Q2r0XV8KC6hwugNZ%Rv{iHyU7YY5M&^
ziYe>jr8B9oCE44ZdvCIL-!ljgu9GC}y>9G%aJ%#F;5}PE+tWur2^y+L*B3rT;<!}K
z5q)7DD2y-QrOYxvnQfhcc-fzE{5J1xmd<MtCNtmZ2Ly-ZWe=Z$lxN5w?Van^YJ+%t
zbLZd0IsQ4r!Hd8uJO(`IJ}fysAxo+vlkBe9{$8xq66Acs+jkKoCjx2hy95|P;0?eC
z0zVEIf$&uqF|r~EjIvKhAiV!9em#I7a2qg!z-xdJ1ik<mLEv@32m(I}7(w8RfDr_~
z1Q<c!4ZsKjKMojyFs0|tM_LcwCNnaoQ-9Ay@X~-c03#6Q?pt}QKp5eA1W8{5jKI2w
zE&xUlTDZxtB9Oix;cF2jJq;K^;4EMSflGi91fBzoKo}fG_vD|NybsZ~hIT?9a?0H!
zI~gC|w=sbJX;=Q?`!M<++woNwsZ`!C$lbIB%mJLSEBW^bI`2jO#Cfmn6Z-aJ^fF$y
z+=z2uk;C}K6*~X!2Fr8Od=~caJAeJUP*$9OmwMZ}jico`=ilX#8tQ~&<A)Ja)k@p9
z$3SIEvqde#R_JYU4%7oEVs$+5IZONNkD$Dv7ajq{`t<F~2)NiuC{F3)e;x6le|31x
zm1a4FOW9#~eN~8eC|>^^%5Rs~kD^WzulbTWMvJlz!|SWJ$?Lx#f!F`ghu1=BmXBsb
z>-9CZENncKUjHM?ZC9@sQAhQv_gG&YncolJS8>kH`PP2>jJ|){&*-!%1NxlAzG~2X
z>uDs8i}l$?Mw@Sm45pvLWXhd)Urpq}Tx)!LWWF`zx$hpC=aV+B8xdY0kb#doaK^%v
z9|DZLN9JRw-_I}H_nea%L-(f*`-X?OU%K!8CPcq9h`#&oYa8w2>>QAyU7Tef&--iT
zZhUo!G29zw3`d&@)~j9!{JeJ97R~~NZ3}*<UTJ7^5WF(0)c5jZJj0kiO}@8UpZE=w
z>F1{d*9ZDOFYaHnc3QJ`TAQ?;N|1rq4(+rC6j$6%>~Ds#({G|&KRb=~T)%(a+G*X|
zX?@amf(UZ$&`#?>a>ea*3y2P5r;nptKRb=~?6UtNP_n<fNTG4R;_u&9$p9{{#}Xdj
z`!|uz*m4{1-?C8gr@==Wf!DJU$Wz+h@57yQKgKz}oI>D?g!aQV_V;aRAO-H!-MBqR
z-g2FhS6-+1|0Mqjl*<x4&3{Grg9t^u_Of3iKn`BBg%P|V3nT8Q5{luc67YEie6JuZ
zhPPQkq=2t9gb{qgA&j_03jrPH(*;|CkR$Kn&%12oBg6up^rfDCw>RKsbV@tQGuLm?
za5lu}GwzziHs%u>K*#p9VcXT`u9LX&lX1-_z<*>-;AzhM;>~0L7uyx#F}AA>pxbu4
znv1ooGeE-i?X<nm<4zke&bib}5j4(c$nQl+A*2zYKd*+s`Q@bA-8UHADXh8o`?krJ
zPRwtN@B=3H<~LX5&9nUPE%}{gzsH0S3_kv0-ZG=P7tk>Al#_Elo`RMjDfZ(j1^B;-
zn~$fkaY$S~o&prb{29E1#!`a)WC}iif_?+(IrF}J*7@j2_@aF<1mzh01a0WI5vRQv
zVr_`ul|Z*@Y&Dr@0<8RqcO=rU4jda3-bIl|yo<V+#+`jVeT;pDd$uncKrokoJMwvP
zPS3KaZ=P*i;n~K-^GpQ#u*KKs-Tc9eD3V6ty1}we=vhY^T{xewm66YKmZq*Lr8SK_
zv(Hk#7<Zq!@jSApfqcCC-E#*k;j+BRd&r`VZ#B>V9hB>1d!D}?*nU(0*;n_6L;=*9
z^3zZEkDv^%uSc+Y*n#fZ(~MX5%GXx9cl<(h&qXQ9vz6{YfinGcKiV_aq3`$-a87%N
z-a>!leVb#~j^4?A6f}9M-CcjBKMdD~4y~c6G?&zf`#3O`2EQ?&etF%9K)!hKj&_sy
zo72aTM?P7`^d$f+KTJzn?}luVJr}6gcm3OrP3)6o&j)E(zV>{Jh3Rix^Zs1~^$*^I
zvlF;bWSXYbWe>XD^AjTY<X3yr)JMh#8Mq#4f0rP*XhVdoy|Zm*5yZAAAObM21Q<cm
z=Kv!Jya5<N;Ku<Y5KgV(q$32@OI-wvAnCZ}5J)G5kVBC4Ilu@4p9PE{a2qg!z*)cu
z0+#?I5T=&$2m&LXM-Vs-7(rmvlQYj)z62OS(&qpp5C%ul_jOsO(eA_at3+VmInZx{
z!20N8oOe`6z{Pab+4DUTLjl|=3Da#};`%T1Fs=k+<GT>&#dP}QXzf{07#;YS#&o+n
zEGjRu?rVP=Ck2$I)BZ$>mXCq`2=tNoJ9NtRgs>9wqjIsWeG(zXnN|re#BDj|-#|DV
zw^>4?IL1YyQrhC$^CO56X0ZHI{oWdaEhGBPIPsWXWej<i&1XNgMlzNu;^-%%_8Y&4
zGPHN9+FDuWp>w%YQk!*kon7}ey~%GQHOlWA;tWar;(0lBJr6&UGvraoDaXF^<u<+*
zkH3#{!XqqRLVt#+(0eukN8hsTQxm9hlfY8SUy{y=I*<W&5S_mWX{vXTL(Y}-^cYyd
zw-w)i031ZFA=a*S314t+qiv^wl5H%Fz`OD?v9|pV62zr8j``rgHs-XYG*BENp43-y
z+x}0&-&arDo&i79d(gIJ*a~c(*nhz%WKQshs7K%XO0@0QTE4exBbSuNE7-P6pt;kw
z{hux0ecHCZ9@}o)CTncdr7P98*GUl94%>DKD8B03_8)=CucmQZpBaO;Ez`&0+V&qq
zmakOXejRAjU$$!7pHd#LVB5Y8G<Vvz|HSg$r)}#}@pjwx2GFu?Z#-b`s>8%_8{=l;
zoE+(i^Kp)|oI{);5qs^hO>Y2=Y10jSpVH36iSsD&+j$qJS-m>*nTCt`&RksTD<7Qm
z-DJxoJsZQH_WX3W*QwMOmwG72OY3sp&HC~!IcDG*^ewsDk?+=hF5+rWy~pNbvb&Xd
zS#Q&PEa6=>g}dyfp0$DdH1405yQvRZ67356NA|KqR}p)Xw%W1)nByofm1VTKmpoRa
zi6@0~+V!D|I1e!qwlw>ek;ynN<~epuYZ~~MXO5OF!#Hj8X@q`yo&0&gsVvBguaSqi
zUETA5DHG-8V+ldZIiMdKIJd>xk$q0o^A^cN>MT(9<;7jA8z(RH8S~7_H4m?ZAohsq
zLRN#Ar}iC}E<*aWKwtSI=j=^J{;BjJ`Z_V2p!_A5KDEJ+ik|s;lJ6>X@qoNM1HtK2
z8^z4R`J{C^_?&n7u8S<a&%5g)RmeO24NcM5mCvhBV(p<(!FjG(rkZpX7;0UW_@&DT
z>PZ{_4C)8#iVogU))XOg3iAVZoyEvvx*fulN#z1V9s}c-Y#_X01L4PQ08HjZ0Kzt~
zZfe~Gfgc5oKzOQTg1~ct5d=O97(w7RU<AUn7=yr!BM7_(7(w6*fDr^<2aF)_qks_v
z-T;gs@Z*3H1ilCufiSJcAn;kh2m-eOBM4jqj3DqFU<ATbYbFSM0WbpLU1<{p&H_dd
z_!3|Q!qYYgjPlb60%rju5Kfg$5O@wS0%1VWHB5aqH^F`<@Q<W^FEVGFOur+(D6&g?
zkIEmJTTF(&`a7(=S^r=0^IhHjWfPKr9b)&>f8_kn$<UuF4WjSvSDg_3vxDeQe%`^p
zrmy}ZXFX0ve(jGF{lB1#tt>Sm`sqRPPhS5z?j*}U`S!PKeUSV*08CK-7YEVT0bqjk
zHwMt>v@?tR366g{M@Y1P<Xp7L_`l8%lIc%=-aTC!r2onHzdA27@^cK9aX32fm*4Za
z^L}^lzWLU}LZ#b_&-{(w$lU)WK+G=eCDM)Y&M{AnPv740+@JVmDq&~>vCRGd3zPMC
zz~ad!f5f>zzmGfQ+@Inxcx$-ZzyxZ8fm-J8Wc9bQX}}Eh@|$g7`7B@trk}FGAdbyd
zonJW{8P!I^e8)v><Q=&N1YndS*N__TG!O%AG|awG6w|&UvJPnbuT5)4z#Z8ms%uDh
z0MB(qhKqGkZp3%<P@(6o@n1@}GM1=MgZHTf^j+*~hF|_>RPI^^x{x)>7bD?L1oFdm
zGFj8AwtHO`#AW&1^Q(ZVKaKyEQDG3rJD4=GgZQ5TW`dUg8^CmBjXw^Um&X6!nnX3e
zmuq3PHS;O0-A6$dXiuWjvIC!^QCHT;Zbtd%Av_=91-5RuPJ#rhPs>m0-ALGj!1!+1
z^V-%!m4^ZIVjBD=+$$7*UR!zE^-7ev%a(<mr*8p#cNmv;{HKVg_|0$bT`=a8`s(8}
zScdtup8Gv-)Z;}ycIsP-2R!b*!MplQ2?@kYMMLLQeW2@6^>B~Hsd`|yMjD8V9{wwd
zs2^wW(Ll$SQATYasdF#VgMPi+sGRe4H-f<p+wFZW%IIZvwU_I-FGZkGjz8{YFGQS{
zuf4b9bIFKmT=@Jf;xdjHdYDJE#BlVao-M0#vyFr@oUiw)OIC7&^EpHwZO56e6w~Ic
zQ5H0Htlbzb@t>93?calR^1-$B7u#}-Z)Z)L<=u92728Rz-mT2zcrW1OMf!u<;8Rd!
zt+QJ0Ep`0v5>740;pJYlZWe@XebV8&_J2cg{G`>fy_B_CVn2W?<~>EpysX!<>`&DG
z^p$(tKxc{w&)f7L;qT9ZQ|wG!CG!H&rN=zR1A3-NkT%F)1+T5I`q)66>5{j@euOwj
z@dc0<{!xF+{zLixobtSRoDm-Gv^de<q^@_$sH`GyY)yyHbhbGPKWqnVCF6Lv5RMZ%
z$FVw(@*wN^ljk7~!9+S^_b3m}j!<Kl$h)(4X9eHpbhKj1pnal`&7Z{$eRBRR?8LrV
z^oTY+@ZA~ZrB6dgk+~6VWYZ(_BPU&KeILr{W!p-m4}zq7IhMW*LE9_SUf1dN<kPZ9
zxAhX+zt#zDNREyESg&87rM~*#QHDHgh`l?Qm&H75bmF@KLHlg;41o^-K<Tlgd4y-t
z`%AC812t0KORu{dcdA|T&_|@6#7hIbI*@ByGQL!1nQN?Q>q-Cg7l@DZx#29(;XN1m
zR^BO+hBROX#!EI(zBwC2R=~ViCTjy>8c0KY{hH-OE*5aTnX(SB=Rp6s$;d*CyvTza
z(ugxKtzWxi*4X(9{Z{l7(2x3KXQhp=FPbkoH~dbic*^aJsF$nBoSjR+FYzQ?Ws2~N
z+timW45RF#_h`GJjxXPx#(yI_aiNU(6U&f~*fU#^-~H6ynB^mVki6V>trqI+@;xYw
zi;kgm+~1&37sT~)gdauVrRBCWZwYiN^e6=o<0H;G`65ot??qqyxN{-XYgemGaCnuN
zsmt>4yVR3XxU5BmH`00x`MAsbed1+#jP=+bOynpJYj_53;_H$f3s<XvnZ=8BpcnaG
zbjgW74wyDzK1Qd#KJIe}dl6oNfHBl#|H+GGV9&kFxYNd%dnsPA=Z%O5eia>8il=3O
z&7y><GmK5?te5XuV-;^2cgEGWqOXpB&eH)Jc~-{Ao(z-^#udwdFrKK~u3wNAFN-TO
zmXP*P?_7mva=W!(*k+`<wa+T1uJS<pw-FdeJ5;;(66`B>m_xa~b})?#B@Djd?QlWr
zOy6_iirC>ZLT#sZAkRkx(^l<sSUbE4*oL(O+fQFRnAJn!jrfMQ!@AU&zGwZ4*n!Wi
zywn#*>nGQNVZ3(eSe}My5A47C+2Q1=;B~IZxXBI)d&M}5zkJtQ%-P9zy(LA-rg3MV
zsQnZAX=mPxPRcHbSv|@(?b*jNj{Ya;lXOhfa-T##(`-2zzlw;D#V&Wf1(=LsM*Ynl
z<dyM>Yfj`*#(QG5c$tR2I`O%lb@^QWd4#_9k+&^blrZ==*(c%msI<rByGpDAyOg%o
zPROs-buezYHUaKLTiH5+eT2BhML9=mH%5jv;v#<4*Ixoo;Y@Q`>dFPnNK)n+77o{Z
zY$+y2>~k%m6f3~{B$myb_};f6a(|dV{U^-C<?`_W;<OuiDe*yu1#q#9&KH~H!2HN7
z$P@dRDFj3k^AL^H!#fCk^Q`LG$!JiAvOk6x<s*Lh*{(H|J2$@~EsJTWyY~k%0jjt0
zL;XqvDW)vy?)@>q+Kw3i0OI7s%Cnbe>7gA4@!v!7e{$jlz?2u|dFHA7&h%A?>qS@;
ziaTKu$ik$-i|G`Y7vbFk85qxNaxtC#0x!aBPrL}D9mz#_zXL;VxtLBFco9A%kbz}B
zYSWoaURj2Bg~gUOojhwgc~+P_D@>jhCeI3!XNAeL!sJ<D@~kj<R+v01Or8mom$%|}
zE5AwDS<NF95Q+%12qzFuBAh}vjes9?;-7rMkVSJWn`7bJtbEz92Mj%6=mA3y7<$0a
z1BM<j^nd|hKa@`(<_NJUFyJ2x1B2xUzBA3YROF97`Dz4S<Q4joe(kRSYx^*56~`*D
z5H6M*vaNDEA;|=|M`^3CL4D<gzYBEv7^1Cm+DkX!&?l}<{$ay`ZIzu2%OOZx1t@X&
z(B2<hYT?zWxmX6s$I?bAC-6nusK|$O`a9b^FTzI!GO*afrju`8EOVVe27ZbI%Q$4q
z$on!2Q$f5~_vr!|Sl(#bblD$jVJemv%gcKk3zKJU2jp2{@~kj<R+v01Or8}c&kB=g
zg~_wR<XK_ztg!kwc~d7OOrEt2c_vI7ezmnxZHIpi-o*Fuxa_WSxci927j)b_jdz~y
zdNGH3yeL~5fouM_XpXeKvl%g7vO&rogG!!UY^?Y?ieX8`>sFWi+6tjJt@tZ`bFqUe
z1~>WS*hU^m3+-dqn$$-G7t>H?`f=PThmG(33}CJoY8?FyO`&n=gJ>_-5&65FO0!hV
zx{JK5D`QEsS#M=n013F5&VKx|ENTc^Nkd<4-UY?d!C&APmY>L3DQb%^pj@imgc)kS
zkh6;>N>5gHEEk&Q=v{aKioO4Yf0mBO$?->I1a6+(Yj8*3i^^Ea)$7gpX+s9ZzmF2T
z_*pm5qu;DAl!|8Ccb2tGS?x!eEpwjPe2^!)ycbcUO2G{~r#{ERQYxfJU+@vE{Hgx|
znDP+^({Sy+8UI}V{swW8f3b~^pvdQFbO}w$DR1`o-z-Huk|%rwDFKar9N#Su-sL$d
zp5}k0OFnBh4!_tn3;0HaA_6a#qc3CJ#!ESK*}D7K&rl|fKL;@Rw{h_$H~s?TsZCfk
zzTT*1nfDhVo~b98VB=dohy1NA8(WW@EjYVK$e;Az^dtQ4M81_($aI&`aBLDv7&+Ll
zUcUc`SbQ3HIvDTlpV?lBYl!DWDaW$VapJQFa3$^+c{%F58G#q;vki{)9CE)j4f&^d
z-U)nvhmfM=P8*haCKO?QgCuG}DMMe{fW*Wk0Z;TJb~{$az>jV+WmSIqk)*I3{A$yl
z3d%>mzKB4ZGi<V@X&T5e^uC6GYs-Gm`}fazYbZL6`&;e(?Ytw9pY7NYicGYl)oou}
zwn2xNEjOYq=ZIpHE&m>gsfr&Q(m@)Wi&HnomdIor7xNrjdh0fg`ll@yZ5;j|*pht-
zFZK_xom|9&^iAjS46-fz!hW`uk6_uEEpczMZNIgGSDT@I8h0v2ZHoTFS;IjFF5*Qy
zOk5l2*FKRh>jJMuUE=0NJk(dLJ?=Y+^w-&Z=vdxeGR}*2m^Sje%U1(|^hS;jn|`y^
zdAMYj=Z*46hkf%unmj-OZSV3LB54F%(!Q`&Bjy+3z9y8ha>{<DZ?tilZ}5E2OjtPu
z(2SO*4*J-=_s;v3#fCrMTJ~>U?D+ojtxJBT(?e>H<kc3_>`!k(cnTA7ktS&DdvUb5
z^0M#2)`ASV%6~y>nR@V<1iCnoDr*W6H|!bE6dywx)8V)KUK|$fOV1r2lj-5Zc2*g2
zdityp(5tprENgw~aa`ubI(_L`CB*4*4C58hgM9A17(N`)r|5K{zUtRH{^Clb(ra~u
zJ=SO2@`B`ylwuO|(AVsG?>Qjv*2+PK%>#{HpYZbExbDO^qH*c>Z$-Y)$00T4X0_67
zXOnPE@wtYVmDTfvV5Z8?0BJgCPCYkuJ}8H{(0C9jF&b`}2yT&A{Cu&}^Ecs_K7sfw
zAN%TnZ$gmyg-utw--Ni(?c!{o8X~w@?-~MjbAWu?FjK8`oP4y6edivyCw)em(it?R
z^qEE_BImyEt>>i)6Cdd9`&ryykD&2S*m!Ca9qb8RK_)IO``3Wq5XMDD@^14*hs14U
zsW;mVKNIqOoR0-nWNZ0-#8<ZErB1oreYiQ_YIMs?mU7V7zJHhjE8UrT4fwh}sJlCZ
zjT2=mp2egb)+_csIn!#lGd*rG3)0bUuexfcRc%X3fb*(DOq+>r`nI$FpziZg_bL6$
z&DhU+$qr3BGzl-aq2Bca>go1u^B#UC`ZhH?)9zGt)@As;8~C2RQ+zYh1Oi`p6>#1%
zCY(V1P`QvldE!*rIG?o%X?)!{X>_WE{6kS17(cJNdt5Zm)jPd%?zFMXW;(AMD;@c%
z8=m7f(|O}~>DULx&2+wHymagoElTH=u+JmoqSJ$;)t3VT?00DYA08L}TD#FGS6dw)
zBudz-;`AAq-(B@H<EOKlx6)7+^qp7z^7v^qiy}^VUL5KC<^<@>8agrsQhEM(0(4FY
zo!TjyhjeJ0zZfeW4li_pQvnT(<yZaBvD0YM{H0<=$ON)n9xI(%ts_KE2X=uh`}dEX
zhRR}EjkW*&r%!@Tt$xmJH|PWQXU0pX-fbJD8Os<yL%Z33>-g!Y;sX1?pZC9HtaR|=
z)cA8%+YEi+)nlijq6iuBXF&V?Nzj206w91})tV5EVhKIkXl-Kj!nrlZwf*lH7ah)@
z^2O%TH;Wh|2j))ue`1XIp{`AHr#aAg|F~#03gtz}p?08ujcqKGz3F94*o8!Cwh;C)
z4}i{Zj7x@QbES-vLrbUeLfHD#Yk>cg<HFyoH~mgdNX+KLKA$xHWUMsuhDJ6@V`Ho|
z3YJFL)+xu|jg>~x(2!%CP5UN||20+`vzA6gR|isKrE$X2i0JCT!LiafY3(7dD}4xb
zb>OMvqJh0Wt=^*0D4q=Ez<R)eaXp*Pg!6CAS)D=NwndDK2TqPlp1SY*d@>S={Gh#~
z-#u{0xM-ZO^=xY|81FJZj6UnYedD6hD3&|DYNYSQ*mPiQ&#H~$Qa8YE_<sfPSI5SG
z!9_2AOa2>U!(UuDALF0+&y5d1maBB+Gx~Wo@Q-Z{!WWU49-uYoG)HuVIq!k*8<!0H
zF>yJUpT!Ks5k=@=eeb|ej+G97v{&vd^vV#cG%Kg<+xCq`zXQKGE?Qih&6aEPR9<ss
zmDAtZLfCJyoqv2>v~aGb=nWK1?`!-3^Q!}YFfJNcKBvZXUP4`sZO*W`u!?RFibCl6
zSOTG8LS11lci;=-lEctahmO$USn|KeMaQ(8)=ID3HtRVjb%|E|8ZsT+H!fOG8wllX
zBP}VVT`(5L;DciugOv{K<I;E;XpCtLuHk)feOXqCjSs&BxQjd16P`aa;i5M6g7<|7
zcfK~PcxM{LMi(z(9^%hFOFGz+4*JQ1J6|6T=@ddTInzRno-j8#_`uloG}9;q(&U4=
z34OLaMj9B|11dS&5mRUATMq7g{0(#_Pj4AKy#>VlaISq8w7zY8GRd(RW+V%!$-|=h
z+z*bA7Ee<Sh~(@9k8~*0&d1C^e{k!JtPX_4idB%2e(XNb+WDBtbrd$x=sth?!AEwi
zF9$c8X~sltOAVjnN$YpVORJEnw3Z#6QDvetyh1(rneo!Ha=8TO1HZc$^uD-bdRUXD
ziSU+1<zOHB#2E4Nt!khzV;a#H_L?31@{Z}i_IOaC2)aYvwv|Kjem41C?95Q_O6gZ2
z?jYtm8EHX|Lr>eW9GJjl*gZE(__-xbAv!t>+&dqGBe-WY7MBChFNbnFmIFGg`U@*v
zY+h)V@QXzeMP$JSnnT|(cKkGp5_Bap`nv}-=XOl9-D#Gvb=Qa@vJmfU$ATB1PK@EL
zj0NvP1TW@WhsH4WLJv9YYz=Mt^}yR3m0wIYUD@vduD9$2*G%{UXtv8cf$zIV#mC<~
zqnGH^D-F9<RqTE{@Q(c6fnP|S!B=9Py|1*(_m0YAh;OFX?v~7q&iH)=cz<AQcxQqg
zSltj*wTNCw@5d)h&)q{tdheYuy}Z*dN$-Obrf0X)1^WE(gz33!3Y70-6Q(yC)91+V
zKQ{S&=#;L1o^a^ldHK-Ddj=eO^OY_(mtwnI+4tL>Ruey)5Gw3%mO$h4W6)s&jhQfw
zzf>_zPv;&Z&($2cdbLXK^yyQlumBLqgFV@YzBC4T9NaTJrmQRfOW7HJxz=uBubk5#
zqR&3OYgC&23h_*@Tdf42tC6;ZKKAhbvEZBmX5&=UJ;tlUgZA+aoMX!GLuR^|BZ<PT
zEf0^puff4L)2=ULX)-b&#{28T&mC0<$+%}Q$Lo~29lP8OWH<{tBd_c9p<~1;^YiLu
zz`<Ta(i(X_xh1W9gckb8!y~Wv45qb${pq1#@GJVlJm}p&W_wvZ>S`aNAcTwb=pQ4m
z0rinjmj7%1LS?1VQ#yFIJUsF|bP%1`d8l|6KYV`7`g4y%Eyv`dy&jn)y_kGwL2u->
zpgwxE{=wb)5#J}RpBuAmmX^=g4}gO<O}qW_m}xDqw#!SkX1&Z`g*32m@6f}TefSd-
zriY)7L}+5Y_3-D$Ow;~!K}C}`jdh8`e?Ja77^Sd%b$P)Vr`cbOykElgzYzBfjuXi&
z;tbpj-W6$ofp?x)k31jfLnqv^Zu&l~OI&?;yn3>`;%D%-h%dinb1_yyDOJ$FU;T{9
z(8L_2j7bnTAcXYJLdLO-|Bk(k9%pLR%Cc;CP}xXp<aMNhHWOO1^+9Q2T)ukb_dSDY
z>92uQjnbw_@6O5CP3Q%}K|qenn1f&aipkLHHZk$&_zMkxH85X5bAIA9LrEzo*6FYA
zPKf4GB`P0jy?HXU@PpSVE$nl+`nx7W3m<EYw(%xtjl7mLxGk7Zsb|ab74%ZE=;yL0
zPPpp_q&@Qb&oH!egK3XtezLi5Gjiwq)1HIezcvp0+QX|#C(H{|wh8Pdxq9TiB(6^R
zZmiral<VzkDOb>CLTT&wgT|$C@XvEnI@qm%lVBI@FI*@C_H<qSr{lmcgH2=`f$;wg
zz(4ZdP&uRlOyVN1SbMno|BTA3;F^)0xOSQ(II%`>#2XnWHxkZZw_mtMKzzGL#>cN9
z&ESnzi0>J|m-L>@{<b^N%^8$Cl0es%3*M(;{iV`b^n00RiznBV<b$6H>*&PyHKX9;
z*?tN5UIb3xI0`<VsTo_7C$1!)-AYzDBWI@Dt~>MO+aTvNN8qbKVly%&P<Il4BEDmz
z;N!_N3HVL}-}6VnCr2!bcbK+AzD|vbC)#WRIbSpiKK{tE55A;%+g3I$ioZpgb->?!
zqwvRHGxp&xX`j!Q{E43=^Y`E={7HM*jIRXyCd~=A<WKxA`d$w0>&VgwyvYwiXRu=6
zv@hanj(|(}p79&{i)i-$w*%LkM!;1S8(@Q5W4^WO@b*&RdwA#g^!MP>+Q=uzfTTI)
zR<@{$ZP7n1^V9;vsKw{ChTv1C6!8xJv=}&esY!effWHf4z&BH^w0--YC0m-6=_c`?
z1^#zW0KcIZeZN9k-Zy4ixzen>3R78rWdiv7$#QYbwDP4{dCjJ>{J{k9_mkx_W2RLo
z&7OpNN&ikC`^yR7Pm%@g+57WRX|YXXLZp)p+Tkwn{`koFWPplnd{CT8>wWP)C$W#H
zNC%mSGwJ=}a5zn8=5Ej+pD)Idh*KlW9viHHPjT)W8K=y-!vWCZgw2m8tvL=QdsX<v
zvRkANKYHD$Jo3G17M>Zy_q8MA6MF{(HFbD9<bBo<_{=$zv4;q}DQ=%{cJ-h!;=|s@
zqe<(Tas6$9Z^p+M!-H0UQf!Si^P`!a^Ep$+kvn`A#<96XEx0isI9eD3Zs;QT@Emo4
z=hmZ1YoJ5vLgvd6^#*#leN<i}I3p?++}LM$^q%qHj;mSl<97>3Up^lEuBrt$b^V%A
zam%wrvaZWx!I`XUe>}MR>iVJa;NPTc_K`_z!bADBbi3S2ANG-$%N<=El~)I!Y+s3O
zUST^Vzu!J8ezRVOHQkV3tj!$#&IEiX+5Ov{lcdXX-;+>IrUp(qj*UOizg*un96P4#
z*D?)*wohY!`Ob0RoQZx+kaA(|{OC`Q7x#<`;e7Hl=<j}hEVQB@2BjR-QPLdW+GlvZ
z&qO~0O5C>tcha1GNZjVrp4Otohu<|F{hiVEp!gg;ha0}!{hOroM-!ss?%TxgSdRYL
z80bX3(~Rf00{7pKfIEJcHrsE~+}i!nA8m6C<-Q!!8~6b>mVY*m`kR*W(KT89SlSHM
z?6om#d9xNAFK>F>r1ECY882@>7?o7s%mL%&jkhM1H*1rz^7aEf&Qg%H;b%hLnIw5n
z%4%gW$9o>inR!?ouPKL(ZHeDWc@A{?O9Sw;Ui_OTr1ior>Lh*VfwatfrT#p|zsUdr
zuX*txS_96qzZP}PoN4oc@9G<7-V@26NjR2WYytkSsR=Ke$|oJQE_KL*S%2GnSUP!N
z{yD+9`M`4K)BfL*AisMUH_IJEx$hoOZYFj<HSwCgT~S-i7Q%y}iI?r|M-uUxax<~B
zl8>VNkIy6=d<tB|cMbmDCx;;FRs^1riVR%L$C<L%e8kDu^y`uS@fkVvb7sKtn{uA!
z6e?X+Z8h7KUY+M#%E^_|v$QK6A0GldR>47Eeiy&!^c#(?cdT3gX8f{8V7%hNMxAc2
zhSz=>AXxIaOSxR@%?Ci4E6F%pv)T5zeUtxk{FnF4YCzWBbM~(31sgBg`>a>XaGQy_
z<vg^sEdS*^Y#Pe)U(VB^JsUv4+OC5{yN=vtp5K{iqExHq)%<hys$cFs-1d38tk=S?
zBB6oh#f)r7?q<&AJ-bavZkgo@<S<DYoKWj8S0DCpdT7QuJe2Wlrn}N^Hy#GLUgu#g
znZfsl{MCBTjW_Gd8R)fMBPtfaq1l2=e#qD?K&HwvP9~L)6}FbaVLO9^oOo;2tDV-l
z7B*EfMuHe){aR+}yiMq~v9mffrQlvV4|8=rv{(6*L8r332!SBG6%FK(w@~ji&%^Mr
zYNZFJjv48Vy$!t3@$oeZ%8x3|%4!BjNC@-GHGh@osA7Y6rqat`ubtIbllwnSWm~q3
z7lhEa53dm?1EzVXr@K^NfX6{C$hZF1Zk@-Eyv>VWn}*VIjDEAyeTbAL0!>0$Cf3bJ
z78hMWMg$c&{937Z%p`~(hd%EXa8jj|RA|(feXB5Zrd^Lcs&Nghs`E$Uu^621;U+2x
zpKTZpGOnP(oW~DHTX2z9gJ1UuNf}(huWe8$XqjOm3pr;ZR~qLl4|kz&Cym|}x=C1-
z_DV{hZ?$MK4_hUVS1XPBe1_t7L(aMxe-&O|L;s_a=Fl1NU}1baqi!u@PUV$7{$Qrr
zf`xUDzjqAAsKTeQ1v9X%)tNE1;_adtHvHpYy57YSO6GjMhOQ-+yRZUv*YP`Cv2-jG
zQMfL*6B^9$iVl9PQT1>L@G89im<)tsRYKy>U3}P`5#R$+X)??39&tsGsV~=i^e&{S
zqsdFM473luRl42!;xgKxxOq1gw{DIvGCvIDP4qGJX~zNRw(WXmc?BOi>7o(y?Kzye
zhQ``xficrrqNR24K`ANbpX=f4Q~?MCh8;Xa3!6T+<!8_jRPp;YBZY^ro>^U1Yu3Cx
zJX?FLV^mJ4Fo}^N?(!FP1St#k1-J%CN=g?N&Mdd;oi_zZ_;QEl;`0l~md^8ilSR$O
z3Vq^pDx%V5!tj)Ha=J40zz<|JMaRb=jIA|~FXLp;AEImxLf{j%i|B4)ud;P1sJwx9
zMQBoW7<j%`27xliDz90=0Vk%ddGh>(qHvvaepzBbgL7lVY&g$_9aR`N{Sow5W~WC?
z89N$s#6f2Y53{{AK`~mRGLJz~{D$2tdot6gX`*%y<^{kH?_wxwR@-n<(<UUHJxCd7
zJe;j5*qV^2)j3Ya>M}BUHiee)+g*)9+6;QoATAze{ao>j*9X3i_R#aIJv3_^p51P>
z8sy7*H+ll&@SJBIw_X{*=PUJ|v@o}8?t19uR#uPOZSfh{VQ~>%o5tmQZ5@P7-?DjX
zA|2c2<b_tJiR1e>XFy^zte8fdP+|d!!Jsc~+6#IsFF59#Lv|UXXxW_Z&GWo*@D+z(
z&u*IXcx<-(Gfu)ufO9G}Bf;^}o6dQb1ouE@lVGNUaze97kT=`r$mZ}Y;_%cm>_818
z=4jtAF30dX`Ar^|>&AJkt%;lCXG2(y)ihCanrjHhvJlmC(}Z%(9As+CGvZXhTq+<*
zIF@B_xrb~DN?Q_Sc&@N$*_>So6(iA}GO5QwMvrdv><NqTVLb`afO24=0p(ml1IqD#
z29#6!3@C@`8Bor=<NVSdO=skk6P%qB<lLj)JUx?*{u3OW79Mie(BsG&!MR~PTgDuV
z#Xb*y1Sv)G_^Da)I~w<RD~}B*dI*)LXGK93=0GQNAd-9dl4p_vLWXR3lo56AoHrCi
zVGT9{<Nvw^PmJ7zv=9RI*mHRlGK52rN4;r!XgEy~@$4yKn#P6Opb8SrF{VL^v`sWi
z+g5{gcn6Nk2&2ZyB5BeFn$iOV#EiuZKH5$*s4t*IhC(VRTvX0DU>=yzh|R`v0cGe1
zT5FoVgn)VEkThVkCNvL}CgRBt!94tu+p9tRTp2SUf${-V5U5dWnM?pC4?vIwVNfsp
zy{P$}s*}LyZ_F*s?>#;FVGO=qDZiTZ<Wpa(W&X?&n_(roy2>A~;P-@R56<uX_&8^N
z)xyU)13ABBg9^o!P!%I8j)BwPOG(81m?`o1RFOne4jyfPkQDx0DDgKv@x<VVH}?5i
zMlIds%h9{cpPQ8Va}!DBG({$9^Z;`py!&H{@P`hB%>H$KGDjN`(4=nKTJI#-61pip
z*fFl#xg%SxJrlE=pKZ);M`r(24rUB?xZ)mPkJF3t>U@P?5R5fj+d*2tGcopE`06P>
zXAW1U-_nkF#>W4=kt%D2Grc3|%N|b~Gq-}d@pDP&g7Jk^-tduB-cE{x=h!vjLA-(1
zXZA|Td|X-xo_CkdV+t%glRS6dk3`Vd(P^FZoJ4Y)((%}iO+y&1V&w~xUNGsDtRV6g
z<^QbkmzVzqG&xylpoz(G-ZO9Pu&e;o`2QxK|Cc(Lo#KxF-7cg;9{wW_|0NH1$wPhQ
z;Xm^5U-I(ouAy%Ba`^HrCbQ7|!g=|Rxe8~Rp4$+(q5*f!nx^C<+X2BPrnuenCX)|e
zP!5|M!F&V{OPLP1C;b*WLwsZ$kDtb8jN@>Y3c=_@1R;ll@P=j;itElZp!wtb&j8Rk
z0hrHUqNvxZHmjI-VXdLewFb<-@i3ziF^qh`P`)0>r8adZ`SKgugT?`Rk<a^}RYt$j
Q6DB~+I-j$%WjopX|16tcegFUf

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-boneblack.dts b/arch/arm/boot/dts/am335x-boneblack.dts
index b4feb85e171a..1bc3479fca9e 100644
--- a/arch/arm/boot/dts/am335x-boneblack.dts
+++ b/arch/arm/boot/dts/am335x-boneblack.dts
@@ -11,6 +11,11 @@
 / {
 	model = "TI AM335x BeagleBone Black";
 	compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+	chosen {
+		base_dtb = "am335x-boneblack.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
 
 &cpu0_opp_table {
diff --git a/arch/arm/boot/dts/am335x-boneblue.dtb b/arch/arm/boot/dts/am335x-boneblue.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..7c9cb7eadfa28147bbb962dc3cf6fbd980ba2c9d
GIT binary patch
literal 87339
zcmd6Q3w&eOS?AT*^T=do;z?5aN>Zhh(li;>vTV<zPi2xOlO}21W>Wg18d<uw)sZY!
zlE<FX7MD#SyAABH6bO)lfwH^`q|l`;1Taw8QeFde(=G&<((Z3}VV4cf{&v}Hce?-o
zcg}b3xz|^+EKAegpO5c%Uf=sX?z!h4UD$u=zk8_%ZuLCxn3uZ!aolf4IEXNYfa_o#
z=?@w>@;_x`Be>r{xLrA1tW8c%uViNHi+*Ody5wux%8Dt>vZDxBBCx*3uZzXWkLEuQ
z@X=Fur*FHDxYH;6;(XOV0Sf68q##$Sv`}yPivknpod~ZSua_F*mBqH-EY%km{ZczW
zHC4*;8gKdYHGi?4&zWeu*qry<nOeQPRQ2=6O^IfuSj}ezrSN$zz`Gp*Dc?)W?G{Ur
z=5rC=_$_`peP6Me&P}B!CSNvr<Yg1n>0CB9!9uupAf$@bO0ne!^=?O+-!HGT<h7D3
zSw_jns}bIrfbW>d8p@s>kBXfuZp3v5aMgRjH6gfT2#-_QA#-Y%b^^Zb*yRLxd`|+-
zP35KW;R$g&6W@dV;G0UucNg$I+ylNu9TtylKuSFl=ZE^nNzFtBSDcUbjZ>T_qD<nX
z|9qrhoF(y}QgP8Zx8nQxe({wdc6L01??vG6mjz$6EleGyF;RM{HJhIRjB>ol1M7TZ
z(>l;GE8t?Cmmoa8Nu5k%;aq-Vaznk}?x`L+0usYTdap<LeW@4i|7azOrTt&L53oMy
zw-@~8qTkM=WVLwKXFo~Q0qzR}#H|vOZ}we(nSgt<whSDUs!?(JLHgd`_JAw7-9-^f
zzg=o9NvCb~z;P^T+(NRKLRok0IKaeWvv#;tZ?^rFOz{{Kj6V0`{$(9IbCN82CjPGg
z4^yZc#xF5~%f?gWi$UYxWMPe8AFZEyi8uOv7oGA)0TZv5XTP!&LFBEJtA3`{F1F2B
zm8vzC3iF5|pBL*~MSyaJWtkG-yB{#;6N<kK_^nR74OJbsaokcLaPqz%FnLoMg{OL>
zk!cratCk7keLjL$Z}`n(yRtZ+Y1HBJt<2e6rd`Qc@dNrFM$uge$`5HM-sx;c+=!M(
zvXt2ao<73J!7u)#rtL%8&wB^n_mp>F>XY7qKT!Et_ERWC{9_2Dfh+Y{{8Jk6wM_2l
zG)Y9-Yd~kLe9Jn@v#y~t_L+;`So10G;0+gSy3*nN=xa6&w+(b6!Z>x4<>^d^@}zBj
z+&0j$(j?1s{U3{^dX(pDl*iQ-M?blc&Wm^gT^;&ePV;)w6=ldH1h{kA%+_#U{rXk!
z;6JT<SN{U>C?B*p>=5M}xR08NWwK6g`TJ9-=J4GaH~C&gP`=ws&DnYkyYeD--GKX=
z;}^ZFKi}}Kd346obo?j6x4~_DTFZF^_xLZNs>^q0+~Aw;8SuSWX*cT`)6>$PiYKt;
z%YT^7#L>yMM?d3TbKwr}+8?{urYqkrZqZAlwv?aZMA#y><*z2fNS~WQNhTUPqu}ug
z3tKt8OZOl_I5%ZT^NVGFc4@vPUBA$4)k}&)`gQc(^;)r!sVvSli_AeK^p(65?|uTd
z%w)!9*gW#^MW-z3{R8rLBLEit8QYf{hzh<d3A8G;272dNJ0g(|a3zjM6o>h^QcvR_
zVUepkS*R5&^3Y`Kr`R7BSTH(mu+wv7;9}Y93D_}fWhGOc$}FE*YQ(uRWz#5n>5g^$
z2iZH;DHiWzxR2t_$11Wec%jeKGsT8iEqaw=7QsF^S^m1pcaxP5IDw7m5$?EP;WXfj
z7B;k~d&+wnAw~8JwaL73QKXnM;zPmMEJ9{#laej`lFB8a<>fu^Im}4&ANj?&o_c1f
z=GVM3|H;L4(Y>X|M5a9(rXID=mW^6wuF|Y67n}Y|{puWxNEzjqb4l@uU=k-qq)flQ
zkyYIpRK`ZaD%n+Kik)b$z-AFXV!GQtFVrse$}q+|63C9~c~2TJf-yiUI)#TwMsJ)G
z(N|mNTBQsd>XgQqVagDz&aLQ-v<db7Ow&ILP~%<wkK;Alm%Z}56VDYe*EQuzi?fz8
z6LE>&qWnt7%RK8N0neJ2gvavPBVUx#_$TQL59&i^ykfr4@6&dv)j$VnqT)Y<H19Mf
zY?7v32<HJK2s{HALEzJX5d>}kMi6)vFoMA60V4>!1{gu$#{eS;ybc&a;0u5e1bzxI
z0^t;HHzM#(ZM@LJ)aoGwmKi}fgdlJlFoM8Yzz7280V4=J0~kTz(|{2KZU9CQcoi^$
zz~=!Y2)qUuLEwvk5d?k;Falu@X=wz)@KEn21m0=en-Qdp_YKw-(qt^vXqIaBp@<qr
zpQmF;hFS5^gJqm{nPzdOQQD;EE?SZKv38h7lGc;{zKD3LRIQiJ$dImii8$kRXHDHR
zg~{B}BgYD*Gc171^0k9&mAot;o;O!n@yi*Zrs?2+$BR90)rkvV?A7Rn;O$JIS(?n9
z*%toy#_?0%g8yu#*)B{RH%)#UG*UPHbDYLa5gIwOh?3n7jm0Bz8ZU~{u#X?xq4D08
zJaAeYiY>l5O2a-XY=_3fzqT5q0Ut2-Xv5%@#Q^!%ed!bO2<-CDF;8q=Zd9uUEIRl=
zpPxFOMLMq}8g6@JwG69;t}AuW9#h1Pu}A{(puKVI96gWlc7z4QU0%4p5#wbgXQfTz
z<5?(g=aw1aV<qQs5#lBv#O>1JxD}&Sn-bBFiRel6_^yNW%9XQ~vfu1Ti@3G^QNS+<
z<0Aj6jpMfCM3^W3#Cc?#uW7^A6tV)mZvQbTz8<vr$wHhj(u?zTMEEKnL)K9F`hvwz
z7UF!Bn23-P|K-9H-S=2Wo}78Q@tL5<H8OPb+lSz@X@tX|=lT-iC=WHdZGOrw-l;G2
zV>8y(`boa@Gd7<r#C21S@Kr81g{k8m{YdyT&oD+ei}ehb@mxnIFWq$XA?ODLM)N3V
z`4+!s+Yfa_UQ|b>r%@UE(GhWL{UjZ&*?h7P*Abt&H}Hi9-mTxc26gOsJy$HX>uyh=
zGPBPiZsqGOfOXz63X*CYEzjpmAHm_J(rOrki8DL6TpbO<W{<#LClOACG{k0HvxxDd
zM(gN9z4k@Kt-49F*+*<XSx}o1<|2fvvul}%VA?;{c1`;)AxX<c=2|y0Bgx0#nQ5PE
zL|k3!ck}g!p|b|UqaiKP8`rv{JgM4*twg?h)f;hl)7wXFK3Pz`!QX_hu_V6W>r(|T
zGL&mj9ZH1wT|ev9=Sf5POY(W}qWQwp9O4^vB|I5s6xZe8WnOvVygD~kTX;7Ta1E0O
z_?O}reb5g?AK(FM*mQ2+t6hj!<w&s0jwi!>;bTGhz}nwDctJF%-;XUg?slQ?_KiZH
za)}-q&81eWfDIbLMt*v-^LU}_r?sUOcgPaD+K!2reTL<Q^Rb=8XyZb=qO@zZrNSHr
z^5YX7`#bhy>`#)$NwzzV1Fr1vN8A|)NdF3lAEEzFlo8q6m73q25EiC$W)x5zx;E%0
zH=cikdAQ7%ftwfkdN#sy5L{i{9L9y0!-$8x<P0y_{&<0$!V78hxxnSe<ssfCauFUT
zEe|E62E0f5_-^{>l?P`|A$ni~2=y>!c$nzV7klNw=}U!&YJ`Vr%foPO;rNH}P>b+z
z#PTp)Tfm3aM}-H@0YY0Gwf-=L)S%qJ{UJVX)s+YA`>40)g@>u5o%PU5KjDt;>?fRd
zAkU5O3FQ+#G?a(%*&WZY&g3;LAJIpzV}{#rC5#zj1KVzepXVw+72o%{+9F!<#W1#9
zgpXcyLY!JRq3`s*9OerT?@}I?%Wd0pPMQ`H;_0>TMEjHeiv47#zKXbA9W<4Gb*j*8
zmoCfL$+qC~&<c52XayVuWg<2hlrK1An%JQo@G$AJpnUelgX;@P{ut+BDd1shZh1g@
z*eVZaLmsNGBGji{U+mQuTjhacy7ZTPv4yEEdI+8BZ_6H=^$&4-EGr+SMr*k+k(<U0
z+cC?wc%dFur%ApMZzFd{cquj7twM9IU4VM>(>XJ&2l!kYb(>qDzn1=j<sIF~95WsA
zC+*|4N`Jmlsb>r2SsDftS3bT@PnM7y%F`=-omc3*u2Y}&iV(N(vVyqyN3~QIdw>Ho
znr@v3%$r09;Kd`~&KyScK)kdQt_{!f9Os3PTCGG&u#no+)j_ZA#G$>T7oRw%^ylYR
zFm%Bn2rVDW;&h7sY@$9ve{lIp7|V8Yu5INNyKu2y^kMkXhTD~wUe^(b+tL!dIJ9>h
zwRBxx-mSctKBT_XE;P)$f}@eWOPD7``u1+^Mg5g?Oxl!XsUv5;N8WZLNqH5$a8HTo
z1?B-GIoqM-l@rT%gpXeJLfl%PHX^KX>LoTO+rZlmC==lgzSE7bUgki=sXUM;61DL}
z{d}9{!SaFkmu2i`s4TXS&db&nU2;w-<*;;?3EsMzGHA>4Y%5zKkjW_PQU|aLFHVaU
zU*daF9Rt`eJk7%9a_b2nd<mJVPE}iYaz9gQH>-IwZ6m!aSqIP9Hit2x$+;K#;GO<k
zMYtK^qX?kqts~Hv{u=_~DW<VKW^pG2RuAGQ)Pbv)mm)5DsZNG0O_Y#o%5~x?jePP%
zx}-r`)YpQI|FgY!qdkE#mUf_xob8ZVuM=&`PTDsiP}UD2usuDFKwh3iATM9F_ijAA
z4rL4vQwxp)bZ8V^b>f3Gz(*>L`(}E6AIb<FS?9@MohK04r(Jn<liAYp{tL=&M(bXb
z5n7yoWX${{phiRC>V+1|J;#;>%|!n>iF~8KQn?fmnGlhBp+Wqc$#a*|K*Pw$dSysx
zs)S5jJ<v)~FPqWgT!Qk5Ok6HzXJJ2gAPxE(+h~Wrg6P>52tSOleQ4jn_^nPHxU{c`
z*OR{D+gaA`Bn%|(!G3HDY#+P`e;nZ^1o96;iFV|>TVuz`OtHQgkTWZSJ?S^t1lNtu
zYCy;Akc<$UHNy2^OYbowOIMjVh6J|6D^r>h8yApj<k`fQyHKnjTgK~&Ex&`vga_O0
z8#a3JTe2(tSvS4@3zP|Dh0oxboZ<!_-LUQ^^0JHRN8Wfnk@rC&Q$C_1_bf9TMK_r<
z$PZ-3+%Z#~q|EqQ5gE98keSP~{m2}zCo+G4$dr#hWu`K_$^2I22QovyC4X+Ih1Yqt
zJicT?9<Ltc<~EUj<c`-9xxbUh99~?}$;&3=CrWJIKYbU<1adc;wLCtBV?E-(k$`>I
zi7ae8Z?(0L#zs1uz(S@xb&URz&B4{dj_<JvR{tW~eMlo+?A5E~@x2_t?a<`Ze^Z(d
zp-@0`Zre1u+`1{vf9cYkz{X|7d2K_#d=!b${Sm=vaB>_<()Zg?M(r#*i0%pICp?0M
ze9?}yGauCmG7SxL!`@=1voGm!EGB_51Y?6JeXjO0OK1&={tVD}qK`+ckUrlpsr<5!
zJEt*b7#=ylg0D9ihYlJ<jQhLrOe#8|ZVtdsvaeediGTJ1%Ia;$FQJS+i=qCG#}Vg6
z<I+Yfr)58D(-{YCStH@xLUe_@!n$sR4kdLx-aUG<GK2!SEUsSdMcF8p){}PouMkgh
z&B@tc3pt&+8#9?;>a9bR&jU^)@OmQxc~09qA4}*%jI-l-2ZF{)T<551z?6;s74?%w
z;4^;}fx1c~aE^I5g67kXq^0>>17b(3ar*6R5wtv?-QVEEZvf0PY72s2!aubMpGV!i
zuZ4Ld^aIT!5AYRU5q&;^gwqHXpXm1p;;hFI+gr`k0+4FTZ^1{;&!7%;dj6EXzuDY{
z?x1`WwhMgn<G{~L<q|&(<GuRdc~lX7r6ON@8@#j?Tcv!;lFKX=o59dDX<{r8@UY{>
zJD#Mg2v6PYanhFA2@_mXKU3tI9xuv*b~o}O+;2qC^+dv43**Hyn52%}(q8eJE0U!2
zMyAUCTyd$|)^f1N$O%MVh@g7<e!w3@=wN?-c!pe4ehc=0jCCOMV^k*Z=gnQ{_F(^!
ze)=faA3jM2aH*Vq`UB;l2>50!IEF%Sa`2}wm}f_1GLFmAOY}F*@8%14S{zBffO;Km
zdMKog{r9_`w`${<uZ`Tx6H9nh#dsE}0gux5A4WXYZnW}tu}1l4-*J;I3%!c0D0XBz
zH^C)EkrTHa@&1SXn#CdCAF3VMzjE&A=F|7sFW`I=9#PT+D0SJ7QMXDj6U&Dl1UHK*
zKF}FC^}zinyxVSPvfzp9Q2MvVa&va6-L5Z6F)62h9necC1OA03aZtXbxryL!`twWG
zA~sl>fmijJG+!YHsi3?W+_b#yyM-3pce#u;87{Knvh+vJoh_GJg>pj_XVZCm$in2A
zI{t2iC~tYe<kC_-2DEahgo|b9ccfKtzU2h&kw?7)*Ppay82`BQJu8#{$ma1D=Lxon
z^CT2qo>bQXPm`#G%avcY|C?k<Pv-03!}NUC<E<NC--7}%T?ti}FTxCvVWeCw*R5G3
z4SgGQRjD67i>LO(G!P2nQrdAn{A=XJ=uK&P$RcAn?=C%S8cAdO7TZjooh&Yy0iYAD
z^BZYR$7#_nE-kBaNeld7;_NY}9{k|>%XwSR_(2$Fa$M%`MPf{5PC<l*$_$%F_z<Po
zG_<`?W>&=2N#=ipJkrvTn#Jivv-M)LT=4xyvtG+jOQ*>C(x(^OHNSc|H&x0_3sV-i
z@-^ecliIYlBb1l6_kAeu&@30*MLUZ%JVU2CPh(Zpfz<sF;>x$)WAihf`od~bPx~=W
z{X2aNI)<|7TQ0B;c)Y+kWuyGitMlxD1YAr<nU2p17#o5)*yB<olwm7l?sI_WX;YuP
zku8Rc_Kq>CRVtSCBq&4UATopb*zt@h!8Bat+tDp?NgD0)1YjnxOni)B8h8ojT+%?0
zb|b=Z1YRryxkql9tIXB2*i}Dgx&WrD-P!MwXWXPb`h^&;OfdFMK`_F${>a||RzHf>
zvn5U0G;U9^A}*Gvk60XX&I#L)GyaNC{eUgk!Jp(SXA}`Uz4(*SvAAyFN7TVqzAX-I
zPdpmPp~0JKVM#1YuA+Ql9-cu~{L@O|-LZXI>(S3QX|pU6=$^i9eUiy({<HcOUH%~A
zsYYcHTOfkPS>|(*#zQ(^31(V2w#6Rk!aU0tZ#&qDT6{v+vEL|hq@DZ>;BOD(LZA7T
zeg?C<Yz8!2NaIDk(Ca9kHB%1(w(3hg9KuRla2-OrXdEk$%>usVZWUU#j+A@Q;POtP
z9GRzIz1e}^?!c!*IQ3Wvd*>aPeVgJr?7&Yt@OvEiW(T%96TV4T_%?PZKo7Y>2R*Ey
zEM-Fd6meTPq6bcHU3`4V%Q^^My*4Zk+){1))63=Wg-DF!o9KXV6=lg2t`zhgTrR$G
zq{i{N0=xXppe*sB6{To5UTje=KIX^qO~v>_JD?xQ!V}Bu*bJu?8@xOL$8-#b^+oT~
zC`%lu>#Za3BJA??3dCKWu(ifjnUu9WrB0(PeIwq_vEPp2aMdI@;143#D$1%J9&})U
zsz2e8WvD;;t-|0VfX5v8S_g*gL7D3u*p)et^ccUBjtYg}lZM|E^+WowLrUooRyr8d
zQc8z#8f96Yu<{N#qVxL^cj?b!uZ;F4<Wu!cT~p4uzF!ur&vxSqKpfyf`lBfWi(eiC
z%!@t>`NWneEAMxi&Uy^+5%D#S!7iW6)rn&(D^Xr=vUCokEHChyLYkMhFm;h61KWs;
zyNuKHT*o6Hin|J!x<L8V0`7Y(oVRdXKd(0V+Fuv^clnJ@{mLUKOWf4SM?yHFhuaeH
z#d(E4h<{(OI4Ila9N5+C?FsnY2E($7kNP8jqX@L6!Y;noAf5C?pBSX^oVGZZXH8?z
zs|j$TiU;x7aX%s_^=Y4h399T}$8Y$kJ6^l>#CO<lrEm^mX1-RbWUxt&h;fncXA=n5
z_BNDa8OzhI8Nig?$~*cFz?9RK{~nvx?^z7=ffV$^?R@h2JT@*MNohp(iRoHY(l<n7
zK*M<){8r9({AS!=?BIDnVCGxiMd$f2E_%arfw3cIp9RcmxkVmHS|`HGHOw&QLUjGk
zlsGNT#C?wNea#mheh6{#B{oXgq>lt#ibK~%86Or8uLSOZ2id4k4lXYbuL3>cp;juk
z(1Tc0Tvk2&aD<0Y5tq{zeE%qVXw@*%H2t}%zY=QW^4jFl1YSa|TwY#29PqMG{Cer*
zN0o=7-}-v-@MFqDb5TBYLiDn>ku|07FEks=wQQly-SRl2+n>lDIl@shnIC=L@Ahrx
z%}!nR-@I(wWB<LY9LA;ZJb}2h6~oKKFnMwM?L=Pgi1LyfCNGq^n_lj;ys(_;2a^$;
z<XFugF<VAiSH=~c7p!FP<y=M{>&<EED1eLQFwTm+X#?*%iM!4bI0iq18AX9Lz2)K=
zAEyc8vb>3n9za}puxIBLDvc7(OV%y4QdZYv?E6RA(TF7wlq5ET&(2Y<;dsxWG@bzb
zx-dRk0sImhN1f3o;9C%GwQ1m8`1*0gg|Bk0m}z3?y5G#t*^_pN8*{>N-n5eOS*+Bo
zw_3ABq7?d;r>o8*p0{bhKg#!<#9?_HeGqWkiF2L!#xO4YOd@V<#WSut?-BnATaIO=
ze01-}Bp14nCA9gh#JOLvZpzbj@fEYCX*tSz$s2(=Y1@%80=!=<cY_P<*I7da#uiHl
zGIIaLh{}xlYT~*obhG2LsH1I(^IF>e1qh!;;AM4Y_FIJU9_Pm*gUCTVxJEf{DEu)C
zgAdX9Pa>WYjhG2M%TeZFzPw`em6@oCw9L0QXDOfw`K2G;ZsWL(KJMgE#=}lLwthVN
zhtd4eze3!ZM+&bWL0Tu9>xLucFK%Dp+U9<v5&D$qHOc36!x8CIR;Ay4zt6}Fi^9)l
zh?w^+`dje6AN3Rcjr_n!9ewU|WB`{f*RRh}4vK*DNXs~Uoshw)&o6wJKAAzL$r5^w
zA4y&1fqwKhTVMV3rx5RCd);is`oyWaC&;t`*uDWY!ef%{btBCX>7VaL-*@^u-NzF2
zcT-rU=83zmQmkGm5c<4}v<ZCg;)>h@ojH9SGH_8o)amGF+Lv)XTQAn34P))S*S_o`
zs*B!Jc;)K))$>U}$L<`rQ8QL99-GWcgxP8j%$s-#9-AibiTE6UF9OqWjeZ6H2&16%
z$s7}&g`k(_UGJ~7x$)k^S;KNi0p_W%{#(Eud{xdBBtDiOj<13Xa)L{F5TA{ni);_e
zmSVz-j+2~!m~)Zw0ak4FhCF8xE}fKmd%Tk(0`JuADDI~FIw?~J#)(##VO{i#@iUSu
z#T?E`=D?53>aeSCfV5c$5*|nv;iSEDhH(->*vSG$Ak4`igO|tM2Ew>3O&MQ)8gc9m
zGe5Ays<@bcC4tyNRu8=Hcu09=ePixD&K-<dy_q4`=*~>L=z7!}^`|;q1<b&D=WPI-
zI&A{eQw<Xc??{^<a27Cvz<Iz30?z<O5O@tRg20afMj$-0Y66uzvStF)Q+X2vo&k&?
z<=0ULLCRkQjKFk?!yqu@2m+@8BM6)Yj396xFoM7{fDr^f4H!Y-24Dn%R{<jkd>$}@
z!0Uh!1ik<mf$&b;7|7>N8<@TeNelurjzCyVmqL^?69%U5#f^dK^c3+Hq|-wfScY>l
zotKTSfd>Spk3MDs;eD$n2z(weg23y55d^*f7(w7Qzz70A1{eYGo%qj?;Onvd1?&S@
zP`IRY?hrxFA>lUXOx`Ncj3IbC5MuQC>omduX$^;dDi72h>GN<@<PTAPw#|<8b3DgZ
z>GwWo+>xF^rBQE3`joxDS?)%T9-dM7&O~H}Vm2MiUy8C*2)t+~wBSC+@*QbZ2T35f
zjQelz20ikPmfm&$t&D#tcO!z#p=>?$1Y6pF%Xhe{C+-vZ83g)%g8$1Q!^o2ITd;rL
z+COjYpC7jUkC91SDp!AVxgB|+xa{_St>t?&``>_ayl8(ui}RwqTeW}I)?+)N{eKpr
zll}RdR><C}{nuD$55{ULllSv-H+Xtz|J&Ms&HjLNd2Q1l)__7#U9SDtcUhjhjB8@E
zpF_D0Hj|$wLiQGIMoqEr97$1N-gUCaoL+3katwIJO6;@YZ;8+Nv=?ddV*UR6Z`RiK
z8~j|E;N*TL&K=Bt`C19TX2ukympGr-e2)9}`3$TDb>#W%wlKbvGc4MKTx4;35$<fO
z>WhSB&!A10chDBT26tYpi}LKxv-qGQ>$O)VaG%h;&HUo$QLvL==wymC`gjIkB@gh6
zRVsmjc)(BMGk7N-(C2Ro#0Lmo#IseKqpp3|&bhyrj?5{MkdpV4d6>cA*Rjh!J4$Y*
zxKwt(+oGMUoee%O&+5V-d?57<_n%`2t(*1)A~OhYu;thnpNf48)5&I#A@C9U80|(M
zLHWRslKOV)iv9LSZ8_G9&08n=>yAhk-utliI_tvL>w~iOy+nv>o3>sD3fLx(=LZC9
zpY7W^#6|wP+4_yhzaN3+`n9$86SOs-#ArXo7yph*ZT$<jT!O75>oqb*bl)XRb$gdU
z>(b7n(ns;W#Xeu2D9Jn8PGX<WJZ<yr=T9Q=Vmf8(Z=NQ6v$+Z$qWZ7{f6T(FyI({+
z{{BEJ>)M=se}H0wk8QD2e}9K9L)`3Ba!x!Zi@Yyz@)O?|;C+nPKgq7{v)2~wng&|h
zHBC8rAGTe$)4u5+Pm^KriGO06LD}myK&ZaPKJzgI>N-i^?z8?D^_>Sw>N#)qogcQo
zXGjp2$`<pz#Q99hmUr}>N76v`{dP+Ox1Ai{l|Sm9?Xr{Z-F1#F>i#s)Qun8=?oSU}
z_a7%gTq;|ix<3sR1J(VvTApy*p!;7&Vkh0Z^TI9aeidk``&Fy^)nV)YlO%|1o4Q{G
zih=6>9hN8DHt7CWkl0E0?(_8)b-xC*)cu;({o1f~&#{l!Hg&%S6a&?L!SaOL2Hmr*
zcGA5&N7m<q;GJa0^Djo%fs%S(w|f8Wt?Ip(wN1<~BG1Zv-XV{iL$%2OE`_fKOq*a{
zY35UXpMN2;8QW~(yo)?|{XFQW5%l65DviMVTM;0S#4+}8J}3^5#+^QY0|N6Y1FnIe
zH!%yO>a!e&*iUxw3HiM<WJ`JSKKS<ySmm>-A`h|WHu)_y79hX9`{b@2Uq$&*Z<k%W
z*|p`h8}&)pCUG7g_eahl)E{X(UaI5%#zQ<!X}^FEZp@Rr!KrIEvhOU@Dle2OEGzVI
z+sSnn(oW+>coKng54{+Fu10WY*-p>ZParRE%Q(*g(k56B*4wZ~5BYb#0(n!m9^)qg
zQ!lIoJRQ$Xn6_o0&z)}sd<21-NZEAYkZ1jWhj<5{mG|Vx7FxagjCePA+#_v~_bv8g
zeeWY<zh$T!o+)F0K0_?j6#o0w$Tyk?n5fTpxeRid5ZFVX@6wt^9%y^DS*JA{wa2fb
zYzKRANY5%>k<&hpYg!lFJ<i*?f?(uM=tD~Gd~Sn3B>X-vo%@ovZ<YLw;?B6Ehs5<g
z<jYx3>ZhIh4Y!~80tw(^o1h;1v$^mo?J<P|daJYb6}PWANCMEeUFS6gn1;)?MYTOu
z7w|&c-xtPra&MQ)23~j0Bd$7OoO?%UTa|_5$}I@`Th{<354W8kv@qNFk21r#SfA-X
z8%uNX-ikc+wIqAHbI1+$?l_Oxw?>k%_nNWyzOBw5gLgEYY!5v}<}j`=e2&C%shoZK
z!WvK*U%-O?BDdsPXCPkoXQ3}FENc-aGoSXe>pX(P^0M>eNOx>6{qHA`rZ$L;*(G-#
zNt}b9GwfRjR^c(=LH7X37xP(C6`8o6*vCGg)B;3)+S{{^krRQm_FMprAn--N2m(I^
z7=iE=>lj%P1V-8CA`sqt8avk!1a1IE5O@_Zg23kiBM7_(7(w9203!&z4j4h;3xE*>
zz6cmW;HLm15T^9pbw}&L+oU&TI`wxQf|mw-5ikPb{kUC^ATZ+BBM7_-7=d;7p9hQ}
zv~ZIh`AFZ3@H_-bPXk5}I13m-;5=XifoA|C5C(_Q{ou!j??be$p`Fl&9CP<)4#$W0
zT<k*sxGR6}eHi_Z?f8myDwX&1ayM-Oa{y=TO5O{v^Ip_XocG#3p<_QrFXLs)^*N@A
z9L6tjfPg!m(L=*N44I7Mvh)(?3!2}df0KF64Hiezd=~XO&R2Opf$GFP=L>zk^pl@N
zKF=mTo}13*j~pW_QvMnOmBq9EVvB!=Z4ss_KIx0m4+U|yW?~>c@FaXc3vh}7s*oRA
z1<Y$ReWZ#j$BrMJ&X-JaDbHDyS3GmLc!pUfL-BB2pl!9kl{SN4Z)mlantuN15te3I
zvCnM1Ra!VaTWjQwWtoA?#d8+%2%c!$kIWZ)_kH0W<M-Ya9f$YJIe&i+g~Vm$?9=Z>
z2IKb_oL#@aipaxx+`!(~zc=K$<NNwsNE_FU2)7Dk;KL4_u`uO_0DZr&{}k%0Z^Xug
zqWk`bZF%tXioI!I75$5U$NbWLA2KBR`EK;xcLG~z7pG@{6z$>kDSLmj+>NjHFeZ4t
zj0xx)g7ptR`}5jnTR06Awk`P0O0lZVLGa2fC48P8*x8@-Y4Y9cH~>G8Gdz!@&dY3F
z?fZWX@ziW}$#2)|?FB?|5x0(EJS$^zI)ekX&BZ+Eap&*g&JOiDlN_{%B%kd1Y}@f!
zXYZ=@iB;<ptHbt*yp?5}KCuckm)$4Ww{68IV1Mz6m)m;k55JChr@pPfXV$%I){bk|
zj%&lVBSesEn|53SlFM$#mx5?Nc4U91@^W3{afD8G>~G$_cO59%N3T;UxL@{nC@W+D
z7j;B<aPLq=He>58yhF)C#qK+l7h0au_I@AkXjgnVmG=V2aOdoacEUCAcP42db$#F+
zBw|B+p5i_`Zeg6h2z0dlMe74!yjJ3d?x4nL=q&Q=_8e#2eh(SIMIRtMKp(gWbX)d;
znV1ip01}MLVsqYS5om)n0_Q0AAZVOp>~|xi5Yh<HpI1iUylq%M@+ym4`+NFi3cuJn
zyEIqu7ZJf_Y47|~3xl7X4*)h#FJb-{Y(CO=e)-<}3nw19v+$bNArTj4)DZJMo)3<u
zWAISc!OxNT6iTfc9%A$(YkwPjKVhw%JYubVJ&iltv$iq!yh=DuFt>aNWq7?3fn`zO
zJZs^Rlj*j8;yM7iW<KUvc7N5rbwtw$IP<!=s1r<<5oZnOm*oQTS&n&zXU0rjOH+7M
zzUTw)8ZPH`|A-2Bm$mB-sT%Mq&+$`8Bc3krLS#MRH&CX7?RoZWVEf*6zh8vtMfVR|
zzSYmSr+c>0!RlW5+D!K;5LTN#0a({?dY$tFzs&Dm?cm|O;5QLE*`~jF`u^|uDsYZ^
z``=H0<b8`{!nWQ?aGt|Ub>;dq{pC6YN0%Lbe{KINib-=y_4ytfV^pv&ociT;BLey2
z#e28+*W{CBoOUbxFfGaEkS+23HS1eE9oGZ%whVocKJi-!>Jz*N-zsx4!!%dH$zFA<
z?<peq<SQ3x{(a+vY+N(5eWT!_o)EJ3&i0x`5PPD42*A8NU<65@0gNE<MZgFGKLr?p
zaB9`_CJ<OJwGJ3T(s7$WAe|J#1cIc`07ek_G++dQ8-Ni6&H_ddI1d<sFtwCJ5E$_s
zg1~9O2m+&?oH4}mdB6ygJ_8tmFgS{?2W6Q?f9R#JC4x(=fQxNM1M8#Dch==u!r(=n
zo&V27rJYd{mS;d-$Mt!RZ{+Ev2#+H0VjcQqe{EP$Pz3BN!0B17mJXH5i_A0Zw<J=4
zWl7U%bD~7cN7ue1sZEAsHZdD}s7!2U>j){oRBYt&0uV4S=HEad9LHHgqc}1_qAa2M
z*~NCqdJL9#c5&V+g3_aIZ+7A_oyvIr0-Mi%=@iLWrif#+G5)tvhPF<X>Pw3};Az4v
zqqDBA1IykY?Bl?(rAUqPyNWnN62F*Frmp9vKKa>W6mrUOEPTC<C)oh{=-BVw=HQ_{
zeg{EhfH&mP*C8tWypVun4>^rZ6KD~Wz*5S8l1+#@kP&=|zn?&w+C}7)Gu}Ksl2Pz&
zru*Lo4kFhOYxBAUEx5MO?$bcY_LoNBU3nQ=yZ;ag;!+=o`DoYn=d`snP>d1JH)^~8
zwD9(g)9%N?4|N{2dl}9Gdv`jULFNj-hkEq8uSdIov*mlM?f!OK4?Zn2{JzR?8Qc9G
zpt;?4|L-l|9ooIV`q^r`&jT&ndmiDkwEHy@#I?<Kp9hL>=yv}ZF!+r$-s^LJ(C%f*
z*;~8+1IY6AYWHseZTiYq+x=^7J#F`&RT(a0yT21Ox7+Uj(DL1(-Rn~BR@?nWpk;f%
zc*@+Rey4dp#@obsKGGBC_#B@(_qdBh?6uAIei3L)d#~bm&Ft)+ICcN1o!hr7%y($+
z0c@XZq`vaOx#Ud<jBhsQ`XiL-pnuuThwNniC%oSz6PLWy3ohb5iu;%49`KPk--4YY
zdv_sIMDLVAb<Srhj+MMr*8b*J@>r23o)peR)(0x$l$9~ek<Ff6WU>%0<~jOKYZ~~M
zXO6lp!#L;Qe~i#cufsokGnEB-@d@eMqR-9~?%A7^iH`t$EFnlayZB7kxhvL+?D~bC
zZAKnar-8B~FYemhAbFwBJPpFQt>RxELF|$6OhH`*_8pWiLi)5oNBJXXS`A139qDfL
zb#kTtJp}plE`4f)Ar(De@hIQj>f!-;c|L;kXo_E9pIc5^ql3?Rm+o3;={??E>r^4{
z^fxp`V^=<pK7+M~Y7u8AinUET3-q*(O8nAg1ofni{|V{`Yl;rue%2EqbLw*l#%F=p
zbT>vG15+lIYaK8H;}>ioe9;ENPuT#N%!>eoZD8Hhnh63w1{i_xj=Tv1&j3ac_%vVy
zfg6Ak2-9K=0yB;v@G4*gfzJa*5O@tRg20afMiBTSU<84m0*oN=I$#9Cv>JoJrvW1f
z+yIOqa2_y%z%zgm2=7=mLE!U%5eSc@O%ON>7(w6*fDs6f+8{8>k0J=11&lyAl{Z1)
z8NdjH0Y&>@-KsFeekbscq<$|lw;E2rBfcoIOM8#XADLSWhraqdth`bGU-z>V-91M`
zl79_ichZ04EWP2--;wV|-`!6+B>Jbj(I5W2gMCd${YTD48;<<iA1C_%q%Nki)R5?>
zyU9O%{p+}sEdTJ^-^f}w`E>voqW;&r(boZBi1aUZq0eb&7WqRQ|8$O!X#c6<`@hZ)
zlIahB-aVS{rvKshzdA27@^cK9aX32fm+wv7dH?k&7n}DNu}M32nz->Bnft$%70`vf
zR=P3XIp&G+>D$|$`xC!RB@9g<mbw3*GFiWS6i+t!ea`*82Z64)xj)5Y@K$lRfeF+G
z1GUWW0`=R#G++ky@;BSS@>#$POh0CWK^&W_I$w1f8P!I?`6OL_GeK<Rja>}_Fv{4~
zq{cf9#6TMzfb6p8Oco*VuZ2Wh%tIMjAJRDLN7n0X|FvPwi1j{;N;DnI=o->Vz}F)1
zviSRaFAo)Z-YWm4{Pu$1T=eyaJc#$%%+PnOE16QGwalp8nPvHwwZyv-r<*a2>y)yl
zRcf@Y8kEmnTz91YEZ@6cWK<Z$@wzLG>>$o{aVBVa(xG=~d<HNtjeqN^M1yz@QQDgM
zl-8~_k_Fn6s@1YxpQBM%*2r!~`IjKvf^e&?8?KWe!RpiUllm|cb|Ekhy>xwlcL8Nm
zH5{SIJqTGuaIv2HDixn$KCMtLp2aUxR|*oBqEdFdKB6??d%ND}U3DUl1oA+IL3dPP
zptH^7`7;!j{<2jqp7r%DzQG5b?D{U`>qQ#ieb@Kleh&hPFfbjwNPqR`fE|38e<A@F
z%WQ^E>e;f2?=KK%y1}_zX_prA7Ny{XZ^r#U(~@G^3^dAu5j`=Q=RYf#+b;&`<b&;j
zKCN<YWi6QXd+{$At)uTg3#3mqR|@R~e2ck&lW}oCu2-v=g;a+xt_NdnC+sIOje66z
zZp(XO`#}{i#iDuhB3sL{9jbk4yGK~Y6zR#HN&fL4fKzNK^vnx1mmc#N59pa9L0UI|
z6uh>+`VZexFkSMt*>3yw1&~+Y*|fbX-=9~WH}=oskJ^v#go&<q%BZX&Z)`1u&q8k7
zVSm9^GKe+#uz%ILfz^4G2Tq4C0}p8kCej(ZM|p5|Q5w6jeXAZajph>O1&&rs8MIII
zt+~@II*L2&#6C~#iayqvSFl82Z<$k2=k#glC^Dy@jcj^kUg4yRt?xxSy=+^F%q1Y{
zt{+8#`w+CfGVQ0Dt+xF9A<}KV#P+XsLK~7}qd(T$Yz+AV%0&DwI`^KHMKJ4l#CHP%
zHEiEEV$B_2#zX1x$v4Z2-tW2g4uC1|o@-CyPPL0X=p$0kV6h!b?s9EO#(QLTw#tgO
zo{V4r5%EFJw@(Az)8+_Z<((pFNCReIJZ}T#o3TM;1<Z?OvNjN=fi%R|eOXTAVgc8i
zDQg#dcJ+^&j4Z^+i#)g?jW`3-I<-4y4V<sgZ$&==ef3H64yd`*z^{UtUmLCZ&HU6c
zw=<$%t|D`xU&4z^Oc8!@+wnCE!zd&49&I<&@uib#{5P_@{=_omBlfH_#owmWo{;4u
zeUQ8qcC8lb?9$yRjEjz;blmS~s0-qH9l|3BytLd_<}HCvg&w5<V*JpkPQHi}&r_l=
z{s8G@rrju&nBed#F;kc2;diNLq;Nrt3U8#vaT<4dFHXEH|6<%uX?a+~GjI*RfY!8d
zsRWo=yjTZ%8GR7<yc0hMm^NTOMyFjL!~OLLyAfs(Fow!m_P9wI*mD=Z>!yt{_fovl
zKir6T;8)RcW$L&LuvwHab$YQWo%Pb)tE}RU;?B6*R`k{M&w4sQBhShh*~@_P!MMVF
z@E?pPD!1zwC?c1|6&XuNyQg=R!ZW$u+%If1Qr+6;J5yJAp#2*NjH4Z@-P;NF6+6&=
z9qnKm7fNi^4(FxL=-uZpiyb&_@=_i2*FMR!(dB0CvsXL3%ktEV9cECrqaDnu8%k`|
z4r@|p^zOCGVuvS%+IH<go(F4(CNTEe9^Qbmo$PS*SnwKD@NMXq682c3pTvHL_nR|T
z?|OfVl8xfdK2iIp9@f+P{x)p_bOvIVyWS5>#xVVUn+ADhe9|>48SjbJ;-!r+hHN+^
zH4XD|ePR-UV;e7yhK%oL1ef;Dn9FYXJu~*}uRxhMBG^76a>go>cm27|BYe?;G3S&z
z;B~|I985cb{QD73*>auwePk<b>39DU@zip)RL6->_R(DO_p%`7PUgH5MuK|M->aOY
z!?o)pHXpo*ZaL0UH`*6+E#t2c)Teom&!LXW+np?OOuY?$o$xI({rJ*dc~*fx=eN|q
zkT(X{G8k{kv&shC!MN+D+d48YqhIT#vi8;Q8yQxKOYu-=Y%{5))@-J+a1Os^A9>ck
znuYEBc6udaOEJ;luzr0FqGUh7`wVb7@!go0cn^g6qwioQE|-rtAucupl{_B+rGzPi
zaYgv3kpuG(D7maJ_Ayg0x(cI2Be>x=_&uVMXD9JY4ro3BnDP+^{reQkot<53A*ywE
zKMNDbN&`#i#VV7v?ryeg$M<%RBTm9rp53nk%=W8s%&k-ZGmOi6DCI>y&y<ul|1F5?
zMOYMyJ7E#X!o<mo=@gh3;hh2*7=43WOy``H7h&3q7h&3j7h!3O7G_)H#dPh12y6dC
zSmyDz3~s_J)5$XfVX>u!$+M=DXNAeL!sJ<D@~kj<R+v01Or8}c&kB=gg~_wR<e4ye
zc@Vc-_<Lc^l^nt(!W6<Z!V!d{2*(hPBjDpv{F7f7W6=qgonYaKY5CQ$HZZh-p$!ae
zU}ytF8yMQa&;|zlGMW55*#sdL1qS?MVPLTQz;|}P4KVqmPrey}7kP!gq#yljz}h}c
zTg9;sEQE{YdTguQzDP0w?ta?pTTowl;dh8GA3e0y>rkC;z$t^cHu>MIt+JD0IRt5|
z03{9|+WoABdgQz;ARkB@rJSG_X`><^(&^)D^SlTj6v)703!6^9d9e)VLc9n+OCSTw
zIAqhG?W9vdyjcFZ0vTA|pxSiVk7{8mmKV#jkK#p`JZn23&kB=gg~_wR+M%;9dDe9D
ztT1_2_}LCjo;963D@>jhRwpEW@~r7@zxs{VMztOO4fqw`#~OyaI^^!#5MR)7^ElqI
zHY!s(j?;(J2$v9W(Hv=eXES0vZ-e;vA*kn>d7KxgqZpQ=Je;KImzM~=Ysp{oYx7N1
zG3|kTa%>|Hq=oh|a!TqWf{SS=GkOkp%3<TX>ws@?;_o$P(R}HHXfM_g`CH9mEkBiY
z7srW9#*$jCQqQme5^yn{{rDwW45GD78v1JU4lR}r{sO<S{6)@@P+R;h%B31Ln4#<o
zIlI`T^khZMa-nIC-i0rq*!@AvkK*O{BQgRve#)?Da7W+Y%2)~;tCS9Y+K?f@|A>VZ
zKkEj1^lO#5{FK>dP7lCET-uK^Tjo5|xgbw;c`u?yl~NvdPJNMurIf)zdh`V!!Sa{-
zN5GViIGBcO^keu(SoymMSmd8?;72Cp=RS1lQOYTA_Iq=dLJfmM_y|%08oNJi^M&^r
zDW2wkrAt1`HV(fC&i0sMAzUm+U&gqNmzn0Wb$368C}q<4<ABM(jf*e2@mrBc)iEE}
zhILvk%e*h)pT)D|X(re><|19+`+w1vjXi@*Pdd9+h*$b=`Vqc!$#5NaGSgZ>!?8&y
zVd%48y>$PWSbP+BIvDTlpJ6xQ5px{py;Aai71CsYjuW3ffGcr-%Ii?)JqWz4KKfe+
zyq}zh?L&R;?~s_H<W3vroQ;Yw-#m$0m?HGWk0d5033#F(vD>jS27YvtDJ$v7qaR5M
z%fYWUJc}z|UqU`@&alCjrfDF@(EBC=t}Q#QliWY!t)l2C?ho4gL%bu9pRL#t+Dx<~
z@c>^(TQ-o-%a-fYmNP^l230)YkAyEHq>6rUAPDp1`5~|+GLgoMd5$f;HJb+BrSF=z
zarl2=OMSk%5qYqkT*QO)4QnFZZ2O;3r;}~vM~3Xombf?Aw$oa{o6OKYiaQmfHbsBo
zv`u8-B3`t^#I=D=?Gx#;F7Q^=C2n5CLw&{81$O@l(%)wDp<{XH%Q!FAVOrnseBT5F
z(i=HCtogNi^IYD%)-cK=9rn#%F?oOj+TNvAMA8Vjq<vNWa?CF_tVKaiS&Mo*>JYcg
zH+Y6*CajG0jAkKQKmswFa<Jd7M`r!veAS<=FZwT=Z~Fe?%TO>ImZ2>kK=fM?bbfAW
z?0#~=FE-mi&<@Lkm)&2f&&iN0{FClPk96&XkoaA?;%7)>I(&EclQ<vCvZ!|6NHf<X
zO*4fMJT6Vn-+2WzOO2&XX-@V?b27y3(&Tu?E1(HE-8u3G-7Z(=Dj`X&x9bt68&naw
zjv(zCC*8$In(&+5Phy=aTWq!JB~wsr*!0UvhUHLi*CR+{3C2~1cK~L2UbbA+F5+N{
z$&^9=wCfQ`59_)3h=*4qzS&~C?Kl_92tK6erlnehKgut2i>~-W$8qsZC$tIT<2nnk
z&isW=;o@_DH$dfO8@pbxb;CCmD3JKjkDv_~+n7R0O{OV6@~6+mN&Jaz=PE0Hx#`a@
zRg3MqY56QWMr=WHMoKY>c^J1w&YgvGw#tPd!{)&^MjrKYZ(VcZACJc6xruYw1p1Nn
z@NPWd*?i>Oa<#aa@fR}zpFoPs$_hT7znpjCACJb-)u#?NY(8|hhtG${5V)qsi+FJD
z`6m3cIED8&A}+ia3axXs**cCcEwCWVz`ypqWE`DEYrImf;t{M}Z2PToY|bgn17a~L
z2fx{q8?QGSnRaou8m6Ov+jHA^y+povDbCk0Z9KXu$UY$j<!(XU`#P5!Up}+cDAXop
z*R6FI!G9a-J<z3|Zk;!KJ;tMN?6c#IW=UtLhToIG_tx#=8!z!!nPljr4loAonHvyJ
zpgvQW%pE;)tWY{5+B1BUMr)8Xnx)CynJ5jcpY2&46pgc$Ci=hQ#x5J_eD6T%$Y+Rn
z=G{o=Ck9K$K3s34^DBd;W2duGI%wN_K0PQpZ8%zGF(5!crv3k9Q25J@YPG=Eh#-;2
zb|}Y}-wZl`HF!EJIV%li!F+SiKMbBmZA!!m&+;Rk|2qUa(}s>Lr&xKexN-<|jtHGH
zhZgB?VVf(SKTtXxUg!eH0vdRxx#GnGr%|K%^HW736UcI8pmfURrVu$E*oCs37&r};
z#k3l={~Lxur(8Mfwj1;TSNMaaQ)xAf(u`${pP}7c(HuM-Ra{^n`tx@Tln!1p8-Ffo
zo1qVU&%kM@C_+a38PF9U9tIuwz*K=VuyPHeQ7oZH8+~$U^b8^THpaCp{%BBiIDg7b
z)fV0@Vu&1=J6-X_0P#az8|F?kpz)<a(Wp)q<{^jLf&MkHu}r>yC}6@aB=XafVIOk}
zbe<WM47J))0jIX+kK^SzF4`IIqxS9?6#jOl<~JvV#B?s~^GRd>KxyO*jck<0a|TLd
z($WaqI^{StP#RN)h8(XQ+T*1Ir7>-3M0It1pfrwH8c|){F;E&utv$qb1K)l9plD!U
zRJ}bfG^UP*a$t>R@1UMd$HVzI=B&;jZ`&fq#l7`G$y4!tpHD_2ksq{o^t*fCGbkF%
z<+g3@lg7J@52Mf8`+-5xs7@7{?NX%g#n`lWV9%=6sfAX6-SGbg;Qx_<@jvOJ7r!O{
z9~l__sk!AC|HS``gTs&IDjoTZe%=K91Dk{Jr7flhXbn2e5glR9yZ848B?CVYFHGd7
zF#~Z#5jt3d-uwB1(&2}ph2~tl0I~AZ^6Lk-ePhvY?|&T>ExxbG7Rs|!UTtZG)8FaI
zu-{@k|LUM<;cQaT8z`9G*Z2YES6A*F6b&p7Q)5t-*af<}a$s|Y`MDKzgHRMg%f}K3
z4HN1LbGa+igObD0QiqPv!B}$T_@L;Rc2i$!7w~Jrl<24~(Te^kQ+`mipf(W7*+v>r
z8iB1aC%STAW3bY3q#+ILo49g7V{jS!AS#RY1u1dA7Pzb1))SsTGvT5(@#5X`mD^t%
zR=nfYscI_&_3+c;ybiXcgMRYL?XM4qbS6VG6D8p1MLL+9T>0?8^fX?b45Y~ga})aP
z4-Sw9M)rWpgzbna3;UMskH3M=<moMgr?-HZAI`N;gVwJOP9{0(#EfJCHF;R1T=com
z4vrR2qz;Ho*a;r#P^RsVnSuV`))`qH2#HOVKt}xTKG53!n8|e%Hqhud5%hz9+P1zN
z+-Rm56SXZhe2xdLeW}6Hn#>gIi;m8yGSL}cwC@`mEG;XSOK>*uyL&<Jrft*1nlw#>
zw=60L{CVH41H{X>s)4?YX+&SI2c4tarUTpKL4_jdZhqTV_R0I%<ae>-J-sWXUxm1X
znCoPuMLA}+Ee9qr8FtULJU;2ADMUx7fqVO7a0K_b#^Q3|`DI^a+j2l>C4X+I<x>=V
z6)U2MEZA(c@9e<w(=1BRmB{GtZqR&a+cX=^S{~b+jVK}u@tz+DUi{2u4DSyO1n*n~
zFXmhO1~B$Q4->kDMfC7W;QeU7{9@|t%6<oMeQG<n#={?EX1lx-_<pNjeEhB+y+pH8
ztlDk8BJb_M+xI&m{+jK0CFlMg1?}>C{qh*%8*evSc{8IkeqRLMKNuL^@nGjpD+E<7
zq8HNpiy_l<_t=r%Uk{mH&S{sV_n(JM&u%vi^!e0~>A7nPl<)rxncj3%pZoiM|FOaE
zL#K58ll$s;u`j^$^8UW}3^?>=i!E%zEjG&q-)}VQHGE<c&{zPC>jt311RCRE8o%l>
zP0#jm`}>}&@fViI+pSVD_=z0R75b$8*z?wDA6xgiQv~NYFpGKwFZ%cWuk07Ee0wt9
z!kj`BPT4W<+TZsa&%rm|s4QYBFFt?V-}m}TGHy#Ig8?9$0m)#`9NsPOf6D;$;>a<M
z`B#%0P+Nsops&-Q)A!!It}+!MQ?B63g#KiIW56;QGZmJwnLQg2gCEcrNblQ*M{gpD
z-ggd<UZ_k*zP{hRbhjP#Ih7>eqr;PLI!=$i`P0Lp$KCk>Ir<7|eQap7LenX&UmqH+
z$%tHdr?S8Axny@AnZ<H<Wc`-y?T?2e7yU65%=-T<=zU>0^mvTR%1VNKUmgy<a;dl&
zI;544`urcmp~v4;PV6uH-rv&QS4b~Oz5{)~v)Y_q*yyZ2F*i6cHVA!U#(}N7i*xpA
zhiw|;^?~OO7WX(l=gG|1DwPc0lYxYcX?Wjz;F||bC)}-XXkbm|z{F5!jN?riU;N3&
zYODZLDnk=(`M|4&Llg7O0w%QFd=b(+4SKH~4n4MI+3KOPk=Ci<(UNT+N(+6)fp-jt
zR;^TQq0<P|sB^3XeXkF?Z8&UG_Un;xp%(}T0ol&*{p^AEaO7*%Fvv9hxvIYsN~ttI
zFm#%sq@;;=6bF7_NHiCUQTa&g$A&`-A4W%MVLo!;XNE%yKO!1BCv}ML<_|nJ99sTD
z6F&l+Ews7kBR@6ePh^iAao0{r`!|P4d!jq-zV{1vZ<9vuTxZ%dkozwOA-6r`EPuqj
zET%oNkLEz%>us)Fd@qQP=?axb31`IV5~=hr_k+gMgW#X%=`^uZ11Bxd*{^#j1NO5W
z_<w`IFN1bu3x)9iDjc<PpkMrQm<O1|MP9L1epTOVSAuI?b|LGcFmYnN=c>N<?M`wN
z<v4aahU-1VcXQwJ^4Gb>@is5S_k7?xoPf`s0YKG=Zcd=wWao0hdKlKyip_byovGD%
z!cks+h&JIJ0`VR12OrOXOu+YQ@cGVu@bS#r*!u|LN@~+qCmm&#vy{eLjfyi*z72A|
zx(~i4Nz6<M)Sbi*#CK;u_;^B50>0zGm-HR(X0pmroOBLc^mFp{wm$e0Jke$o;G69S
zA3redfG=s@wyB)rZ;@sl@Rzi<w<$h;$=QLw<$mN9KS}2Aef{8*_OKCO9`;R|6K*Q6
z_+9j!B-+<iAMArS`3QC#OIc3)BChj&;1a&a{i=QqP9MG<xIWYeu9DaQoBOJ>^%aM=
zdw?%#{ctm##qjC3@Ziw2HI4yEbIMKeifz$9E%I}9!>Apjym}9E%akJC!5<d`2QPFL
z-{1C&k36D-*G`o9?t;9((l<V7aFLhTit|%_;}nA@;!Jwi9=A)P9*f2}?#p)a`5MTc
zw4T`;&RFBK{zII9*thI5hX@<A<CA~ZFV2$iiDiU{PhOR@&#x!B`Ti|Cz5!p-yYk-f
zu~gXc&@Q(_hkw_Dyykqx*rX^s?&E2yr3Y*gANH|b_4nJyH}02;4IY{Slrm0X4e+X`
z27tFzUs~kc9>>KJwcuv|_P+*z8@dR7h>p78Jp59>cxC*Ls8{tcwre0bBPtf$*fTb^
zZ!oyyY8L$1gFbfkVDP)D7TnPF*z@|uEpww}UB7T3IFogq^!yWV$BFGO!tZ!TT_=45
z*$4g&y2iLYcBEguNVm&v(UCrK?B)I9GwTCbLkjWXS#T`rS>-6ZXS+*{?UUtRlR#I7
zZl@f^nX#m23tO(^bCew)W50eH^k-vl=uEqJoa50S2c%r+E60-7lDEw7c=X3L6?f9}
zN58n?-{9Ej<aY3#v_{+`Zu9e*#to!Tz;_*EN&5)4h;LjCXnvM*-1)^x!#C+9?H?Ef
z9e3Xv_VJH>Z~s1{`iXgrk>O>){o{S$HvN;BP;|~V^>Yb$+#l1UA00wDXD;0JN6uLO
zg(z>nmyE8<=ns;OW8Kc0Uie`7-w;0H<xLNmRQ@xG<;{;WC6)h+#PY`KN#*}0sl5G>
zn{ZZU>~SmjH|H+I_>YtykNlzu^>iKTnfX_|o~%#=^Qo7h+&?DrW6ELEQQ~iLya+UY
zd6Rna-_0Pc|Gi0_q~8)Ctxs%HFMjSn1U%?<tJCGY^lMOeuhiXmsJQjPgJ%8`$sbQR
z`dfSu{2zS5Mtm%vbey-;ArEF9bK`;B<bnC-9q-0Nv90|Nnz1=*fA_#=mOBJICld6e
z<;G)YAj7W?-j!HBJbajV(e4huu}it}*m=A-|L@?N#uE-i1TNyc8u_JIz8+Y(1NjVB
zl<Kucv0dSresWr$^d^mB)5j0&9V+5*Bfo{O*!*g><sE8O-i@yr1jf=XUeLGNWi0n+
zfMCJn&dfr&JsSW8t{~w&!CJ%PRzLom;J=(_o|?1vK4I^gK564q_CD>EGkm>lZWA6_
zSC;=KJf8i@e-oY#GuZ$F)<y*+8WrR&^31|a4W;U3uk4?#l>9>bT*K#ykzO5Nf<Xg|
z^BAL`f>!2i&a>MC<d#`1LJpIZ!Kst}V(FZR6B9Gefr*S~Gp(gYqk0bH+RbxX5<j`)
z`74#S8?RM(24t&JCMp)dp~`|xKHjQLLZ;#(PGgiG0jw{A!$t;&*YH-Wl$!Ok^=eyU
zB#7T<_RE=tWt-4y_>1Mxl!AL<8RlwvXghM$eY3bY4}l=N6%FK(H&<!amSK2Uwb%wz
zhm7>b-Ugm)`uMd1%8x3w;z|ae%?tC3Wq*ZdN8+caGsSiWr}J8U)t11jscg%(@L~Y^
z_Te?+WWY2F^|Tf$bMQE*1^L$B8uev-*lJ$**ff;pm&ch}v2`XmryH7tvP@RXWN~o<
zWJFMb!(RdQ4w(e;<Iv~b0#2%wLdVzg*!vk*!0H)4gpI}EZ0Bm#%Ho+&`?f^z)c}6x
zAZTr2B9S_0mlmtb#d9s_&`G1mgr*Ox(gsQCv-LWy;2nY%N^qt{zZxnKn?p1aR#st*
z&NbFTd#L({L8;QhGk<2eQbrq(<<2cZ4;6d_DAtH&B1-Jo&tovdJWcErFL^kDbOr8r
zNJbM?FWLh<tA$@KXEN}CsQB(8%qTtqGL^+jn`TCuT3lACGf)|X#WBE@`9(Aa@wZki
zZv72EIeZStYiR6rF30NhpGGCKxP)J$5Yh%W9^r(hk4?lGw5}4qgfT36JX2O1J$`q}
zDydY?(7_-fB@LyQ7_oCtvJePT<|=b24+bQqg%+GytXG=v3X<@937U&T?+-03bM@Au
zw!NF7DXzUxN3XWjZlG&ksLU^Ta7tfX(RL_k7;q?~OVgS}orfT*#aY6!U&Vs;9B8uY
z7uc&+V7J+F0o4l}3%ptphbGjKQO8(NEuKYo5gu{YFGvi%BF>@^Yv7Csb_8MEw0CH&
zz)ppjGIq3KkKXdC#aRq6VtRH}>=jJogC5$Awy_X@92VVrt<->*88>fvi|~{tPBA|#
z2i0ON%$gdfd}ADGmc29hWWlDPS+$l-mkGRV)CF{v9**?m0O!>pbiH|)yjNs!&=i`{
zZ?rTDg=El)1#$7Mup4M){1prvWgJ0myk1$ASm60+9c{nVMq$6?HR{kQc(T5Z#%$c5
zQ<uZmM+11dSZPapb9+qau(G(ca=7fz6(K+d=9{0#@6Bjjj{0S1-)!USWDMs;8H?ya
zI$|1Q8Yc>l1m;jzz*tl;CjsO82oHzkaOm>vCIgR0?8-l5d=8$@3AT&`N6l_H6IK%3
z!&^;)bIPhokT*f*c-QdU((r^MY<vqN<`~d0E=P7c`86J`>Be~kriq)QDnnR~;4@Kk
z@?!|cvJllXmV|QI9C~QWGvZXh93&t~IF@B_xd-wIN?Q_Scm}Cx*_?9+6(iA}NT)}~
zMUQ#&>}hOpGCeiTfO5E*0p$!b1Ikfh29y)M3@8V08Bos0;=IfrV`b!&(_Wp^rrcwp
zJUzdO{u3Os6ds6F)uW55!5Kq5hr%48!+r~X1Sv)G_z635<c@n3jz_<a9$4e)xiV0N
zIsC;Op5h+V;+dp?kRglC)gF67og=1alLS#%gN?xWziwF(BiA4;gg`xZHy(uy;Sl7p
zP?{bZPE*_yg*1%|gFzJ}nj;T`6lt4imbR@1>F^GGRv$)<lSR^`4b(ijDci<k1|Myw
zTu@&?i429p8s_t4=79-~*lc`ST!4O{wVLTm2$-q5qyd{Xp?Nqn5l=pX@$l8BSBCf#
z1x#23$_3D*K-F^HWCAdG0D>$CgL>h&W#*eUCxOqLp7}z|lb=jlDe#jnY~Ylr**1@F
zr{qb;Y@v^QdBn#an~d((?m{Q;c7r%Ur-1zog{k%n5qPLA3doiOWWNv4&k|U{Cb_%$
zot^g1CU|FmIzfw6_oQ+ZE^sGyfjhA!)f{k+7C>X0bE4gS#^D}dLywzgo&B@U*47QX
zPMrj^B@|E4W)EesnNoK;Ms^{3CT8~q+L+y`$F8UljOcb`;`TTB8TrD>Y>_|07Hgrl
zFSIUZV(g~y!;$zUZFntRRO}}Ib5=le!w*EVD+PVo{$yk3Hfe7B#TgXAk4*B0-<jm?
zsQB^(dm%ilR?*PRHUgO`OJl$z;leT|r}ENXC{N1&DfvGw^>gxn65cP*%J?rBbDnuQ
zgC}E5h47zWL0C=UjwxTO1**uye}1u`I<<MIk39URi>QX#bCx`qgesX^mj9Tta~9{7
zi)Zn8R4H(69TPsBeC8uL8-id9)5g}aN#XPBL<r_0^;ybver@S9&;zwvoL3nm8cT9E
z2uV0$B?ti&gn7_JJhRY8e_%l4!%y1+KzjmUe%TK-yn3lt;xElLFuCOnmp@4tM5F_d
j-)55^M&k;Pnpu9-3Vy0_fbwJz{MrP6_5ssp>0|ysxj{#;

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-boneblue.dts b/arch/arm/boot/dts/am335x-boneblue.dts
index 69acaf4ea0f3..313841fd0459 100644
--- a/arch/arm/boot/dts/am335x-boneblue.dts
+++ b/arch/arm/boot/dts/am335x-boneblue.dts
@@ -14,6 +14,8 @@ / {
 
 	chosen {
 		stdout-path = &uart0;
+		base_dtb = "am335x-boneblue.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
 	};
 
 	leds {
@@ -128,7 +130,6 @@ AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_OUTPUT, MUX_MODE7) /* (U12) gpmc_ad11.g
 			AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE7) /* (T5) lcd_data15.gpio0[11] - P8.32, BATT_LED_2 */
 			AM33XX_PADCONF(AM335X_PIN_GPMC_CSN0, PIN_OUTPUT, MUX_MODE7) /* (V6) gpmc_csn0.gpio1[29] - P8.26, BATT_LED_3 */
 			AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_OUTPUT, MUX_MODE7) /* (T11) gpmc_ad10.gpio0[26] - P8.14, BATT_LED_4 */
-
 		>;
 	};
 
diff --git a/arch/arm/boot/dts/am335x-bonegreen-wireless.dtb b/arch/arm/boot/dts/am335x-bonegreen-wireless.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..08819bc3047536039adf557677d7ab6aa8b64715
GIT binary patch
literal 88261
zcmd6Q3wUE!edm?O^GGr?@gxDlBSB%35|R;?WqTgsrA$IHAqf}~LP!CPEM42mNR}eW
zV~2*;bVHlcv^%?nmbP^3w)6$GO}lKNEo@Dnl)h#Q4V0zZp{3h*H*MH&`SS4%`}_UR
z`QLl)^_48k(!l+EeE;Y5f1k%a_uQki`_BK1m%9IVJ<mJprEdEO?$;w6Ko~>7b=d)=
zKVsm>|CEjGz`aPgT{%>&O-@d)WM=D&erCSu`-_?7O4G0UtyW@gJaM*KES-uaYIJ4A
zp*ITn5(M%<`i#FI7QfMnUkmuiy?3N<zMK4|kNd^>s(&0@rf(;g={G5ttW#R3xBNvw
z2KQ~azhb;zYK&JF+kUfDUtIJ{?fleKDa&iT<<Hmr#dbbtqU~aH-fw4W_3~2H&mS`-
znw4TTpB0qC@6`bBaFi9*)l19mR#^7A0N?N?zns3i*i7f9(i4+6O&-2!Vmh76<|a%r
zZv^*Lv05p%e5pyD+=Afu%l9n#uH;IVY2teo!h;F;j*8r&9<t+6737K=aoq}B^&W6d
z2<{ldV^n;|9C@RS+6nl!W2581`A7oJP35H{z$@Z5C%#Af!8etR?{?sOya#-VIxHUE
zfRuV9&iC|<lbVSNt~lS{H%@V$h%$+j{_}x;ahAk?O2tLv+=}l*{o*S_?Cf|1-*w>c
zR|H?QEleGuF;RM{HJhIRjB>ol1M7Tr(>l;GE8t?Cmmqw6lRBBk!o&HA$qn^B*;74q
z1SE!w^j?SXdr~jj7t%@;OZ&ojA7FjZZ!h@GMZcX#$!hVm&pwl=1Kei^h+8El-|V}-
zkbrx$whSDUs!?(JLHgcb^?)n6-9-^fzg=o9+3sHSFbe!hV;Pb$HZ_*qab!Oei_O}h
zQoY&sS2D$;OfdSq822yhn4FX30RO)OkCr37^CnyKQ{;<*x<h{I*%sFLRnhvXmw2N;
zaLy@z#MBGwvtQYXAo5nqRX@{e7u#m6O4S-mg?Yq~&x<rJB|y2tvP=o^-2<5O6y>K3
z_yH&02G56V9JkcFoV@n}rpzj%@KkR!GVS7Q)iOc6&qwg;4Zm4zR~F|pjXGSul{uZu
zv@01aen9`nP;?i9@<SSmcRHI9H=^Z{EM@k9rw=f4;7dQHX?v0OA#eY;KjrP8`k1%>
z4^%#u{WTOK{xJm7z?J$m{wWRkS|)d7nj|9aHJ~$AzF{5ZS=Z1R`_wsatof98;OetB
zUFmR6^>v$u+XgxjVVt_j@^q#{dD6B%ZX4)WX_Do+>W{@zJ<9WS%H!&aqn}(z=S4h$
zt`7b-rxQKtiZbL80^GT5W^1@Fd)=yc;NRB0%YK1)ln>e)c8Kx~+(*nLGg&7${Nuf-
z=J4GaH~C&gP`=ws&DnYkyYeD--GKY@W9PifKG*OrfB%f7>G)5CZ-d+Rw3hP-?(ttj
zRhRG1xWPBwGvIr%(r(r>rl+Mn6;EKxm;DHviKCM%j(p0y{OqmX6+eELO;^504O+o1
zdTG>_@>84$Tg0~fWkeY1b2BK(L_-I7Qcqgg%ITfI6A8k(DMOlHD*Llb^LR4CCG=YL
z5@FVnejR;xy;f{wDvNW?B6Cm)eI@TKvyXr+Gnug&Hjg}f$tg>E|Af5V2!KNw@mPbX
z;JbuCt5R#Acb>H)66pX};&?=Hn2#&<H2x75xvG<eTCpMzP_}-G{oz|!Fgk6p({p6t
zV%e(**fDEmB~zWsET39x#JMtM(<plW)^+>`*<05s7Vl%YkK%rX-0_ciq0iJa#fDcc
zdX-`p!9F-y{<_L{t(6Zrfr;o5Zar(^G~ja<HngaF%KKJ?6xlD-CiBKckz&e-4+Ueh
z2$`u(O1AJzD(8ikm-oCYnUUr{@{4gj^~_SuuX$zulZ)x1drOarOnVMYJ!+pb8@0?_
zrCD1pHvO0S)j1ZCGRp4_h#Nn&542e+B4zsZ4WJO;Fqp_<Bv4ESx)|*h*et?FOn2Mo
zg(Rt0hB4leK-N^xd(wari~&;7DSQ^`q7%-E=&P-VTcr#e>XgQqVagDz&aEgUZ9;uN
z)AUaR)Oc6_<9N;XWv@K%#B&kMb$Pkc;;g02L|me`D8JJ2GSB)*z_X?$;jw)7$QPwF
z{z>}6gFXnD@rwCEzfaqxRs$WRiHiRa(!A4{ut}PBA)E({An*)e1c6TiMi96G7(w7w
zzz71L0gNE<8ejy0p8$*?@H$`wfzJX)5cny;2!vC(U4y_owecbgQ>zCNSY`*pK?H%*
zfDr`F0!9!x4;Vq<8Ndhvp9G8`a04)cz^i}}1U>^8LEtsO2m+r2j3Dq+fDs6LNJ}FS
zhKG9BBJfVzUXLJUyl=9$kS1fPMzd724@J~4`aB&&GR%sP9xUUu%QTBKjnXDPchQQ>
zkF~=zlC+-m_isZyRjSrYr({UiyhNPwx&>4BRADlA<nYk~7D3Hr`5Jki69*rjH&<El
z%Ne1@sFr)N=dC(%;fuW*y%4;eDl|)zxl`N1|Bg6*>Ra%it~A?)iDRb8Z-Yka+ONiG
zTo<8{Gm9wM?a){}9H;RuQ5yE~V>>k7v62T)Ya6iz?BnPvXCD=|L*wyZUyadVYZZI6
zVeragfLwi~cVGIbJOaD?bIcRm<wmtyz@mc>^!ce{S)}tyqT#kjR?Dzj=(<t|?NQbk
zFcxuKlQjA{#?H|*2$(yLE`<0+mzW2|d0EL>X_NSP7RuYXWk&c|$vIpEybB-1?aIw@
zD<*esN<=>@q9@VgI~39@S58;TezPMj;@0{{0KYJdi~OrLj@!ubFi&*Ad1RcgX~WkP
zvI4xW%?HKTqZU6|i1S5yalQ@<U*)678Y*9(xA@6IoUfBiL`aGMa^Z>Yd$c1@&OF`t
zOwi*R8M^uHWANED!XeOeeTi_ChZ@~BKV=v1)ED}(8S85OBwzYDn@<+vx+zBZDwmtW
z)Ul3!B>b6Y7^9oTdWOq*uA`HeZaR7o^aBE;d6ct!i(j+thdLrJsw30WsEqySh`6<W
zl8)AFK3RzCh|k;`_(B8k*6&=7I(EFCE0)@Iw<l1U*{>3}^7UrGI`6=|WTcEZ>1ugC
zU(VVz<I8vuXc&WuGlyj(bB96L?0vA;350t?8e%i9Sva~OKWem&KGbVpMBJ*IB%6J}
z=97iv4$MUeS7%qS0D{pO)^<(%FCj_GMf7zIGm?D#!A$$%M#R;nem7r#96D<tyg#HR
zdgEGmlqXf2u$9PHuX-cyZhHH$%_j@0H~5?IHI~E|e0{3GMTT+>szZqozuOjj^?A}z
z{*rtiylB4gM2&3FmGESkQCt^-7j2U=ug*=?7Tyl#a1E0O_?O}reb5g?ADHSv4V%vG
zd$kMksvHS+8Tn$EFMRmQ2iE@P!3&~6{eEo0akmS7w{H~sluPu`XfCx{1*~cc8~N$U
z&f|rypVpRE+#yToYC9%g_8FEJ&c}8Vqm2vgIi+2zEfwZ4kRO}q*x#`qV}Ft~PO{x`
z9B^fSC*saHK>8Os{0RMdlo8q6m73q25EiC$W)x5zx;E%0H=cikdAQ7%ftwfkdJe*s
z2(B)!597j12Jw)WoZ%(gA1{zocp+^*6S(}iJjB~XF2cj4<)MVsfcHor-%TIA^5D!V
zL=OuQ9;OTr6aD#OuRJ(?sqj#V@Gxz87_KcG{}3J?jPP*S@-SRmz=zdGg$H&<p-&#M
z{xF5qpxnUyAwF(Zl?UwmsJG{Zhp8i-_0UT{;g0R>C!BU5&yA0S@`)a5%0u|<j%QeB
z@*0+p=%d#$!|k^c#tgB6ZMVYDbCsWp@B3VB5v}-Q7+WsFM=v@dPOY2JcY0qA^Mwb_
z55+f@%Wd0pPMQ`H;_0>TMEjHeiv47#zKXbA9n_V6b*j*8moCWINqJo!8X*r0t$>4|
zOvDC*@&#v16FWQ<@G$AJpnUelgX;@P{ut+>8SpSQw>%&{Y?X&r$V1gtg!;7Wi@n-n
zt313!dEkpJEE%JR(5e2m?6Fz@5VuEL`6xA7%Y}*DG-lY2S+>Os^{6^c@{M>Kxh29&
zsnKo~nse;})RUjinPEM^=h~>-+yecz^cO7e=tkz4>5xBZAGa#~`9`IlEtF?z7))IG
z_&PmVLT)Heuk>|Zq4T;<eb&oE+``Ke;?ieUOJ%VKI54B>)_K6ZNpt{SJo4?#VMGta
zOFQ8jVP9=+CVX(57d~pW5-q_(Hovd_!l6CVi%*<Z`tx%u7`k8(gqDwGaXLkRHc_9T
zKe+rPjAc6yh4P9%xL7axF#Kr4?aE89>j=bcbt`spXpe9`Cf;6_l^4^8)R)?YhIv<T
zB(ir2^Q4Hay0sVeSI#ln_pvN><jnWT+ioN&uc8<3DG|NEJYXbeJG8uVlH@bJ>V>$q
zK5ax;<J3!RPPT!!t5GJx8+@l5U%kwMh*NnWPb6yNiTYWwJXk*P{<4hS43$NWMZ9cX
z(dEO4OF1l^WrDY^rVQG$Jlo1v2xKzKy3_&e!i&>l#h3VARL21J3s1AKx!iif$J>#f
zs!ml~cyd2gYB#HSGi@WiOIQcb*fxhTp~<-y`QV-YTSd4Y;ll`^=dB~qm;M<6@f6e8
z9<#WU0jme`SL(pk%Q)hqm+EB5(nJZVrd%hU(#R)Iq)Qs4MSU&U_*d<{8|?{{v9tqi
z<ZOq`dYx!fcGA8UfwH~_f$izz2;}992;}8!_TG($yHUpQFty+)K!--rRVO}31AL^?
zxNoNCZ$lZOBkMdFtn&mS`?M>sZZcb1-ru9#X0+}^8KK4bN5;%Q0%|lAu3l)d+?BR0
zXeRp4apW8QmCB`n$b^X03k~AmOrD#S1{y|2)+<9oQzc~L>Va13E|lAh7UvR_M`Yr1
zF*^(UxdUm?-`GYw^c6(Uu0Z%<gzZE72F7o6;=rYSMZBK$6_2p2-ANco+=Knt7T7*`
z5&j6mwFu-Ngc9w@celollbK?DF(7AF1bfnNunDdk9d5!fbj%LP2(eisTo1PNo-nd>
zmFe3pEun{3rZgosE+Ey&vxzNtp;$k*jMo!eeg}~W54PJkZ1m!{WLNsLZhBos8Oo`;
z#WOj@4L-VI-A&|W7t@ct@p>ZfJBbXwD||#n?pbCwif%H$6#0S7m^)^wlav`>E+PY0
z4>EIkwjY_}^+e|HBr@frPnoIAZZdOzAIJ>-mi)P;7GCGo^7xVodAxd%o7+VCkvm>b
z<o*vt=J4W*PF^+{KT%@y{^?Pa3FK}xYk7PM$9lwn4FUVE6Is}H-fC+fjg53RfrU(Y
z>KOean}e%^k?*$&#0lRM+3o^Ny4b5%%j0`FfZL(TssE-l--SW}&ADyU<Z|n#G{4KG
zIf0GKi1XTpe)%X8q5GqP(ct7bl%($mP)6-6I*9HG<|jOYg?!PDv@;*o2r>-~bHm<Z
zrn4{UaV#c*F$80SD1EN>GD~O;iT(`GccPC+tdKt6FRA>pk2|L^W*8nhzk;tf7>5oT
zM2!1GcqSE{P&arsGyA$lk@#mHpse0TehFptSq$|@K8`pq8kaU=IW7BXo6b0B%Nhyi
z7NRTM71nhlbSSB-@b1x*l_3<sWpVXtFUm%-w4Suv??ybuH793(E#!3OZp>tYskaVM
zJ_k6B!0QbN<T-8cd@P|4G0u+TZ3r4C@!Juoi!=gd6Z$sJXZ|XJ=5vmD2SN%VjX*n+
zmgaLki5;!R>9?;z(DHnCf4vjG8ZgVSJava_<ZtlL>T!h6qi){U!@M2z1I;53@D*MW
zeLjhVlL!`{=yw`%)?<k6t>(!ANHyiR;G<_|PzO3abFaPMZ|*{OP(BLV1wQ!^;OC`s
zi64gXUj6S3s))W)k*~cCUfPPSQa)wLWtNJ~U}%~&F%}4T7<uu?7wIa(Q#X5@uw{0_
z1ee!O6}i5_i?X2I?YIv2YY^y5ya;nGj2FvblDgxD_KMeBktC(JW2)@W6_=`QEeCt-
zIF87R5L8d^1^gI72mABGGvu1`Td@BVtOJ>!pfY(sW9~w?2m9~nr;l>|;bUX~m&)0v
zKTr;efN#cvV<-eC2Y>p4d3Ho5<G3unM1RwK=%ZuXyv^cB@&(lEXw!os?U5IIyPmgd
z<Cw4QxQi#D@TiLMEK&m=rR{$Y;;D9{mA8vE%0K&#Yi(KRRb)l6!_&D5E-8wfxQ)d7
zANFe&hkSpic4Ys`xufQ@82bh-OFw)Q^Ggdnx}*tE@~$8NJuB@@EFU@%IxMERL32mr
zjrSb)ZoY-df+wy|>FXNH&Do`PyS^yJq@4PAKrf*TWD%OgLH-kQH~smgY7rYP%>ZoW
z?C2M%pu8F6w7l)Zg$~>KY8h)YTx`R|GMFRnc<<?Qxm74PL}@miw+~pD{8GQ~Mi99}
zT7t=?r8*2~<xmM1%h3NwtKfXo3EVsIo%mHJY#GMSI^VT2`R{EWZ*iWWyEsom(d9|?
z9Pl)WO1ND4<ud@2Ea}O79eA8Afc1Fm#@F|vKulLc)#ZyY17z5-S}oVDStJd89CTHw
zA3BYv=0h|P3gS}QaXmbaycoSHEe~0wzu?`aXH6q%Z0BN|$<vd?B{L9oqV;_nX>kf5
zc$60H;?lAzm$bkSCQcvKdMxh91fO{Ra^B(qPWVJ5F8=ua$dAc<7)cR6VDktcq7<8^
zzF(lstca_V%>NO2q@^J>i&Khb>&0fd;QNhcy_TPr&XM({Z!flMe)Ujps+5}+rYvsN
z&x{lA_AG+(BI_BHcW9Q2?V_E{8lIt39TV6DRR>b{KOwGs>peD4<LNJ~CiS!r<0C+)
zZ$igV7JbWE)&Y-a8K-QNA9{73A&`KJ=_u3jdBGif^_hZoDF0T*-YZf5X%aNNku8RE
z_KvZtRVtSCL@2}80b~aAvSS%jf@!$OgQHvGk~H%5Bw!|3nG>Hi!A~&%l175^*B~52
z;KjO-ea8)RmAQHrJM8C7H=we!-~G=B<Qq3BkG>(sFB6Q7QxJ}@t-s?Lz}hFr>e-S(
zS@D%0uy{K7iG0PZ_<QjaqdRfQz(1(Ft$aHi+LU-SkVAtv)xwfjmRuQGlrPM)Gsud6
zIw`twY?{`3^xsX|;wa}bq)PqLXRWUx=B4@1>RojC9>i0P$|ANn1dFfC=OT=UbiVS-
zv~VnoJ+Os&mM`8$*g0B!LYES2ob&gz6Q@6YhmE6h$9dkhVIAQyjd%*HhRp)Lzit&;
zR*gaj@aTQWzZZcQ=VJFG(B}!i1%VgglL(q_c@+HLigdA*(L({V$ZP>{3+cRA7WO5b
z)MJ1x{nX<jtTGF}gGi6z%XPxHVsU^*>X8tR;NxV}#m9#-mqC}mhQ)zfs*Qhou?&5h
zZS_S6E<Sx-50Rxf%ffF&-j7I%(SeJDHWD1NXUKU7Lpsa7-`1zTRbN*CwpR-J4ASY(
z_DZD{0<WZDuhjJlA^i|w#mT$EQx1I8fnV;x`4Eoi_|-@c<!MzhU?OFsENP^{mr|5P
zValQ~Wl@-Sg(-`|ltp36qA=x9n6fBLSrn!$3g<&OBFk+^7g@^1(`dn!Lakh>7dF}m
ze2a}wpuFnvF2G|5yj*+Vj`&8LQ9Zf%(kM?o5ub%4_()Um**1r*MHBHha<Ap@B+61}
zY{Oqeu)KO-b>Oc!@KYh2g3oLD6hMU|yinIJFFyA<#oGUh;l*3EI9UEs2L>p(NknN9
z-s7b2bzth4a<I%54h$Uz>GUNn<J#gCNEd$D5jZ^y%cu=z08?kcpMoBR57Kh+5VtG$
zEcOm*ug7xWSNc}Sp4e})KX>axZIdAeLko5m9HhlSywtbCM;(~Ht?7?B@Z%2b^8W^;
zyY#6JmjRXqKJjs-NqvweFT&tY^n|kFt4wD-mk!Ijbe5|VM^{!tNm=$<D<^f%i@tgY
zA#LGDa38a<i~Am=5x3ySL;%lti*tEu!SHYy0Zwx903SOtNO;_XZ2SC7Q2FjUM}S@3
zIe}YG#s@x+q;QsDX1-RbWU$eWh;fnc=MV_j2RD>r8OzhI8Nh4{R^HJE0aH#_{yS`1
zzvnq{JWD}8+!83C;A8Uxl9Wczd){ChS!cZtb-xAS#R%6sc-{$^b2iJn=sX|BMQ?bf
zFm}YOwSc)Wx7i~}>qL0DoEhe9iLT$O5~rn^xK|QBtog#j4<atURK_uxve6$2xD<!3
zuQEO?9$p6A0S~g-pB!9R9@v)%54BRU)d&@FA@%S>5gtNCTu2_?r#!T3=pCE>T-9F*
zwQ*r>^1}(dgj%_<y!=SO%R=!RrH>y~9*TbJ8^y!>m51h{d@P0N1??+-OzHaz&Bk&q
zTWE8~J<k00C$fhRbJR}eN7o6uec$;Kr!M<%UbgMA|K3#&<I;D&5^?D>3@;PI<i+W?
z6M1=6l$YEvd7;eR^pdx{u$<@zlM$Q-S<N3d+fG?m#uc3xtYq-@T}GA;%<1eXfQ#iY
z&WgNg1MfP4yUr0f20w!tMS(TF<>DzHClcbayorrCmlYoD`Fn**ql7b;bsMgf<v8uk
zQDj#nmRV4e83v!7qg;-8TksADe8_s)Yi$|CN0$KK5Y`#}cEC3xaBk=F^<NMdzRI;?
zritC}eltI3PwQd1D-i;oRx&<|m74WdYqr>A7Ry+kE<FP{Z_~)byDV(!jWR#&<g*Q3
z6UIePlZYEz@tmyA`^<mbmSb5dAKgDP$;C8e34bpj02>Eut~{X^UqWk|mZPla<=i#e
zcE{Kl;=ErWcY_P<*I9oB#ujS_I^`aY9h8>=^VP&PS?Ffu)5zDh#Ca`k|3ZY{LEvR|
zwx#u1;(6NCChH7>2e;9mci>N07<`D%*AP#MM$81Bv?;S=cgf96)I?h5Tbr{K(1iRx
z3HTNp$8GdeP99~<IPuup^XTWI`J;b_xHFFwUVj2<ooud~mXyD^eSs@+9hm~qN7NpS
zv#n^{(JOsQ^qS;zx@n2@wJnD}=W=88W&Ldi#p!1=M9ljZ{VmutfclC4Mt&euN1yvF
z8Ng-B_3Lw#gCgKe(=rZlCuDHC@8c&k$TV3(&+#Lvt31$;xW1`zJ}><wLMPknhAoyS
zPFLGZ8-VQ_KqEXR*<Lr}43YksZuEVpzq<+rRetl12`k||wO13FkBhugAoO|XXcPF}
zxfQvaJm}2n>yUxV*6HYH+Lyi56c6ga|N8Z-b3h_`PvLc~>sQYwb{)HO+yc#5xp;Ik
zD-mX^Juq+LC3tL_jG1>L@h$`_m-NGIm(N1bOY^SsSK8dL@8OJMxuXE{aE%f_VaiEg
z{V9YFzA9%EB0J#CH4AZU-&fg#F@!vb&qmKywg+xYG2unWN$#OCXDj0)uGs1g`O6}l
zKOyz@cqgQ}@lM^2;%>UH6EbyRoM?p^)<wS<KWDj8%;CIc4*a-ShK0NJ#~^LSIpKk1
z5l+~<mj;X=>|_BW5a!}CgO|tM2Ew>3O|jbt5Xb&9^MgICii`P|5Qr^g^}y@MW6CS*
zo33e(a|dHqZ)V6fx--)*x}mB<b-0Q&2G%=c1K`w26PTWAm_T?WZGymAzz7280V4=J
z0~kTzHNXf0KLHql@QzgzsN5ZECNMpfH$mVTzz9-)9c2)t{5ik~Os6;u0yB;va2haz
zz*)cu0_OoE2s{HALEw{s5d>}kMi6)vFoM8m03!&z4j4h;vw#r@@5GIPeD1V?>AR4`
zATZ+ygw=E@MA1qmF#Te{3{0n|h_@h}9>TyfJ8U34x@LmFPXI<Bym!?EfzJR&5O^Ih
zg1~11BM7_(7(w7C03!gt4gVPud_A@|fqeiA3YU~_@O_cD3an#9J%SLU&tJF^2B@Xs
z(5H`frq2Ubkv~NF*)}`U&+#l=rQiFUaYPQS9`#1j_o6cI_siYL(Ze%}tn*XnFwCZ7
z`8di=A@E`ywBSC+@{u&EgCr1Kz&*TofFAiqi%p#WqoWP>k;oW`vezKUJj&KZZ?It>
zFZIB&{-+V>+X?<H2N5Gn=x@Qk`5DxKUGvty`C;4lD4E2yP5b77;)2`vHI{Gm<X!h@
zUyX9SXj?vO^P;>-wnbmmai2%l)>Hfc4C0;a&)>a5_Ezn`#yWd27E_tLpOL%4(?k2-
z)*fxPchcpxO@CMe3PE+D_GsU3dG6HK)n-47avf|YKVO9GE!vElVw>HOqQJcCWR5w#
z*o@^E@C=pMCxiFIXL#C+w0N;TWsI$@be&H->l;L2>=pi`nc%#XIe5A<d+KW?WHUwS
zCF0k7j_daM3#<io<oWC7Fus%hBW*$%vbbG`JKL%-WMSD)XkmHBY~jms=f%1x&%Qc~
zk1n!adu0N5+5XGC&HUo$P^Ob#=wyj_`gq1(MK$`xDwV)s`AK}n?&Jfs74<}cFmB03
zJX^In>grnIDypX=b4Dbj<o#nFW-xr}*kzv$B{x%C!Ui3d2=uOYHu$`JkOv<~J;S}}
z*j=mTnf4?iGYGFopd9Rr8?o<YI@t^|1U^C^quuB)C?EJyQr}KpaoqlSTaNW&^U_KF
z0wj`!r#@`G&bqMm`k-um7ZKvxrmfe30=CKH`2fM%XZyAeago1nw&vcKdl0r`Yd&eI
zt@)%ySn<WbwNhJu(3VTEb!0t8=6~+Hf~jur3TR#0c~tr+-nZE2%M&AcN1v70=QB^+
zJp1_*2)vk1+4}3}g>R5Fc!-K^fjDuEeggj#KikQN5aRC#q_VEPtymq|dTfiG`ukgL
z8S>6PCFjIrvdH@YCqMChz=u(vHchgt`)svEyQYDXc1=@G-iK}1?X++D$J1mOeBz&&
zW>EHeH4wVK@C%4{(zp98zeRoLftGsCTYcw;t?wBU#HF&ud@pf6ld|O<edm!hP<_9}
z(!g!!wH9VuVLSXqgigA5*D<!J`;$OR-Ji6&KRImOe}n{aZBzFrfnuP#f2-vQw+*`g
zB_wvzy*n@5qV89LmbzcHx?df(?mtF?xVEYLRiGHC?%!s4!fk`@pFm<K-Mi1%Th#p;
z&{FqnR`+Ye);-5QUfb0D8c+;W_XW!nZX0y}%Sh~`dv}hk&j*{o?;c$TO6q;x>iv^j
z)%$MLrw&oS<D3b7X5?9!&pYIibEq}~FNOIWNqm@Bn)y`UXJm+M#x`3x6C)2^x%VNB
zpcm&*X$0OMK!7|F$JoR9pg2GpcltcnwU|#Ca1H!Sidi64pXE4o6G95756>>m75qg+
za9P?r`CLjEeD7pAd3JL0^A?7#ciwf^J%!_Myshx+*CG*@`Wf%B=P~)MHI}ishwz>P
ztB2ME3H0T6*pz<nzP@YZYp68p?Xqh^ySBV0q`nTDC;EEa&p9_yKc`RdQrq=6$H5b{
z_BZ%Y!mJ1woR>03p8+zh@<OS?l)xA6vv3+oT+87rUbMsDV*I&5%+%}jy#6H0<q_2W
z_W45E8q;9C4Qs!Ue`gJO+BV>m9oKZHEN<v;=Q7}F1WK-RKH^$M{4j#*lWpNw5Y%sD
zJ}d9nkuBwE6MeVV{R|<tc=EhQ+Bol9>>vByf5!gMP!DD7&u55*n!|s;8u@+{>!6{}
z<TA)*f}zJ+)~;zygWhG0NNtF<oy2!IEJu6%SA-7s;8Y>2ctuY8oUdtJaQFB;z?BIj
zcS0Xha_5N~{2}4Df$7}my}hgCZxnaN9X%wj8zNuMky5|y)Ni=`#OFx>m-=;oHWxmn
zJ*IFtaCNr6;`S8>NC5h_>&K=5({RPwG*uVy!gham7~lCgV3iHB?tCBOsuRY!&O_U(
zEcA&R5%hPq0ZJZjJ3nq=w)sD0hI6q#)4vc)bMYQRp88snz1_L#277lrLu~IFNy6T1
z#@>6kIxh|0{eb^1j~SmOaa<~ApT4jL6vh|uqF|9*d95=LFZ;957Z#Sa2$Pvl`^Ecr
z+V*de?$}=1`$v$bHi-4VC3k*GoZ9~qB%STI_r2>tBXR~j=-wgunm>zdLrZpqY<>Sw
zY5^iY?d@5|$caE&d(Hwz5cnKm1c9Fdj6nFJb&RYC0;BA65eQ#=5<A`z1a1IE5O@_Z
zg1~10BM7_(7(w7C03!&z4j4h;vw#r<J_i^<;HLm15T^9ptw-y@E2TGOI`#Jg1TPKv
z9AE^(`*4$)BVmNA5F~vSFaqoDI|CR&XyNue1c8zFJOqK$fDr`F0!9!x4;Vq<8NdjH
z!C`bC`O)F~5N&H{C-fml-F=<I@!>t^y3jx7%HMk*M*m|wzG$6F<^7D@O<TYmz!|%e
z_t5LS7xfeSFxx*xp7G#W!Q7W##><xLbDdn|Fn)1?&KSGe@|-lEh5b9uUyp>cj=b1Q
zeb<_eqvbhgjBzzR)CtGN|Avq%6&t=iYA2hYp3*XGh2AD-?c9qZR>#t+*}^q`BVZ>k
z{q?UhP3VQk?65q2+xGdaqBx|^M-dPDSBKY${PeVz?S<DjhIo78^<yZ%RbGFs1FyNf
zIjV@V_QLCZTjcfE`{4CAI`BG~pQbyB4SM1AO|~rOVJ|>%Y##ZJ0{LQ3&bzj%*H561
z`hebJeRX7h-+N!hIXmZD7u#p_i?{rYPMb2I&q?g7Aa}=p>PiyF#ro7wfAcMo!SquX
zXy3*=LY_PB+qi*(;kpKaeE~1RhXgWk#=?{z0`$Fa<G-VRC%<st0}f{ly*O>yH$24s
z(tR&BB>MSo^xbzuTWA+2XMhy#;w1Zc-tU*Y@zoy2aIcp!+#R!D4*a~f*%nR$g>4Id
zvr??;W2oSjS*5O74e*>;`ZW3Ob=>AyejMeGA{?`IwSW9g#8b1?CBI#-w-*q>McmRC
zgLj_eF*%*V;p^sN9`v}A?|^SYU?0p&+XL@$pX|C8(ec^z;#KPttJWu0hwT%23W95!
zKCucE7u+Y<w~_BI&zUkFuA_|FDsHF#)(|dUvvyjuc3K;@ogji-+qBafkX&#(y%a=y
zvC}6}u9KbmdrrD|9Vpqiu2X2-FZjE#6*7Qp9D(rQ-i3*5#+F-n7nX&JKL<Y22)tf|
zK%Ua}emCyuCne6Y>?i_fKeQjNfxr7o1F8BnpO=1%L~Mw+Rrgta3*+oLprh^2Ss(b)
z6%sde2Q|*d=b%?&NFa~2`y&Xv6ds@toCDe|`@l@h2aW>?##OO7@3RQBK^lQ`j5`rD
z&N1@)5K;(f1nAEzBXHg|EFXEL#jWG_ZzG<<p=8(|Td+qHD(wyLM@2ayZ}PH@e1h+t
zcinx<&G*b?3pby*<*qy5fJ9uBQ$x)EcpiL~WmtbW^UO<tnVK~`#OO!XTQ~TB!ut*K
zi1!=oY24YS$v1WAo?i<61b+G$@_D@s!OCc!m+Im9t;ECm54p7XBF~_hC)vGnd)HAU
zjlgHoMV%zFj@TreBbE!uXE{q#*D2DPMxH6J^2NCO90!`as5uyS*R8CC%kn1gwx(=+
zvw6brpj-#r^NiuZ_Py(VpC|zQ2K;o={o^RZi*t0Vhi&Mdt#q)uSH3pWz2g_6doFZP
zp3QXsyC~C1_x;VK_kHKrfOFK__fGm7?_2EmxAmUq<Dkh){m}JS`ojwl99?y2L;F@y
zOqxro&%FT{hk`x))Gx1V5XcuV-n;DyAfGH_`Vs(^AEqTei$S)XtH?WyVC!{UQ+<Uk
z!#Xv<q`^A$G0p{k4?%r`_u#v6E;yLxDCODqxBBgP1fP77B+a{TeBhhwTDI>KT(lcP
z*517|U<9!z3WxyA%L7J`^clbi0-pnnAn;Rw5eTPN@pTFU>!sEKBS<=K+#N(ZDTE0G
zNuL3XAn-}R2m&_%BM6)Yj396xFalv}DTg31;yDC?(|{2KMm;(2iRJTv5hQ&EFalw4
z6n*cLWg2bWOJ7O^cI}$J5d_vpzv8^>KmsnNqs}gQV+A;cKuMTx^Agt)naA;qJaMk}
zegs}jr%(3Rh6RPufsd2SS}h$4m6u?@2F`?#0!q_qbD~7cN7ufiQ$HJy%OO817u(wJ
zBcyyR{^#*xRf-t7uO=Lh)hwY=uq#n1ZE@|o9x=iUmVc_>TSZWM)bC52cucP{ZoJUu
zvu|pUjAe>AI?1U0#-~t*_D+@RON%^kYvQQXX5C8>RDfyhk9o*%FeSq8D&h=D{Nh<C
zbrm;Z%1>FNkW=nSz^}9M&3OC+loK9d@jUu7M1|gq2srwd)9*Ba8aD|nrTiu7oTvjC
zU<dJO&ZAZDB8Qx*=h@Rp4Zh9z{xon9xrSJ~)}>(KZ3}HX4U}wSX$0P-K6n{g+kOuT
z;!+#Oe6VX9bJ|iGD8`5<^-bKi|4{h*=4spPTdDV;ZOgC~*u3lhvp+&T`rbF9ZQpPC
z-mH!MvGRBU+xDwKbGvQ(Pb}XZ+P1!C*=pO)11;Nh{zA3wH4?<N&9<Efif{V1{ik5^
zn`zwEIepN!W%}4#+dd0fzEN%a&7e(x*{p5<59RR!w(UG<Zntg!ndQ4f+t#Jkt+wrR
zK+Cp$?p||O9VU+37&jB=<Va7Pk8_;m9O7mYvDY@+^f{n0ZMurzlCv{$;ygh7cHV_)
zR=dJ{rr~0~oy#&R^_36K`L0D^d^6wq49axSzwBm2cC!8x-WQUI^IqzO=Wrjz{mXI>
z_(;@0>=fC%44EQ&rwpodj?o<Nc&V)Y&5>mKpC+CZ&XU%LAL5i%D(KwoSw<!c;bNYn
z@3f|Ye|a{j+cJ#v+2ykco%A~VGfPuhkQbkjzAO5iJK>&LN}1?me0(5CIlK5w*EuNG
zb?jP$o(V@DQYV43BQNec+8}wM&+y$iZmam0M-Y1?JR49~fqe(1i;zAo&{6)#SzyDF
ze<a<FzD}UjzlR`y-lb1%Fr=dAQXb*ERDH-NFV9DC`o8K^W^OrYJq<qRoxgpZrT2KZ
zuTzD*)8Eh(ja~U%`3%+wszsbRDb_aWEYQ=MC-F;{5!915{^zJ4tp7Q9`&s*g%qjF4
z)@Om(bT>vG15+lIYaK8H<7aIke9i{KPuT#N%!>eoZD8Hhnh63w0T_YsNZtg2X8<Dz
zd=fB%zzx6%glRDbff+{-coi^$z-Is>2)qUuLEt9<BM5vBFoM8O0Y(sb9WVl6T8%;A
zlYkKfZU9CQI1d;>;2FROghy6Q5cmvW1j0MgCJ3Abj3Dq?zzBp#Z4emcM-c?h0!AR5
z%9|kY3}6JpfTDe{ZXFn6zZ3XJQok3OTMeh*5nmM9rM*YxkIXHGLtp(JR^F)pZ}=IM
z?jD~Z$-f4%JLx}iM&WSikL0`2clRd_iT=rM^oKw1U|-Ww|B>_Nh9kfB$BF(wsf(g4
zH6;4!Zt@Rb|2pm@%Rl_~w_~lF{5k*(QUB}R=<5J5MEd8t(C4%>i~J#ue>z7<wExub
z{a@z?$@GUm?;g!})Bo`MU!9j3`8fv5I2@h#%l8}Zyx-lcjWrL>`-|B09Q%sW_>Ii{
zUjxMK!d@fY81EeO#Q5~>ZO{FQU#1d<CJ@WqpKB}wocnu^0-bqY1>&xAe~Kr=`YP@=
zFoD`&pqBZTS>7}wJq?(Fz5MkyuzVIU1JjS%U=YXVs?JxfMh9x6;M|v~&c8JwHuA<U
z0|6Li>@rg0od#l{jj->{SsP0HHV~yuS=5iL*V+DS!<rFrCw_l(9C)q}Y@t2-TSI~h
zJ#Ur&Qhs~EZ!Y@!11RL_In2;^rYjl#@-U-vXO`t#))H?){8pQWwHNbFztm{ASP&P>
zLY`fdxKn=`hb%}A<F7S_4)PyBUfRi@158)e`rO~bOXF`}m1q!uH=?vP^C_*}??4u4
zPomPYU7w>-SJud`M|rLp-+*wVtsAbBAi?U>@{{^8B<w<9ywjQ#d?(z?6aK`n@+IF}
zyxQWR4u2HzZDCy6^5+mw@pp&0&wxz=7ip@W(`Xsy(}M2r6iZ1{R@W%|^)IDK9)H@q
z^mrZ#<bleD-l_gT-#g*km)B1fA4VcCmg_|ix7)I+hZA93^zeDa17FVI$IbFa8N^RV
zv-VfrN*#8O>~R=Ut!nYKuR8|}U$Eb<Uqqf>#06dL`gPpzK%h{rPx3n$;<Pk(eHuUO
zim1kg=3gN0(8FAsC3>SL^=w(lB>297cqqeirCnOEk{g`Y5qY#NXIfHBo3ut*(A2SZ
zV>HiyR&KYC57Nm8-znT;%Q3!{K8fXfX)AD|j_vSSV6o9$DYO@wero}zC*u%huU0XO
z!VX_t+y0*jj-S+<wx_Z-OY93!#Y;6%G;dz4Ygzh~+MmAi8J2P0y>HQf#GYRSPO-Dl
zGcWsGddy=ypl6B%Y2Ex)@Y?$7KYwZIN!~X5k$!yvENC0qwEs}P|Ci-EwQ;Nwf4tS=
zM1PaI$|*xRHN@u%e6F+2QTSmyU@IBK`-O0<(0Puvb98NqQ~L|RLmGmKbjH`BJUF{I
zja}HjRS%g)a|yp8=xD{1LHk4>n>)#(qqxIP((lq&G5$GoB$f#5E$`2$bCzS@Dl<R8
zY*)0CO^?ixoOH4EohYXl%hN~PJ_wTTV!wMAg0@$toolw*@)MXyxAhX+zt#zDNREyE
zSg+IguD<$LD5E~dd+hzetSsnR$0NS05vbwtcdc*`Ig}oMkYHKS`<++N-BaG3SDe6|
zsuy|CN2H#?ivzqqkZVga-YGN9RaUh1q<=bx_#mGhP68dC9mu!xPLVXE0W&b3w}JA_
z*dVe3=EX8u8wk@t8scl%EGKfYfa}eawTnHw`p30K7GmT@9^8;doPlYb+8wh7&R6KS
zqMv}i`lRv4=28Q{5@&vKw(2+YQ%Bv-h<dq{%!Pi5r{NM)gkRi7zHVU{We2@S+YNPm
z{zMx8jqI*Jv5d5dXdg7i-zU_bkmVzNki6h_trqI+{2e3{_C4Um^gT!;9_oU)?nZbY
z0x#vq?K9|DJ-uHOdXxf)@nf?(`65otYeirD5!%U2yHP4J!QoY6rY_6F?^4f5;er+o
zczzQ3;9cJF6EDlZ7`KL&hc!F{*YGQNO$(PwfSJXMbs*R18Qk+u{9S-)1Lk9N+V#)4
zzZPLP!s`$)hDw9OP0GNYyZ$d=+8A>$#Vh^8HHZg(6}PDjuvwHab$YQWo%Q@3tE}RU
z;?6j26X>hypZ0Wsw&}=^?8`tr7*|*i{0HNS%I*3EipXX46&XuNyEngBMM-kIxnJ03
zq`I}wDyFXTK>Ifk7)Lu)ySEeUD|Vp$I@-ZBE|l1+9nMId(L2su5IgXhj+g47zxGL<
zjV?E9pS{}QA<I)Qc3}JIXa}=`h!R`1!<y6?y<_cy*n!U^ytZeDHDDO59h#P>UhFV~
zvYqU3<Y@3pS7hAKFD2|3<1GIC?e8?_<=+0z6eSzQoqeMAPw1zed2iy{VBg=w@iB8C
zcDenXz+?>5?>BLfSDwwe=0qQn@t#;MUZ!CT*|6@DM)B*A$F)I@ZM--dGQN)yT-rZl
zE}Qgwb~{&5=Jg2HHzVigB6&CQFb~&m?#og5r4|OS;ToKib{y~<5bm*Qo%(%bD{bj_
zzl3;dxmv0>v6#e6T%>t10nDAuStyJI^`yU7IZ20maHefO_!Hfdck0H<DYX6?an{oi
zd!C&-B5$g)C}HYt@au$coax8sZ_l#|{5ij+{)N0Tz?Q*yOP*CW;10%JH{I5ec^Um$
zFO{{ge&5KjN?eME>py>kkXmZZ$`av3u>2-vE@NRkznxym*iuY1IILe^jwsm=@IHg(
zMkl`eRz&U%^G6?KCN7tcHzH2Gke56k09gPR%b-6KK5FE^JOnaD^29!7>P1&!lxQRm
zeuLkvDtUGi&*Xq6=MR*R`04Wvlsi4U)IwD2?w-NKvC_cnfMS)&T6g#TfF0l4O?gPz
z%Cnoov;AuPdr<r<VO-WrDKGMQKB%<$`w-WQuqYIF!Xl7`iIW%8DKIa>I|VW@`Ubg}
z&N(YD!n7AJ!kAmjMOfM*?u6OacoEh<h_LoQgwc=7MVJ?PCCt0RVoRG&o;963D@>jh
zCeI3!XNAeL!sJ<D@~kj<R+v01Or8}c&xFa#qqyC`-;`^v<PatirVyqP4kH{vIEru#
z0Uxd6pZo$Hi%ziY1Pf10%P-TlfuRiyZD42vLmL>{z|aPUHZb7V>*OcwCJ3=8FyJ2x
z1B2xUzO(xW0h2%a<eLz9kyq$T`nE3v*7jlADvpa_AzUoiV_Vg3Gr-+XTc!UiFZ}k=
z<)eqT%Etw|0jCV&+T?$;w#rV1<q)K;0+cv>X!p!QJ#v;7kPoDdQclo|v{8`{>GXHD
zd0vDM2xMTfg-s{lyjX^FAzp-^C6Ixi?ZEP`(Uzftc(MF*1v0R%2{N4q<wcl^<waQD
zcUhP`Ydav%3X^Ar$+N=Rp%V{z)^zf$@UtD5JZn06R+v01Or8~1Csdv_ojen!ogc;R
zo2iY$r=%VJEqD{(#~OyaI^^y_5ns@8^BCS2H!4#)j#IWYf_?u+b1=$#*532DGl(7z
zg6=c(I7?1PF)T%St<r*DULy3+lE38F=9?@o<;mxhfXM@Cp?&OVNPR?bF%4x#--SEn
zu<_j=1k80-jepFTLgOMk?ZrAGf2&!n<)^al;yCNdSW>H1>KPV50xqVrA3raPLA0<*
zLtky)p~cd{U)MDSwZ;ENxm2SDGn9QHCwM}7vLa@=2zVfI+jN<RYxnQrA7RDI@ke9?
zZk}>$a7W)K%UB8<tCS9Y+LA$V;<o!U7FPVM8|cxmRp#<jX3IQ102gs-Kgw*G^GxT0
zJkjM{h#FN&dDuDiB^H)ap*-{jAHnjM`d7e|k2siyYs2pa{v8rU{&~!b^77Lyy7U;~
zjZ-mv<IYloi1>t$ASIx&`}4@NJb344q<EVDnMS>k&$5lfFM=~grjW+V;%1+Kmzn0W
zb$9<0qLfMF{|_+vw{h_$H-01Xs5<83+OSTmWtsOk_-FBqJk10f$6TcAcf@~h%f_BT
zrYD^pIK(UcH~k3T?8xtmOlDdOXgD?rB@BJ`tLN_-6N``HP6y+i{WJ6@JYtTs+4HrO
zBVFh?@!12o68GBNjXIAY@Ur^oZyoR+X&UlR@w^u}{{bOI$(=SV^Gqnhe7_}XA$g%M
zZ9rmTl7J`r5xX5LW8g>EnzE9PJo=HOupE4L!?QT_Abs9HBA+&A*kDW3G>~KHJ)3}Q
z%TDVg_sn>!C_0M!qxSw7?+D~)D|Un;6YWSmz}L~14dnB(<@&Vc3{h;bCEH`F=m!Up
zkOt@C)QzzvG8xCkJja&anoR@m(kIN@IQ&1bC7%^|U4sDI$wfR!->@dq&9?uHI-P7Q
zKNw|aw#2=`ww=}r?lVLCDDG5@+7$hT(>9TTi+Irv6W0bhwNIqWy1<)Jm$-Qm5A_vW
z7udt+r3Y+2bS&?D8Rx}1OzZod?|ndE$DcrlHNRGGKAbnNHH`8|hkf(En>;`PZSVXl
zBH}%^eO3K(%r7>qML|y42llNNkIXlCK4m7XoC0V@OG68N?5@wu`o;OGKU-h)Z<=rV
z{^CswezDm`Y8#kLIp|h?^Xw+Xb$(9%L1WKzqQzC`douMo8FHn60NqI<!^L{=nFP8x
zXe%p4q>M{be9YE`-|l%%ShOQOcYI8yx72D{WsoPAo<3_ZUFek>OO~~c^rj8#UE~8j
ztAsc`j$yn4dXUeZ7sIv@eTq)!Dl2}u>CZ1!i|u+-*kgThn;<zOr4%>%njP;w4dktI
zA;_?F=|3Oyau2LI@w3sm^!taApFlsdhS`mW%gDoWwYZq^7c&8$K#Gg}8$O=DoOj}9
zy-0k|%e>TqhRuiF_S^-S`hOk*FXF+q=k@q!aSHE@3-5(O>*3mL9Y6I~U_q8aTi8<`
zhoM{Jm2wr+=612|x5lxdqA(AL#iSgb$M@96>y1XHU7W3k>GYFF#_J{W#Y=InGHpD%
zA>7VtgK{^Z?qi+HjW3^CY7}advUAgRy@LN{)H~Cqp8jNyc|SiMeao61Z!}9ft1$eY
z0KWHb7vFe^zltQ?6?O1N;QWaJ;RNbag~{BJ!$%9HQ=&b?H);IhAZav9letq-8W>mh
z{KlYYoUSz6g^6RvE*t6m(Lm|QXK;8<*+}Ov2TR935N)LMuY;vyryx-}Z-9NiJ}5eE
zI9g>fAV5Ec{V%#`Q25J@YPG;uKOm9E78b{s?+2Y{51!6S&PqdB-U1rmGI$!bDG?_;
z^Nn;44}s3Kp(8`Q%5&Qg=o}V0<)btY>CiU!4U`Ut7rMaFfClDo7tIcwMvdmrPZfns
zAj?AorBg09g~+kME|ldR1E-;~m{z0qe|#8p%9Yb@yI~)&Hds29R>LUGSjPAn+s!Ww
zo{lOmun+zD69c7#7lX#1OWJ1W1Aj1Z8Y+sA5q}1B(dUOj2R<-W;0&x>gJ={>=+Q<`
z4~?E7MBm1^cJb~((c%0lH&t7ByNDrjVD5DBfdS%&x;D(6W<cZWLD8sA7Um&`+5!G`
z@xaD1*|T22gk4DFrzgWc=3da59+V8V+EM|hf98+jg(oiB`Axw8ib3ITS89H9LP$*K
z!akogP7IVr&d|t4Y1}hV8k3er*w!h>+XhNw%FvLbm_vJ121;Yv(unG+Jy05lEsdzI
zzGI*?j#zt$>ju92?m^MOUY2@$UT91m3FUYzY(A)G)A4ZrjXA3`$lJDvaq;304oaSi
z@B4f*5{dkvy|dr_=%8pUm)o|rPa5wsKFmIAeNZ&2Q-x-`6zO|8HVy1qwK}!X3a}gg
zv0iiWlLO;_(nT+ROaA|AVECuzmSg-A|33^4KbEU><TLuY5BLW*2jPo0Ob^f+bebbN
z!kqV#)SzVGN5+MT+%#q&jwnLsZJ=}6K<V&fzCv@ZU4U5mX*nt1wr?!@U2^T9XmO1_
zTPV*`d9|e#PJgE-!+s0x{E{PsqJ^_DMQ@;BdSBxQm|tCz9~2EN4^v}MmDq*48rYm+
zer^TbAQXkr^05R$!-TrRT<(%@9h4k~mO6BV4#tv89vl=M({AcZ?Lxz>=N!=`TG1b6
z`nEyQg4#eRXB%l=DeZu*FekcXU}Lb-fqh&WuLX?(jlpHS@2o7^ms;fiHNgF|+tw4F
zKQrN?Ht{|HyxU(JR=nfYscI_&_3(4hybiXc!+vu6>%$?P$&k!M3HW)D4(2A8{Qki7
zG+vzyq{#(y6Z-6*4Uh&#_JGQS?T9H0`<CsGzk$x==`Dk&w}6-*&b3d1*1ru-COIy{
zjAQ{dd03=e@VUJ^2S<x1A_qh!>;#W=Ak*IMkC}n~;MN&g9SDg{l|V-P4*Oj8Zhy?=
zItm+TbRRqXVDF)A>&wB7W|}ck+fu{lc+z_LU};TeiuFZDXH=Q!tPEOr4wjac%OyA)
z_#NJZ?k#Ma9@eC3BD`f$Iq1)G1H{X>s)4?YX+&SI1D)o!>A?1QP@xFA16$jQyq`^e
z7dzh5yHfg9h&zb6PDWak<9oL)2PQBXcF(muKEtFbL`Nrqd;4Q>1oybc;&R~mW$y>J
zEeCW~^5>RXK1IQoj3SE2f(;^je|g~eX%;2uN@VnR2WbBGwrMt+wLG?_8c{?R;{C&c
z;KffK#_)c2Ab95@croAFJAknldYHh@&CsT=0N%grmtRaaUD<C1uCHtd*Le5?y=<4a
z0pBzI;^Vi_=q21AUMJ355d3~|@|R7=D>?V~5MY;m-uCg0w;Qdznb8@)F9PrA!0?U-
zJ9k<kXm_ZF^!5*#p1Vhi@?AM(dO73f(%wn$MMI|N?wKRK8;4BKT~i>vsUg#wj_I@S
z_a9+9vVI>rrR$&EyT*&{7SGH3`rb3((3>r`uz9lBEEjyg(X7|-SwKKz0W{t;039aK
z7!T9<C5CBwwvXG__gsy?wmaT#m5RYnw1}?QCt=T9r+sYQ=S~rv<G?KH5xnT%_pS7c
zSH2e*Z(&X$3a9LtckSzYj_2STZ&Vhsloy#l;(hPFzSmchagSq8)GTm&ZlM*(a1wNW
zXaG8KWUycX15LI7(Sp5sq}BJ{ybdxM)sa>%LW}*$hlV59680;Hg24~y3$vj2tHYtE
zt78xqgm94_{o}U=Oiz}}%l=$(soGXLcoy6Dr^BEVJ69CXuKT_)U^?!xqJ@}TwAcR`
zCcT(^C-FJS$bjit-{<b_i0_lu-r>;lxm@qIY52$fXAhVb8(7$yjlbi4&Hif!OvmbP
z7E9@owPEV-CBvZw^-TuU*pAUp?VlVDEvhjj23oeC+W*So(BlyzD=UF?h91Vq{jV7W
zJ&e5A!n!!;e3ynkaDU%>Kiu&o#66B9GcxlyA2);dMNpaO4DUVnpB$_V&aQPs18Woe
zPYs2}INliX1(<9w#!4uq3VmS^^C8ZPtZl4ZoOcy4vEwF$klsni_~>wCESHLlvgJW#
zBdzZr9xd7aptRVA-!~juwNkOw2m}K`?K6IAi1Y&CEIoYtx4-XqS{>S%`D$alRYND$
z^yjMnN+=~|B+cI(j*Je?P*T#wTK)dBL!!A*jLJt^e=!_d_^2~Vi(}_s4~G_h%rV-=
z@y+l4e;f`i^ONY=g8Z6!ern2}$R0lIt|5^2SBFV^qATr7cMX$vt~2c!98++`AZXhI
zn(~LuOH;N9>?gT&AoDK1AHzpwg-WB8pP1C8Lg~-$0gcQc_~%(5P3%~}DY0|*D;LUu
zeO;IKy(h-)zogTOY$Xu>UkUtu?^%(92*4yR@`^R%OZ)!jLvW4DZd_d)B~Gk+T>932
z^*hPUgyY!p7p{8{-)!Ib_$x`{c&ioSdp__bts&X(m#G@j&2f}VS{JhAf^{LRDHWUZ
zemhgE^K_QH{2*w;S~~Hy66DwvAJ4B#!1pTf`Cvczc;04gU7om-o`*N%P0oQCZ#62;
zJo#qG`EVb6O_JESOhMG0#16!_+7CXSu9AT781Q{}ANb@LK{^L6`Z@VZdRMub&IC`i
z*#!9B-w$8>(6R%*q<Pz>{E5Fsnsvb62m9fVUo>{$FX{d0ru>PYB=h&Ne)yC2un}J#
z_Dz}-ZpxqdUG&`?+SjGO+Xrv*G3YoR<DK?JT%Ya(m+(FASM{rC`tU8l^(TGcDv1rS
z$*nqDUvYT56Zn$$G;gM}7(V?b92}aq#xWpiPPr*wu`T+iMSiwz7`0=RSMNb?8II!}
z{4p_b@M4qr?gfAUG5~zzrDDUk?^?3?X_;;k|4HCadbb;we=~mL_)R?ejs>!eCGGFp
z4y}p&w7d?pvWz9|>)I~<PO@AzV7uh<)AFiKWw~Jp_&domJz!ds`ROBYFX`XmV`ImM
zfImqVv}Z4Ae@0I}z&4Eukxn{jhugvX-Tm@jlmRNT`9X0et@riDBTGdmZHn{Fee-EL
zGk22)alRU|7y8B-8?1m&aVG8i=uLK+bB6<<#R;2_C9OI3gtH`kV%aUyhmSqfuiSiZ
zn}uh_@GbX^PwX8G)YRcEkT>alZCqY+mSXH7B0KIkmTN6NOpExi|8Xp7J#&lr#(j)2
zJZuFh#nxCeAA5HXa&N-tc&Wa$$Y)_34NKI58}os&q%&N$$}@Bk{3soDf#=q-q&3i<
z@XCBSqTWCcYyIjWf-|CG!HvC!V?Q$(+;KGvetf$y_Tj<ccU3L8sq2sQi(8&0l6C#@
zf#6Km^=}OZcSl`+YB2aW=$d_G(wcBjel6WDx6?=a$UpCwSF;v{HP;Xy)=tKf){&2}
zd$zk9**;k=X?&NV+bPGfD``KaE!T04#m;kMzuFr1XaAHS^OkXrM}G*Aa$#+IENRVm
z8@R_+2<PWIwLdzLv{!QLw4y)iNjcExAGl;7Ix@I1HUO*9|1H3s^p3tqzRk~a8kZA2
z;M=1ENptuu;&b%OpSv7)e#z4CO*+^2uM_1vk&e5!65pB}m>d9|sCOC}ZUXLG`oL|*
zb}^yo9PRhOT?u&HAL*kX9Ynb|hUL2ccpA&U2<0D;^3gR@{h_mQtf^bm3m+_R=C<+j
zrbkRF|6n41^J7m*<(Cr68}CXgZ`LAX{MaAQah7U?{~N*oyOQun%8y5WDTR7^0qQ-T
zSWi|DgSp#FP|nP+;{2F$*o2q(8z0w!#;<h2&wBCS;~=dc-lR^_ZxoQ$M>nY#|2+W+
zc;F|y)#-8$`{k%>=0Y0}D_0*h^O;Egc*2q5VngtM;FH43hVn_rgi9UrVAj<(9`sEf
znEx5Ux$&@Vwg2Z6<aZB}X1RmF^W`q(#$#tI)33}o`%!<HmiI2<GXdM(R}%4>WAMgf
z=lmW(`LB*A9NGyU$>(MG+ZoH(Lp4W`&u~$xUTYNF6`ngOCrV0h(kM24{BYmFA`am4
zTlmt_uU1>$!B*w%_~J%jymrCnnO3`uS8*92Sn#-exKM7-20($UyEyZ**6_GZl>a99
zFXx%3{;a)E*t@1r+W3^cPkZGIw|<!0gojp=<-Z9J8+o$)H{t1Uo(&*iZB#&_Q9<q^
z&(+M-P^w<`%Kqs}$uG1YZulO)Iq>TES`ivpoX<4sP(dqmI_KE~C*_t|EJ6;Gl)=fU
z{$lB252t!&oI^bs&t_UnjYjohkZU&|){^)sAJ1Q@wB2~E!gESnl`>JW01j&wWb%Pw
zZ4xpS7ja^!{J3C!5gax$IADplTBX#ipRQx`CSxRsan&zp7M5*7tKlz}LsJUwg=Ltl
z<)N*~5&F&I;yeU`>{c|8N8VheSzCtTVbx+AOdT}R8+#jguIb}f5GX&Y)QT$^9PJ>?
zFP8lko^OgVK2vOGaPqI!SB?8jO=VlQg_m~Fw-2uoCj+KgsHe41nS;kcEy%b2)~GMz
z<7@LW)~2Df9N%6mwoZ|<M4(A1%fwn4$>Kr?$cUf<hrcfB9W)8z$Dz-=1)NkVg^sV~
zvG+5sfR$~2tR0KN*&eP{D~rNc1BQZ3OK2d=_>i*>m#A0yD-t1UgDd#z1%-l^7$&k1
zEoF}6%@nK4#fMwauaib^3f&?sOZz0H&(`a-karLoD#6hf{c50aE11#0irGTjsQQP1
zxzfT~LuR>BMthIt&MiSF6@0WR>W^h23V-6hJA)afYU0a=l7|y>SKx{VWn@uRqiw*;
zTKIKzCIcUciXSh+q~aeSQ(3IEX>z2g_2q36RRrORtyX1z5e-9puN8}1-^0%uKMdqG
zG<-UmV<q}hqmo%%!Y^J3X@eV&j-EKrLVaF<mWTeYfi7^NGQZ%#_`W!WFy><yeg@64
zR4G;s-yVMS%4)Av#&0=P>Mf6FCu_%Xkm?9kBr&qUP5r_}kTO@9LtStwDJ?Yl%woOL
zd?-l54>xEoPTxPcu*_F67PajT4SmahwZ3e78?+jDlu@o}YNFqRklofV;oQ1n!MYAq
zTgA&0_;&?{oGlkny}*IOs}*tThjDyQ9#~KmE^^v0NDN&j4pR~H;E)sc5@FnQ2I@o;
z)LVgl4{>Jfpu~<JeHwhqc9sM=EP2)9EXF4B6!voLP)u8cM%s<GF(`kp79&Ef)PPf(
zR?zYm;aE)^tbSU~VaAf3^$Z+5jv=U7_D<o89Giw#*IF{YE%35GD1f?$6Dx&@8dOqm
z9-?Fw8CN`;LWBB^mPVnj4EnzyF0L5%60MBCf)S_emu(|aR;9@V4F!#<?U&jp?3cVo
zy<Qa$G))6--Lw|YdJb8a4&dctr7g|V?QC0g<)xKFc0+vz#+{!>=cREu$(rLtvyG4M
zF%u}tFh-Bk!Pc1Cw2R=xYmSly3|s|s&^12)@o)wdM?KH(9rAdBwEQ!!!Ex6)pqY{2
zB;^f99!r9IHnB-?4iPp9@`Bf#UK}3F8y?_={j6ccoN^n+<wRO1zs8ee-8fHpHF0wi
zYY58;lO}2oHVxre7NUBDm{2a8Gd*p2Mw|+mz62x*$FdAA_q<6#X-k3(kJuG0n`0cI
zVkFuF7xiSs=qZMtJ!}w8riTI=P|of%pd7JhKsgD|fO24+0p(md1IqDloYL7-+KilX
zn6Y!1ntSS*r^l1ge}Xf_!t=hWdNNlvI6{lZte6v`*sH;hAf-qiKR`-8k#SFYlAb<#
z9+RiXCP5YEY$J0vkb4f1XOaR!hAjG9d#Vq0j+h?36GUMRHUi`Sx)V)|T!XX_0`=J4
zcoZ^(Ly)JQX?kclO>qy*(loAL233$~PV@{?q-~;E+O`^`!#i+lL>M(r7D<yfQ1j%b
zY#WOie6*c%L45%wG877Hn6K}d2PQOPv+?D80s4W~YNjtCU}pJ}25i=Z=K0G+Jo(1U
z!$-|t8RAbAFuxHf7eJE&Rm*jg3Bcq52(lmy>V=<9nol;J1U{~M<^xDie#L2}z%LfD
zpI)NoYYKcC2>*9J-QyFJ`OJb(Oa^j3N`uP8b<lHT+{6iJ`stHI%y&tNpGHLzO*we5
z{kACl^2hl+M?alGG5e*7^U;a>J&1lGz%jYN?<)%YzCu#X@%?B3w6!?}-TitX+}Tga
zY}j^o#S3UsoqgSA|Fe@|OXx1_V2iZwUykf8_Dsy~_O&s)|CT*bAsEo@z{E|h^27Fp
zmDwVH7B1F6ZC7YL%*5DB;ioL|+um?mdMGuA2Uz^ic}75U!%tSSCk1`k)M#VoHfe7B
z4IC7~&tCF|U%uq+h`90uJ0U#fR?*JP<{+6@OIyIh<iawhva%J&b2qw31ic#F(@CF@
z$i#+pJQHJ=3_7b=`AJEiH0k0QBHxt!pBDad@_!PIOP=CsVsf1G%quE9vja8$KjicO
zLK8Dh-0{EFf>g-Ef8^o6<l!!PsE<7SM;`u5UXC4e$%DzM^0{UCj|T`&96i_fxlRB-
z&6?KZBijMN9_FsCWs}J#Y-ok8j9@N;howv(+m@~g9bK!%>6>vD<1w6cLL$zZ2|@q`
z;Ra|{o>_{d-!Y)!<41h~pjiSiziEgXUcFQ+@i+Dwm|=68%^%|nB4QZ%RXX`eIIcmd
bJIT*^p*?6Epgea3zuCecPr)2sy0ZTdXChkS

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-bonegreen-wireless.dts b/arch/arm/boot/dts/am335x-bonegreen-wireless.dts
index 7615327d906a..467475855fd5 100644
--- a/arch/arm/boot/dts/am335x-bonegreen-wireless.dts
+++ b/arch/arm/boot/dts/am335x-bonegreen-wireless.dts
@@ -13,6 +13,11 @@ / {
 	model = "TI AM335x BeagleBone Green Wireless";
 	compatible = "ti,am335x-bone-green-wireless", "ti,am335x-bone-green", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
 
+	chosen {
+		base_dtb = "am335x-bonegreen-wireless.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
+
 	wlan_en_reg: fixedregulator@2 {
 		compatible = "regulator-fixed";
 		regulator-name = "wlan-en-regulator";
diff --git a/arch/arm/boot/dts/am335x-bonegreen.dtb b/arch/arm/boot/dts/am335x-bonegreen.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..aa12e9edc5f50003eeedb0516a6dd5d9a6d33b73
GIT binary patch
literal 86288
zcmd6Q3z%eAUFWUto<}B`OivQznOI>G3CR>yUEMv808)8CCL};Z!uwHOU3I&=NL5#*
zs(PjeK|7czx}dWwD7v`xF1YHV5)lPl(8edSy3V>7SVbL#Rljw0v&PSl&Br(F@Ap6F
zfA6`sZ&g=UR}I|nJ9Yo(^?#qoJ@?#G=MP@|2QT%?Nze06c&QhC3HO^24kIuP*I}k_
z2pIiI+2}a#cM$GWkCy7w)3a-tg~p1XS!((IN<49)Rw_RbOVsGvnqVZp353fLNJHb#
zip6hn;?D$p{QkSsx4n$?)3^JjrJ8>`xJch6Tp-&^m6scBaKwu^UxM($Y@^)FR#!TH
ztK3*w@yngU%uG4QE8F&$>i$ZnkT=mzskP*HGWAAfwdNO2ni8#QsaD7lqrv$U-0yaj
zAUb$nrPG!Yrp(g;zv{JqCH=BeE1jQ7Pfg!CeeBk$*>paapR(n~a8H$L)l%D+s^s?$
z1b<L|7szilU$)E=--{65nt<<w$Q#O^%SJ`dm$u@%6Sx|E;F=QLF@z_n@Q^vRO(y~0
zZftWqczk;T&TZwT1Hc>NwkE!Z2f;U!jPEYsdv_oB5_MQQwgoBmNSyB-7$-Fo6<l$C
zU|^i$JP~CQC;jKcgW@cU|CCEB#<>;WM+U`Lf!Mih1mBI|?_+{5+7@Px)0il|+FmG3
z0Y*7q<bicQv27jbm=$ob&T|nyy-l4=bNOsxYI;k(&-PUh9RZ2qBE452{GQZ{_JOn#
z#nL`7-UnD8^gGLbYsK#rP_kA!?X#~W>HzooA>vkv$v6A1KTE*9U0VhYO4Y17{UCks
zulm51-0q?XrQa?$SKa=eV_DMJg=CCL%~f~&xRQybR{dzX(dzhXnbHX+7=0eV{cAeL
z<|SG5O#J@@JWQc(7{AB}E*npgF9wZ&hlMqMZM1&sx!%N&U2w`D2TZ(Lp8d)m1d+E|
zsri|9r_?cHRjS@xEiNI3d|s?`hydjZ%Q7XvcOPKRI~0Ef@Ee?X2dX-1<G7_Baq`{=
zn7pZs!c(K!%ydc%HOmC?a*p6NntrR)sje(#nhm&oJ99dp=~OdT{DA&Xqv&1)<%cvB
z?`$q3ZbZu?S<37OPakIF@K-*hX;&caBi@zY`?z=I%qP7o|3Kwq*-xPm@lPU<2CmfS
z@uM{0YnlA<S(1pf*MQDs<>pP4XI(>Q@^crw$=2iE;p@)Zbfv>N)HiJ!Zd>R?gmLO7
z%hR0><w@K6xNV_hrAe0O+CLIY^(oIcDUYiwj(&0>ofq*0x;paPoa*(ZE6Pwn2yo|f
znVsRj>J{tW;s3koUG<B^qkPcbutSt@;6839m&rQ0`G4JyY7XDsag*<L1m(N4+FEGD
zuq!WO*DbiOK6$~r>WfY9>JQ9WnvVZO_%^t0Pir}k;Ld&&Rb9Tj;|AY!&w%fhYNyr6
zn4XsQR6Kz#pZ`;ACXP<7IsQ5C>hpJc*L?6^o34CM7_@?0^wO-a7G^jRwuo){tB5et
z=VnlniG~jFq#m=dmD9U;4-$lPQ-(CZQt=m7m)g?x3%z!utT?1!N8jD3mztUC%3`a;
z98^MI$vg2LBw))-XKaSeBM)D3%97sSBX1u9;7~?9&LArIE+^2g)|=>^7wm{cI>41U
z9#I_T<4Qe&AHpJ6ZMs-5Rpr6S)=#lNd@Tz`rww*`jtpEZdo2MwX05GdYBQNL53Dxh
zT$!?I6uo%oCVoNo&P|HN`y}oYxL+f8{17knnR>F+^lBxqTFN2V2Pey4Px)@J@&P9>
z5k114=PjHDe8Iwo7IjZ~Ux$z)`^EZn!MG?=Od0W^U~Cp4Gxcf77Jf<PqR{dRp7%6n
zr1?XBF|MbcT&??cufiX>m@c}v^q9!Br^3_|_W80|&n#A3^)scG|2)68$Rbik`Mnu&
z<A?S^HYY`-%%Hvj6yh5O6IqM|ipfA1qrC!~Mfiy6Zuh*9B=yQL$vYCrn(BFf8Zd$}
zKq@+g&mmoO!Z{IrwSBf-&ak1*Xp9-A46*9mibB#R)c2Du|1?02_w+xG*KA+*D)3G`
zm%&_DSE_B!S}IJ$C3=hUD;+QMtd9gdYg!T>%V(c_QA*>Vq%S<^gMb;Ym@o7Pv|VaF
z&_SB0_=Aw<oyLSs(zFZV0$>Dz=Kv!JJP#N_;3i-Mf!6^e2z(AOg1{Sq5d?k|FoM9F
zfDr^f4;Vq<#{nY{PT_Vv0`Jtuvn@=m9zkH4afBlX0;d5Z2%H0qAaDUNg1~ct5d@wG
zj396mFoMAAfDr^f2N*%%4ZsKjUjU3C@Z*3H2zy9NBM^p%dN&~OPTSsuAZ5I7v$l{X
zW2t7VT(=KJ)G+!y9YZqAijN*F<Fv~(i!+VVCOvo2ip-C-!!(k#p7i&xM?6)oHOddj
zkgj=&IOBEs?1H)v6sPmYkDVxD$<thxud!!1aq!`Ji`6y1k`Zc*YPsil-ntVPzSyhL
z3k83xJe_}FSNPu%$4`9={?pY~r#N-eH2Gc7NZs)DIE@=4H1cK<CAS+IE63tAzAH+@
zK7Q<m#yi#uz-etGwt#&cUFGeg!ft51``6cFG}v0j9vwJTbtOQqKGMH0eL^0AUH&=d
z3GPa>Rx4uB!3X-n%*h<mc_q<s+as%GSS@s2se|^IB5sUD5{QR>j<Iv%9KxFrmJxS(
z!8|C=%Ua$_o5aUcP~OfhGs4GO-r*v|O+JX*rNwb8CU<>CL_Z;-C(+|O5z?zvPgg5`
zt1B(y*80Z*e`gpM`PXe6x3Sy9Jn<*aBjbF{8op+b72tJkJ}kZ-w)n|HoG;Rg^L0%4
zs+>U9NcsAb#ZMOEe7%v02r2PjE<DkFPjuzUnWr0{33^;3LodI57koC2a1``hUm_gk
zp-#6g%-F>{^@Txf#=2TR$(Mf4=97iEZqUXYzABZLFm<x49|?cv8OG>lrIFz>p6lr3
zrI(K03;lq=L;>Y2-{RM7`=O4=i|WYqG%DjDIwEeZpQNJ=n@<+vI^r|;7QWEHd-Xe4
zqmCV~7fa<%!|e%FX7)M6t$fK`!iiS^ldhKM^W~dun(<{k2sDks#F@jgk-5V#Z1#TG
z>lDKMAq}w^*DM^}kRLT#S0C!PFCuQ$O_I$%Z1c&2+Kez4AzYnZ!$bt5Gpy~J_FqPl
zmW$}?dS)c~_**lbv(1RBOZ{HH{%+{3iSU7tmgtRZ-BF%YZNgR}U;XNhxO?gC7i>OR
zP`yn+J@l_hCL)Bo0$=d;nIab%Ds`w1xgmbHE%xj4q@nyJ`8;^heBtRWh$r)8m{DAp
zf|sK5!g+gsroQ|(B;Xn)5AZL=FZ!S#h(5prOtbCWzF)f#ugZ~Nm$5I0`NGG%@`1I#
zCGdi1P=63xaNO-dU!JUOzR;&!qK9T{wcRdaRa4j~%uaV7FLeF1zPjcPSwdIaG4Zm`
zu(UWI+e3^l?UK^2*H?>+7|2gfb?xuikFh^V8YkKAI1ae7KZLkGf3hur{$&n7BKrc;
zMfOg$?zg6dh1t9r1yqNw4SLD_EXxDu;WA&wofr9fD#FtcTwUB0#)X#*;vp}2!%J>3
zULdFFgS6xPxIDz$L_Wg9wB@0U)PVO$AKyzK{qo?<DMSyX7V2Tf@Gv!)FZRoW)0YYl
zl?V^BmWR>W!toE`!H@88%<?c=Tfm3aM}>#Q2oJ}tKg=LCC^vL}h>u%K$^-U&G&)Pd
z!_4vSdg!O0aL0D`6HYsj=f<~(@`)anm51=z9nY}N<TWfG(MP{yhTCr?j2Y4%#zBMq
z9OoBLSAMF#?{l?9wBn0lY`F*@{pf@^wQfS+>3uEC7apq0!<kCQ_MFqEg@kze?K{!_
zq`zW6>GqwL9~nD{+ttBam40oe*y@xo$=Jz$$>o8Awe(fBndNrCK~N@QgJJoCGp30h
zY5@<^E(^-%Ks>m<kmQeX9_j%PGmB@2q=%jIz~>cfi<+wl^=a1^`?bYRd3dh!z!zJX
z+M<Whss66)v0eWVw?{+yC^y?@ic|Sn%&;A^?1~raQFWT+8}T+$i11QwcG|_(Vy6i8
z6lU{gSP$^IHtIFEKz}X$1<O0Sk$xhLG`Ef3ru3JZ)kdyZS)gGsapmLd>~tBqLHS5q
z=|x}X6*{l$)@QvS#4T;LiMa96az*R`4$Nq}a~?2n5*>gSk9u(CFro+Ir5<o?d6wrm
zFMQPNWm<xT)TXWt`fVo;?XiA*;z6aqw77<$3kE@G`&bsIQw(Mk^$Gfe%g;lIJMBYs
zb2OA!?83!*(TCwj8*Wct`dvpLZmZik?J=&$#M?_tc`<!RW3^Lkns)`qBYT%H7ud1C
za*j!x(zmH2XTC??_901m6}@mziRcC90VA@8K^rM2Nj}rBUWi-k(?*0fPQAqDWLtQ<
z4rL;|ZNpbTb0FeW9>^1k+IXUV+Li~)2i{*+u$!T}!gOA?uIRFZxRk@vStfYvYRd2#
zh|jjN6#|)zvMzN1yYS+)Sn(yk7gZl;zwiVLo6D^ye5@ipRhy}`@#OwMxznl@%(RX4
zE@vI^VRIN0nw)!)58l~!Y6v$W`~m{#d7B9IrT>k9c#3Ikk2&1QfYpQeD|O)NC5yP|
zr8XV1G*w2bDc6msH1f$4>5>L%QD4h8{&jorMSBWmEbTxWdD|hgUN_p5owRR2psepj
zV0-#B0(to|0(tp{z4zkbr6^-~z#KB*VoHZb(N#A-NCSMN(ztJ@=hG-7bYz_;gLR&O
zm`}U%>Ls(K<^3JXZAa@A$_OpaKQd<i5m2L{aP>or<(_8Cf@Y%sya@S5f8|O!ATlK)
z^+SXBx0C0)l?EC{M%F7sLNjG#;_8D|>Ry!Fjuz(<lt*OZaxps#`?&*Y(BFFW6-3Xj
zK=@&V?L+$p#&2=rz@>dfyq@$GXIR$mBn%|(!+vZFY#+P`e;nZk1o96;iFV|>TVu!R
zOsTOFkTWZSed#yY1lNnsT0qC_kc<#pFv9g=OYc!5OHY~3T3R9(UYXLA*tmdHBhNOr
z+>2s^*fL&EZ22}K6CP~0Z`kO^Z^^FoXT9|LJt!0SEqn&g<P<mf=!SK-k(XV}Ao9lR
ziM($oGUX#Ga^EtuQS_4edB_iB#@sPeo2Jb8Vi6g*`jDB+vxCSSuO~8dgHcNP7*J*^
zvzN^GAwQ5A`Yrp5t8Ki_s~7Mk6Y_ZVAvd>)3?g^Dp2+>ZMCS0~icVg(89z~C`~K<s
zP$rPO*{T=tDIDt&|MdjyyG~?b+j+aAeKa=G*#s6c<*8%zk8BRE4#s}OCRqK8Y<DA#
zbg@^jUcmQq0Cz)^Q~zyguA@*ub8*)+x!k%f&4*l?Q`oqSIImskmyaS5y8l)%8k`)5
zlJtE)%BY=12hlyj{DeoakT2SicIKlRL8hT$ZrNMRboM2Ej>RM}iC}CHrO(w~W(lnk
z(VqkQZuIf!7t-hZC6!<HapyJ048tSmSMc>F<Iq8qh;e`L8gmyp@N8!Gb&DeLV;`Wb
z-o`$PvidBB`eUC)oEMEt8?l_0{k%<Q9JFPPgmVkg748b_x)C~*)U|l`=*h|u3gEK1
z`n4BjqgYx`+U+|LPjSu3*<TAeow*w`nPBQ|LX<B8P9yMo6#{uq+xrae^dZLCal8dV
z<0O6;0(Fr_plm;gkU~f!T#Zme(0tA@*{^6m?MPah&ov-+v>K=1z7#>r^V$8CPW(E+
zEW`5D9j>vj;>YT7jL)NP-Z#U%ar%Mgkq7t+uZTV$L&7|Q#V7imMV$2*VtcE3VgOQ2
z`5pM^xjEE<PS3Fq;Qe*xE_8?Gqp)4zlOG3uUMiRPVHoe%|IVR`=qnZZ+S}lzt=KB%
zQ<i*YwbTlRrfCynfq;jx=Zt-st|C13vd1Y~W)Dnob>o2&=eoQo3)<Z{_Z?r4pzDc*
zxfaHYWiUw{zqzyKwbmp_>5b1+{Ke90t)t~&hw<AHc{YOT>3x8|AEAr=`QaIIP5B+z
z|54U~%#Tu;yq`07q1%W3#|P=7Tz~i^8Nj7-4(Jb*gCgLYvEUdA!KrK7W}OL{EQHI_
zOY}F*@8t_Gu{e@^0rk4t^hij1>^a`vXRO;e=4<2k@?;YpRgujhHQ-U&{=<l;I?Z;$
zF4idj>^p9-WuaH`dlWl1o1fy6qR5HcSiJvXzh-gB_lIgn_@2xiHJ`=UH)vV<q4b00
zWgc0=rCZ6nh5*`}($2*4p%bCQVu~9y$D6Od?{@FDJD4nZ;`)@nu6d@lu-fS~R-~Ae
zQy&lLC6s|ILX$Yie<JRdzqDE_VWXuPfUTTe{UQ~VH-ns(w|%(KVLM;1U~PtrZMawl
zbENV2ovu{c#Y$6@X4855u!YGl_4^2d$Q{xWOfD_eVL&U7O1M~t{zqCx=bKL89>;g$
z*PgOv7(efP*UIF-vw6J5d4lfZJPAdYC)IPn(=;mKa^;uL08Fx^C-Zgq-E0A@$6GJH
zegFkxx)Q1`UxXPT!}xlw(y(TcH1u)MRkd;SG@jm%(m*JPOKHdTz&S>Y-i(%qEHak!
z?$WcSku<h*vCZ`9>C&nh2)faF*H&7b0tg<ZMZ37PtjZ;AztWmIeM0N8xFZvM;+ba(
z76)*`Cn9n2#~(s|Oy*-qitquONB9t>*fjP1B4uVpT-{{;VdRmPhSUO1DOzZhT9u;j
zH(QN*VOBav)|bA$)T#TmqxqR~epZ;WxK%%MPQ2H%2+E7B{|e<Dnw3(gWM{L6XXsSt
zYixq51F8FN#FcNo$L47~{e{(}p7vpU1nBln=p@RbZ#mC8;PE`;l#TL3ug)_B5^ymc
zWx75uxMQzAQ?L%@-^tkfG?agW1PyOwi{XO3W2|bIOBFp4%J6j<nZdm5WX6<W8ZPqS
z=$5!7jeI=@m<d+q#Ai+L6U@J)k)Ztb2qzJEu`XmEzj?8`*vMgr{i5jxRCe~e??E8n
zxJh~R4KaS1U~HU%aD;9B@h1UmpB$@aO9o}dSAN9e>Eb8y6|>^+$4`vz#3cj&pze0^
z?Qm#Q;?Y134c=56OI|s0Wn@vlFwf2)EB@)E=*F>WTI<n&w`q$LoXe0Z^-G_%zJ{2W
z=8x68=<-JqPc^G6*y0c@zA~SSFdowR$}iK#u`Kq$7Uo&LcpGEqXz>YMO003t-_uT<
z{`7q|j>=u<c{hZ0gvT`EDXbc{iunGzU2I!53LU@`uR%WNS-dzGdmRFOp75IxcoCjQ
z&~(eA;D0sJ#ZpEOMa&{|MZk7A6FRUj>7?F;vX*}8-65<p3%(;;@#VYWTeCR8PwMR<
z9KpxQsLLN8%3KC1i}KgBIB-jK@S~S2@3WEU;?vjl5Lt?|Ec`~~{kTQIG#3YLBsgTx
zkn<2`%YDGsr@mER*8sLx3j7A?^k;je(h7lp(y&+RCWVlG6tLptUEvuAKH<PGaNt4+
zN94I3>7hLB8U{?H7@1vJ(ny0Zr6`NSltp36qA>3YQx=6Oi^7yeValN}Wl@;2C`?%t
zE`)GImOGFxvQ$c^(SobRdZpSZZnY8k78{>JdDY>)fF}`nx%R#j@vS(cdUEllQJ#7t
zJ_|?iy%_0&&$c;iEt-nAk^3!w^C(N5u?>F%!Sd>T-GTqvfgcay)Pw^A4C=bFQP(an
zKKD7r+W(s2#ap*HSpH!L1}L~wxGPP<`<?VF9GE($94vE<14D;FI(<pYxcuIVbm5mB
zfzz|FjM`uhFm(p}Dd<u7AT1XUaTAZ=!XSj_i<QL!Q%$+62ylXhhsW4)HG+q-*=IL`
zio56d1Rc2Jky}stPR@l>I7ctDRIgSu*yKgTxXAZY3507?TS~Ev<!LYFryZ=k6K@4f
zIbHc*V$%jaOW+*pr=TBhN0ZOL@!}mxN~7=nR+B)(`M`|`--YlTgqsj7uVW7ZX1<M!
z&I@5&^oIGYu_I<oMa;vv#T!XlC&J6s%rNH~^!!eeIF*Oj19tpptP+h25C0lz;!71A
z(I}hDk$_8a=-M9RqvGKNa0fidMssp-X?fs0M|h~0OYLT;h)b!5e-q&$RK%s^;m4GR
zb{!p6%U`VdYoRtStxevWz)Pr=OUnzNm&8BX%cXCXK7L$zDEaMg6%Rk5JhWEiLmfmf
zX<zYvrSC7dnrG^{Vu!oEan7_ql{<Efvw~!P^cl6+w}sDj>azdlW!oP6@4f6lZCv`!
z=OZpYVR)GuB`;1tp2!R5m<})bQSw4Mz4Y=z%L~g1PneA0B*I$ZnA!5kx-zclykISZ
zFTXPK*lJD$M*&<chjCWqO&fUcDcp6Az%lqq%qWVi>76M(;NvtrT&|5?j=1n(&weXb
zn`NB$t6M;&EXQeQjv_nq@Q9C+%rN-u9Odd85NA*tj{znP8=qJOe6x+C&cycuz6If^
zO#|=ZJ3ooI@KvdoGA-=9_FIKTdr}N>aZVZVw3hK%tlVm}+Y6-@vslLRbm$!5f=vVd
ziAOA~JTX7*<o`6_>%+M4GmW^h70+nuzQ_5eY&n*d^3lBu(_F|wmhi{9Fl7kV`*=Dm
zzQWZsEk{`|%9&rZ?fB#*;=FT?4S56?+OM<r2aIiG*gTZs{(*7I%YgZ6;(8#<eIEJR
zmN>7a?YUpzcMy14o$Y9Cka(UjwaGez;K6O;=N<Sn76u=pbM941iAKx>p0p{mV|U5T
zOw~nN=3ASy6wrkH(hu*jaoi?8=j2hwj1!Nodro{Ynm_Tkh&%I0;q?PZ>t=J^Fr)m%
z?F(FqYnT*(KBD$uoNYzpj$Y|gqSqv!(+xAEPg#|I@BJ#{b1Vu!n<HZ0cj#}y`)brr
z^f&SYnY#Mi7svoETW(OFqZ||g=V?}OcsL=0(|s2_ok6C_5_*mwNnPcEe)L9LAH0k0
z*<W<Cy>1p_ed1Kz6J**DY~KVL;W5efx)EfA^w0I8?>qh7wJ50aoA(=7h2@E{n#g=y
z<dp)U&$~dI!1pe!$vx1S)7K#bm#x#)&$KUlo+%#Gp$%j0z27!>0Z2seDZDCl{fcYE
z6v^&4K`vvJ(uwID_XIPytB=7)<o(7yD08nZ2O`oBa~yaIf?ihU)V2OvhnvMcoR2Ga
z6kr~%39e-jR$u*hfV=proQsF-fH&7H#Ibu{1sCK5m+~M!8$H+89`-E7gcltrsZVpR
zFFqiOt=^Eo9Kyv@Qg6R^N}3z*w9y3aru#Z2QwPS0R+wR3^o#K`eygQC&iduRkIU+?
zr*D9?8Rvutl0`UW?_L@(g0PbVj6j$RHVj??cN+-fvNWZS`5@xh+hqPEhE;Jf|8fGc
zg{(e!9ebDZ%KD~j+V9-KnAMvZa*giHw2N*?y-|Ov!*#$6tar`^z^Qo?n4W5yKzJ-|
zg1|Yz2m%)XBM3YP7(w6-zz70A3K)U#___&H?)ZiYOivX|5O@wSf|TDx83ZYR0Wbp7
zDGr0cj3Wq~28<wZ4lshi1;7Xb&jCgdcpfl<z)ipi0<Qx`5cnKm1c5gJBM5vRFaqH{
zxG|8=JvK0XFOnDpW*mXAnl6PXTB!u49{|k2bb5+-3)1N!3@kHl1L27c69j$~FaqH#
z)=d!j9AE^2HvuCEd>$}@z#D)O1b!4S0^pb6mm$H|WADY;2e6=UN$G~)7kTTzI!V-H
z2r>HncNJlPS{e;~`e=9hJlqrcBb1+Qvn%~P&tX;i{m&W4<iO+!Z!CR3D)at2xf?n9
zct(-;A=Ehxv+Y=(MY$OSUaW%_Jm6S9mPU1u1cFPrfAnt9Bj0GTiSvJSw80(*83R%F
zdIXtA*}CWrw(KFL9=IO2fk59*@NYQ;7g<7o2lg$@p$_a?u=XvC+P){qB(7cBw*VBE
z+`cche4{7txj*<il;cI)@>!b~<xR3J`l7CT405)f+W+4p-p&5}&n0B<)czZ+vmawI
zmC5@#xf?uvwC`Q*4`zEOU0%ENhYg?*RF`Uh@LiVYZf#v{_8(BLi_PS(bCA75n^9A2
zv*RfW%)3tJnA4BVSdIbDP>Fpqcu#zWr@csv7wc2T0iU&q!q_YPJ1xO^h&gz=GW)sf
zWn?o&=_StBHJ{@;pO0{XwV;kXf87?w_ppDYO(;VSw;OS1TNQ>ZEPL53Ebo{td^PU8
zSQq8lSLd+dKj(GUrf`?7r_9^VFFu4a-TXo)OT;t4Gxj>F(J$7i1P04b;xl$PAJFG(
z3WRY>F5=m#%~4m^3fECR9hoyCAtmo03owJ>Q^zj*Y$&;z(keEGutcDDwX?zJ6@onY
zK<Y{Ei^k4QEzh*a5Sc@GB?9GOU)+p+tI^G7kRk99`WWp-e?j@ckCOU!>Wbs`hiy65
zi_J@?`R{{B7M=#M^(O1W)|<35!)|TOH40w4wDl%Xz%~UuA0Sx!?B3QPF7nsQ)~`bT
zeF(d;HJ`N9)_l?;toY*J`9Sw#>z}dZ5^Nn=kCFMG`>tT7*Si8*miC>HK8p7p_WAO}
zNZ!$BCHDEu(>Bk3{uBZ)rc<`T`g!3SBn=*-`gsTbjD=Nq{}J){`vIw}Yj0~-N46f@
zVz>VOP6s#pl)Mv<$s+FqoczT10Y8iSv}uxE-Dj&E+BFT7v}>Aj@;++2?xuayKb|1N
z;1fS$nqk@N#XzXO#y<1s5W4BxeU{&$z6(H0Jr}IL3!~Qe90}r5*<!wzIG;(`@{Ya>
zNE)iX-(+dvw&w;5Ydd5c?WTKo9b<>Op9fm%e%|VSe$=}EI0@p~rS9i}VyL=*v*ii5
zExP|tNbIJ2cV4(d-LC^Jb-!+PzdmZ+f06`o?NayaKrvL^zs2%|+ZNq_1c}{r?>=Ae
zQ1=@^OWki+-EWLq_Z<6p?Nav}KrvL^7cEb?ZPEQNAhDb7-8r&8AB1}>+?8Y_GoM#3
zdJ~(tQSX~p@1NbN-uIzCb%^?1=S=7`BhSiw-XV{iLv;{%Da_|c;={bs%%=uEpFw0Z
zw%NgX3<dDYy$@*wy*P(TBk=wP1jr+Cj6IwWiUXu^r_Xa;i}{oR*U-;HSO8M>S<V4o
zLn1cBo}1+VxR52~$-C<X#L?|pj{H*=9b*~4#fgVw?jEEXRgs4nefh6079g$ueRA*E
zH&A}U+iTZu_U?G?Mtu@|Ci*1giTESsQGcYYyi~`7%|-B}tNjALK`>A52InE>=v+P1
zt}K_UOc8px?crJiX{T|!5qG|dWn0yY@uzD9cb4t;T>TjG3bqXGZ=VCCO|TxUw`GkM
z^6xo?JnDgEP_OIS>x?Y}{q5ni<SYUucl>4#_l+DwATHpP=f7VB+{I_*Jvg$ZeE&Wp
z-VOZwr7iNl!+vbwePZml4E0dP!F+~Ts5$)lwa7PySg#CyCZ9nr6AV4pvUW{t8ud)u
zs||a!bFs%Sp==j>a7fQ7UXjy2k84^F+<o>TTtP5$C-fm@cRshp9}@mQmd<_AyJDUE
zP2kSBqld)xJ><(-L+ZEP`VF_A_!0@=QokO|=EA46#}p2btt~Xx+`i&42|(X=o!1m#
z8ZO&5)%H|fzzc2vvM|1939!lrS@*ONSDi5a2;#J@%EEC)`g^-S7E#H=Z4dW)vmDzz
z=i%<9>A&hEGR?(%6mj*nBzwDa$SwBndd}1p8zc#PZy0-DvD5iu@Q$XN?dc<*2MyJu
z>kD5Xaa=0rfWEK+6vh{@pufT`x7Hbmm;G7j3(IG;2$Pvl`^Ecr+IAD^$}{59-am>o
zwLxsmF1zzc;vD{*;fhUQ6*&VQbdQgG@tq@8k%{Yx1MKrjEkn*Hy#1RPIT1)}|9QX&
z0$%`(An@aW5eQ$liIEjSV3d720^tMm*qM$Xa1$_s!0Uh!1U?5CLEsI*2m(I}7(w7o
zzz71L2aF)_1;7XbKMojyFs0|NI$96jCcP=sslR6-cxk{F03#6Q&Q4h!Cya0{f~2nl
zMqu58=Kv!JE!<?sJ<<;#JOe?}(|{2K&H+XcxBwVI;5onugu!8SzxRpJ`w(qwXeaa`
zC*1v)qw(SW7kbb?>B`@KA4dOUJHBj_O6C2W+)Z1+9Kad7lJ~mnychKo=e@Rn>e`Rd
z%Xryx1FmO_9L6s$(K%GtS)P;Tv#@{H`Rnme*0JY!sUO&|akM<=94fAQhdSZd_$WfE
zTx$CEIF?*tmQ!KT8(X2b&3P>M+p_47d(M%xzy4*EGxWlvSZE{qw(axTNd$Hyj~_z_
z`d5e7slx26mhFevSBH4};`LWhey6;CybG`Sf;rBHvi8I4Yj()%uMWWLuXW*dx-d(3
z>e~liYs>cQ1D`<oo$B?IsG~lh_gG&Yncw%{R~-Om&bJQOXY>O*enzKF8PMk>_EpeJ
z*M3T$hgqL(WU%>`$YA=ZOSHe@9ad)W+;xA&%_zg`dW2g9GVoCc&RCf8Lx6$zS9}Wf
zyZMFtzHT&Q=z+9h-|!IkOZWZNi0Bu3(RbhB?4VuD&jBgg#XS3X-d`to<LiBl;a)#u
zIND6GUiAXt=e5hWFb@>AE%>c!siu#if>&mhx@I-Rvqb6B<h#cjf;_MMI?8nO)1K=C
zU7r^ZtXn&+TRW|f+D-+?z-yOwS_g_tZYTCP{n+V0qg*#T4fb4rV8hyJ!`f+M)OLah
za_!Pi8$fc&?eshl?Z-}^M!9Zw8tmESz$Q?#zuTnHxL@-3NNZ#OR~CWr@ZKYdY{r&5
zc#o8WioXax(g?hsjX<8#_Wm;5Irn3n<I4#I&PZrKTtk0vlm=4uX+9r(hD2<LkG<~m
z^A5(o3qVKPU$8##m1`t!=niY_i_Z(6=8T1JCj+?X1B8d@0~dg9$38F@^MTue1kb2q
zbKVyaXoEBY$NhT{G|uOp_aLMY(g@I>S3%%hXjDG(-4-`=EaUEPAWnW5Vm`vNw&CK2
zm(k46@Dwi6C(@6sQ*QCmg!cmE5$^>y)3~$UX<Km5hJ=BGdDXj6h8No<%c8z{&S->Z
zV-nA^5NIQdugiPVD>hLijlgHP6`fqMjyP2~x2hD8&vKTgKHsM`jkeML!qSX9|6p#o
z=f9#b-ox#^la+93xyJy{*!XsHuHQttF1F|St%2?P*Zo0JKtH;FH)!)ZiD31x3*ECN
z4OjQd7j5A_d&YI|_=UWW;{pNY*-rPHDAP^%gUxpjzVjQvIpH0Ai2la=4*TX^y&w5B
zX!24&bah65=&ubOTt`u9E~x?Esbj1N_NY_8ysk$eU%Ytl^)8)!vW)3V09byQmbCT=
z*&^@1QLpP-<gLI#JgjpHchazN>5D&$xcUU|!FSPoP&ds{%Cpzp={u7MKKbHCn)kr?
zz;_D%W%t1fF4_$tXYXu}IRvpM3WxyAD*#52^f|x?0$%`(An@aW5eTQ&J#Pwu^-`OF
z5hNWq?xY}{6v7mOq|X6H5O^Lig1}9{2m<E-BM4joj6j%L$|DGjcpgFEG++dQQBTe@
zV)+7K1WBI*j6fJ1Mc<d?m_}Ro)0Yx~UGtT3jO~Yk_0g|5?+B29i|MGd=Px9N0=QEW
zrrW&4^*83BKMTgg4<OEq>7W<s_ej6LHcSjw2R=^fYPWSLR9=F84mk5b3a|ocI&Dr6
zSU!5v?bgpyt|y4tTw)WIi*w`OLP+^oG%w(Vq%Fk!>j;NqHA`p|>`GKhTU>ko9x=iU
zmVc_>TSu^EM8D5<;<3I_#*Oc^`RtpTBx9K(j&3s2MwI2Z5oqsJxv{#!1Er=;NNv_V
zgrEY<VqeLFev>H?e%BFaNa7dIE2(R_$x!|#7=@g2oNK(o#<%0~cTi4vgvAT!&kz-Q
z&nDpLTTXY=1ZvzQu$1zbq;sMUWPlw+=g&u)>RsfJGvhpa+NQy`9pAqT97L`m)~<C4
zRe0M$+fD-|+gKWbcc~9vM%K39OM<x6#xWo4*~Xl<lm?1P;z@lQx9#5({=R+MHlJ0g
z_n>Xduoc)m@f&&ggtYD7M?L!9x1w#o&houo8~L2_cnRC~3qW(XZTk-_-(A|azMj}=
z+b#et+jQYlwe1ZO#I?(|T>y%2`?mdgF!}8?Zokm#J!so9eeADo{}<H#R<-TdTfVnz
z+kdD$Uc$Cbo$j`6|B>apOWW4v&z-jI3qZ@Zec^s{m-^6Q;<$}*GjUFi^u+l%$63xH
zxJIYfF5C14;4y8whX3iZGjZZPOagY^g=to&%6z8bV!ksMm-@;F=X^KVGTZqM*QmPa
zUv>c^J6Zn;@ASyTMKAT87jU1z{cCa$+F7FhVW-HRU&s{EJ7rRxbByMA$4g}$Y>p(;
z|1|NWa8|ND{1B(CQbFftuP-uL2p97leWx`I{L8aJ!<J#3^Zh?Y=%&}vpUIiZfxP&H
z^j*>C+$r}=PRc|d<KqKC%Gtwbdd@+yu4A9)^vpBzkeUa|uDrPGXv5@%K4YFOxi;Yy
z5X2q{&j!?0VBcZsBBW0Xbd^7H*41d_A4~V5uM;Ts?-9sfaOqPU45{e3i^uuCQy=ol
z%QF$2z7PK{zIY~SJq<qRUA$|PrT2SxZBm82)8Eh(ja~U%`6Si|Y9*YhDAqRVEYR0_
z3Gqvp5!915ejfFM^*;yiAZve+IrRkuXFbHoV!9o|l!<|CZ`#24c^e2{uz~R7HUK8`
zA^>3<h%2>Wg20agMj$*^FhSrszz71*14a<I2^fJeEyf@);|Kz;14a<|9AE^2Hvl6D
z{3u`qfiD0?5cqMx2m)^cMj%Y_83djOj396mFoM7Zzz71*0Y)G^wr+yJ=Kv!R9#5Mf
za1Jnnz~=!Y5T39>V3eOg5I6@IfpDr|g1~ct5eNf{_QCpke}w&x_=wP!_7<fdnOlvf
z-w|KzMn5vQ7!7^(cUXC={=emCEV}z}MkN0R#O|j5$QgX2p+8pWMc>`mHzNA;z37jA
z-od`6tNtVBsf|W{?T-`ve_9tsS!zV|)4k*$z5aFFNtS=~?QeXem;5>aj8OlZz3A%z
zFhcqldeG;zGl%>Uj(<8wNVNaV=>1>k2g&qDKkuF>^wR(6`(K@x8TmN|%QzgJ_se$=
z?!5n6l#9*#OYKg4=5PE)=Ke2b1$1FAm2Ql8j(K8y`u48p{=_d+2}2WzW$ypqn5^GR
ziYJ@=0q6eS!$8;H+@Inxc<Z>^zyxZ8fm-JGg!)Zk8ZZNU`I~HD`5a&drk}9EAdbyd
zov%TSjB2CcT$7pZ|D_-{@+PkW0T^ZSDpKQ}24bL%u&2&h8%q494y8<4)Q_y!+5T(G
znh|g(ez)=>;JHSy8GI-=;5&4vP;3AMerMTlt@!!}ALQw&%++_MYZ?BlE2DB}mgQU4
z5(|jmX4AM%DQjBgW~YrbUMvef_xua))Sr#--D6Z3#IatOMs^UVotU8Ip9?tU#A$tA
zn*YLei3ahPAxa#~r?hsz16iOwiAu}%e2zw4StGj%<;la%2)Ed};W`NttUfJ2sh>u|
zUIfM=>y|Sz;5Xqup75_zm8bFBQIA38dkf$@!nm~KKS4aj|8wOY1FI00S0AUrGR&v-
z-2Z<?8D1=_>yv}}mg0ep_bz*fZZ9B#c&TXUoT?9WJ*Xb;v^YtFdU$ad7d`xU5>Y?S
z;E%fsMj7M-b=3B%OQ~}g(%IWEq}sL8X<v5@82(|qy$>Q!FRQD)??A#!5Ga)EkMBgB
zI4#Y+@4;V|BC2tri8T_J9_G<3(H}kG)0Txyg6~fe4`n!0?Ua|T<Ob)BL>_I&nYI+u
z=B!Z`G<B@q7%lL}%I)^=K|1;1`vfLfxp&kbvA)|*(0?SptA-PGZG%q%>1J!K*jaA*
z?PZ({j01wbdetllJA83no9`AJKWVgVFJ*a8><3WAOEponFhx-16rWQ2(^r0+WlRw%
zvqS$8dwvo4#m+*{yy#Qj*ncsP@qnHw5~TI=SHWxRtN(n-;*`8y_9KJ(0$5O;Zrgt-
z-~Yq%o!UCih(F$DaiYITUF(#goEqZu1U}Q*<|zEI9k7)Q<K03yPUsxR+Bv$e#cBN|
z;2{mcL^|VZQ68L~o5n6|->Qd9v$cx<$8)q|%AkFsJ>=(EbOLwSN%~#-D%!L&KVpf%
z-tz8@I%hfPC^9#qoosq!e&nQ!txutxUMx=^ao?*!(!JbwcsGK!SEhZa)$YjOJ0jiI
zOKksIC$u3sHu__|Zhe;e>Yt&E`W)}EcLxiym}ec2_^v~shQt4C!XevGdhD-?glEzF
zJ=fexwB9|}P!&|Y<e`s9J&BhFcy%Dxj%2(?W|`}(XzNM;^yi2V^SNOj=<wV?zLj^1
zq#+HMf$@S3lyA-kkrgm6mdV*bm<G}iU%zHKk&6XfZ{Eh9J^kYbBMUL|A`fmzBhJ9I
zZtad)L+2~>ThUKIUwzW}V{5gEe?T+;rdsn`g_#p>XGFamB6Fc%;z_v76yX=Qv2R)!
zMj5B~XuF|~FP=){*U0Yr6U#`Oi1tA<{O>*O30XeU2g%EA*J`28F0zs1qGKo>_uCxm
zg1Got{C)&pTF&h=Sii4#YeJ7w05SeZRVQD>iTS<gi+`{>o#`~oWhOYhO3c({dGsTx
zC#7&viwbY#ne!Ih<^4YKvix&!YifB|!!vLl|M1qbaJdYaS-e;Wa!s7Wz2L+j0Zbb(
zAEVRWkK%q0!ajt15io|zIbgU+8Q630CjryOn0qN+=^w5~Jn*ZyO=W=1p@gZ^k4@>U
z7w=wY6>kD}#?`i>ua<w>(*YWJR>sJl43rPX73PEgU_4Q|UB5sPxh$^8Skk{=tOEzR
z-QF*3Gg95!XBAUdd7%B92#lj0s@*#Y_7ywOeqHTg8W&3J)DGvQ&cxm4E{Pq!B-8?%
z4rmARY;?I@`|Q^aoMZQE2ezNCb}*}lA|>(l-ySxk&cxjtm&6WV7HYe-19={<9a_NH
zuN}A+)XfgZPXw=X1>Y7sB<vMKKZ$)C51BJ&?|LXj$tG}TpQ!y)AM1hxe-FpU%%Rxj
zu7`lh7-rD#;UKS!Ph4}NJ!HHmR*RQu=&KW->sgo2<&>qXedKLR4kZl!E%r(HPM7w$
zcvpc{V3)#<+6nn(z?cw>8yuy{AJc(57(d)}TSw*>w2xj)r<?=LFN_T9#HDzsufIS@
z@t^Iv)HM|>BT1R7SlG_fX4f*d6cY^&YoDtTCHnzh{@=Y5-+LaBmxuWiZ)GMfmycH<
zPQ8$q0v}{p02j;Xe6dar%)?BO2OV;p)8@h`(MUbKgTVg^l|4HdWpY51;~?cDe#kN2
zM7h%otFqM0G}PVuWlVsoO)P1bYDfv{?)@5I3T*k``!9e=*v9v9o&%c)am;N}{~X3;
z-H-C3JkN%dZ$Re|*Nd<y6nDZRkcCNu7t`SjauFs?UWD<yCKqAOy?7C(y?7BuJCcj=
z0SAWMaxtAU@FILrAOp*M)TT3;ys`}M3X3gmI(gP~@~kj<R+v01Or8}c&kB=gg~_wR
z<XK_ztT1_2m^>3EFAw8(GynIiwU$SiMwmgEML33V9N`4QNd$a&i68lwFczI+*(nyD
znw5VK>i|Os7&^ev0fr7Rbbz4)3>{#=Ka9!Wj7<?@QDDFi3j>4YXA)+5Hem8cpL`_(
zFY*d~Nx$}&fJLW4Tg8zFEQE{Y`fRJ*PDnBV?m^n>t59Eg;rDwkAAPh{J`T|hIP?*X
z@UmT7WhX;95u~kZJ^0YxFE2OnYSdg-XG3YDloR+OZB*n#I{h7XlZ)_S2Nqi(&UEt4
zi!eJWUWCyn$VFJjA>0Ye`!WktLA;p$bb$;kZ!~SX><_gt70Zj|Ifn8gOrEtJOgb=m
z)^zf$uy*LIOP)2IJS$9|6(-LLlV^p=v%=(AVRb^{C(oKro(a>2-)?PG+u>h<H}QQu
zi@U2F?mi0f1syj};+<!+Ix~fOyeL~5fot%%XpXeK=j^?JJA;%x0+l?uR9p3R6vL8=
z*Df#nl~qCyuKKHfeW}IbQl5NrY$Fe(h4wMtl=_I^Vj9X!Jc2vru<?Dz0CT-i<98ZU
zXk7Xr+KY8W{&uTWFU;iJMPAmGv7}zFHZm-L1YAsKKYmdbHE3azhQ8Xo3yP(KzrZgn
zKaq1xDC7H3<^n>hS%(=azL2wvCQ46Mb}Sc~=ICAc0*ZaMod<m_#~+aqxOu{<!5w`s
zDq|^ZtWrAoX;X#(f6>CqH|qv^^y}5d!i?GWO%K3DT-uK^Tjo5o`5;epc`u?yl~Nvd
zPJM-irIf)zdh`V!!Sa{-N5GViIGBcO;xqUmto(fiu*koJSy4g$wnLZDq@41`sTjV~
zW+~J#IE0TNC7`jdV)KP}I+F4GfG+veGVqJwT#Okh8sO%*jhAxfvOMoQgD7Rv`1b=Q
z|28hZ<i>A79#zMDTwB%~wJh_#iXV$-><K2=_;$}Be{IXg-VM!8JG)4TSNd=I5xzUg
za6NK5(_Tiyu}LUl=(AtFc;BR0d;)hm81L+#VK?Csa~$XWNb>#>(qw>+6Q4bRD{;Tb
zOHt?T2)wL5273;<Pnw4OC?2-uuOg%<xzmPao(V;mZ;(VSBro*Ek0d5033#F(vD>jS
z27YvdDJ$v7qaR5M%fV;2?5Thrq>uR;@@aF1Ew(gG138A?cMx!G+3k7%zBz9lMJI57
z*xuj8I|BLHi5;QHL^~1>@O8Ci6ZyPsxdClCM-*FZ`9G1ED*3@-8l)l54}mR_$(p#B
z=h)KQuxa33`mQA#hyMq*)aRS)kq6t!MLbB~@;~goZ2LE;)6KT>XF+ymOWa#*+ik7j
zHD+j^z@3Uwo1(vP+9on^5ii<d;@UvB_K9>^7q|~~iJKSkP+zfifqiUO_uG8vSl(SS
z&Wm-JHt@U4*8qX^Mve~ae!bB;TQJM>MtP*ezWJX_9-x4>cX1sN@g9RCRr4z`zX<m=
z*?N#u_A|ZO#$~?2a}YCOW#TcTrJ;pBcJGfb_@$+qztC9mZ(VBn{>rV(eyP<#Y6qB1
zIog7FDcVz*h>QG##=Z|li>uD}eX6l2L$34>pgS$KOg;Ea0$m&yl{1Bi+odT!hBT(b
zZ})vDEZUXcj6o&&$@Es+Evt+;J$=>)=#`tRmbI?*X8WOMl@O=LF^pG05AwP5V%RpK
zPtoaOb<MA|{H4`esnci)d#o>R6C`J(l;TETGycBQK;EttgA7ZT{_{yM|Aq}Gem)wP
ze*YNqg?_QvK3iXC)Y?T(<Aitk)4t!&LRsx>wNk^>vs3E$?JQod7ncCBn3Tga?Y{Hb
zMzfjeloo1XI&J$`*+#i3B}1HFWm-16G1$%w1DrRb?%#JWm$iS9BfI!)_a(gChI&u*
zsHa<a&AZxc^o?6C+iaC}WH$Vs0=}>B7GJi^f0dCYPn)9c?VlJDPN06EIGsO!>_oBr
zfTL&9I6O=mt@3pKfhdjFgT{5kqH(&~>J+C=8oO+zlN~A@`5X#!{jGEg!=+;%Dz?&j
z<#6fPVLVC)&wKk9hDE0XN2{&`1n9@Ke{ER!E6rN1SZ=g@kSJg~gX7Du1D&(Or?Zx~
z(omK+fyNIFpGJK~#0k&-BAuTc0i9VxM}|q2=jTU2=a|r`oS=C~hqn3DQ0Z`Zp$nV{
zXuJ_Les}0J>NJ00rX*wnS-vn-I+aRGh@1@ULRl^horcO{T8-NO|BQl8rFz<JH|PT{
z8y_y6YP)HaW-Md;4DIH!$>Gyc#Rc|(KVOy}DjmFBGyYuGHUl5H?C8*Gs3<~4{29<?
z&mRRH_`pn&Gq6e>qERfNM;pCnWb_On`ZmV3%icOHI-Eb{XX?vu6EQ>%%$+Xl3=u!n
zwPo%!2O19zi$-m_xCA-W4)m{~jb*Zbxrhn7kSNSfhkeZbp!5D=$xyGa7I6w>;Ur!f
z;-Z~j3;Y|y!r!UZ{nnI_n9YZMK52Yps5J71MlMR@*M>@C+R_NyI_3E6P-)B<8ge9W
zXpcV}Dveo7BdV(}4wc3+OCzeQzaA=$<JKPHx`FTh!?0-JU3jCjBs6A@hjP3bHXqir
zX*QgHW6tUf^0qBvTs&}aSn^bT-{+H&NaP3Y9sTZsXAFzRnM%jD_G#l?#)r{o9XK*9
z8nu~Xt5c5jy%?Jg4DDI9HnZFgup9ng3H&FA#{aa7Ui_B)-##?_GmB?p{1gAZ!^4l|
zDjoTZeqICoLz{!}Wfi6eXbn2e5glR9d!RBb8Ti3zaVkHH8Hgi_(0L2!tPYh9KkO>D
z7CS|VRhX3%({204qThiZ92PCEQ|F461uCz;y2k16>~z>~v7P_auxR0oM9~{4nBLd;
z0p?c+J~S*ESYoBdpenHobv3j(!_wj!x<M!kq3vS{goX)qg}K~;-x!u0hL$>Xgbv1%
z1AjCuI;Pz;Ry)O}S<gAHOSGat%Ji4Rq6M{qP~JAuf>IiXtuQA#FtjmP>A*fNjhBPQ
zkjCH&-v3rt?294tk9X0RAK0~?@cfwx7qyA^4ZyqmwPD4Zt<BWh8K{S!1{QR%B^~sW
zm+yXkIHWTjl9?(4KQGe3+~o3`ho+}&Z90%9AIweQvzN~fkp@QgfXbBZh$##DmdkfP
z{suaer?(8A-U4ENIM<#Bt^0>3lN_C3MzVmKJS<W!`rPvHXz^s+fXI}c;E@hx+WnXr
z=nrn4k=22a*i0E@#P41PTDu=JxsJjH8r=&{KlssI>&wB7W|}ck+fu{lc+&ddaA{3v
zN{tmqXH=Q!tO8oUG+bI%E|=g!;CJ_e-f!)i9@eC3BD`f$Iq1)SFhsn3s~YIbm`3#V
z3efq}UDJW>@t{HxbQiO>6?s3K{4O@z*Sk{sRfs!?xlTq}l;a<FEe9qr8FtV00zS#3
zDMUx}z`gr1ID$K?vA7&~ez{`buH}Hv%KqYN+ove_s!c=@S+L3Cife|BpJq{lu0%$E
zcZ244?V4t@RWD$Brx8VDA>QW=1uy>kE{6B`Q1C8B@M6Ao#Sq3`=wS-GA48kI5O`lY
zD8HC&y0YI1T(8{?u59>cs%)1p0lqg6ijUvLqL*<0xSBZcK=22}$$z-aR`c$;__RxT
z_xQ4%X1ic!bjI&Xz`HawyxCxvPCEqcF3*tOgCnNr?lYo%-!o!*dE@5N-bwF~5z}+`
zosr&;jF_Igra*c>F=BeNF?|mF{v&Kh*6%~7bp4b2zj(3T;(7Usf%gnJ^cG5OY(Olv
zDn;LKwi<P8tq*7{gT}89L5B%6vSAv(W-v`p`?!JUYW&yLY^Pl=1%K5cx?-P%J#XFi
zvGtxiMQ~<;S=1wV*}wn!pm=4^eYTA`g(#e|W8QVez;iqYU$$9Y!BSpi{)qRzR}8$q
zl8ifxIZ>;~Ew06OAj3T9JUIlNI5JqUh=C?oglNIuJkUBg@ZP*GG8xs8Rz5-t{mH>A
zM<drN_WXu|!4K#Q3!wM((a_V?F^CF6xJVEFaqz|=)05@$ioaM|t#y<Rp2ZI4M?oic
z#w4Cy55927blf8*i!r%quUCzdUQE7u&>MK(*4y{F13KdSq}3R*Y_^^GT&{Q9H2vf3
zkZG}jg{|56JNnv#4-bP5dT?xoTv>F!5n@|<&v0>PaeP5$31@C*@ZLe&65gL39QfUg
z>jR+-&hBTUCp_aG{Fx!kVs=<(@#cXqQe>klR@5j}*!O*GG&C`O7coKL%j}TeJY*dB
zy-iO&W-IusdU<uOvXR#3Mk5<($!m0_#WCwoMnkJ!F14G1U?9jbg!KMmg!BU8EIoXO
zb@1;-L$6&&pV9IcYyMg&C1oVd|2J})p`@gVHQy@-ez(-yKk)%$R6f$WdNlIk1G^|K
zyfeS@S)-waKZlF9aeRMy<qe~uW&UD0SCoH8F3imMQ@LZu+-FhJ9?G0&OFx}8w5NL0
zE{sy{e0SP&ko)DspluJ!DI7B|-`FOwFX75J4g)vevlQ#o#cH#RvxaoZN&2(<Kx5!F
zC%4`4T!t3jeB<QFMf<e`Wx)QRD+gX<a`DT68hIrx{C_v_zjII>$w%Q}5*K;J+T)ey
zc7-b|yE=7|jX3fAeC5DvG}GLamc`Do@cEheJ}@wk{MVH%-j0O$o(X(OYdZE@QmRID
zb34lYYyw?dE?8f{+C-_f<aaXl22aW;$R7+QtjQAJFAjo_XNe`?dlC42>mc}ehF@%b
zm$?3H09<k=N4DLpI`ib)Am^_Pf{TjH$`nN1N$fy;N$XYH*<qR|T_oT;34BTWbhpDN
zN4n8DaM91n*B=icr{IY;n*iTqgW%%_dtLA)&D*w>Q~WK`tONeOHVA+GGOi1MN#B=l
z%O4AL!S_#t@F(qItGor+H)&3|Eq~&7(RVy(Usrx}0N&)I!YrPqo%RJ>hmzLEw&P3k
zvwls#uB8v(0bKhB;HxY)z-Fo1LSxP0?H=Gu`bKCw-eUOl+hTBN+8V}yLrHVWZSjh2
z(Lb&5^IyZL9izOYwU0PH8II!}{7Erz@Pdr^?gxL*=|hj(;mejwP2aBB=L)kj-6Z~b
z;GY=*enT(1R!>=8G-O&+g;{y6qOv6IKi;YCU0o4>H(8S2)$WE?zA!7VY*d!Ykab1;
z-DDYt&$@b>F3cW>drALJAA9?dWg-3~S<s%nq<12H*@bNy6C#~-&<=Nj_a7XT_mT`y
zk(cO-GiklAKOR{sI%!j!KQ=I*rZaP2_7mreA^T4bj59V^0iWXh;J`R#&K(Yb7AO1g
zq&3IB^jQ`@u@n~R!w)6x0q+YR-~Z*{nK697JgCeSv3D>~Q-^mz-lT8N;{2I&?P3oR
zxvbwjQ*Z0RM#P7Gbcd4GGk1tD>tl@Jp&dXew#J(Iq2K94?rr$YmK&=pd=|zrokT6T
zIUo4^5O6~m!5>{w7kF+xl(Yugmo8+!98qtehkl-c67>+l8Bwv|#-6o97Y5Zs6n9+B
zf**U}5B<$>@VlxO+|>0y4vJfzC6aahFGInZtm|(K2X{AJPmT=-{}x@NkDN?e6Yk5e
zrQ7AU>_{Iud1z2x%~}-JTtj?VJDE&cM?TK(+3u2K`((MNC(xCl+bM^!Yx4T;<+`r1
z*m<=6d!Av?_BrU!CX?QITiX5O%trrQjB;UZdopRwcNe&`DunYFfZ88T-Z~83WTSr+
zNI9sZ7Y`9P`b1zgef}N5JvTUR^H+b?qU06duuLY+;rrCN;&b%OztGD%|Bh$)CY^=d
z^PNb?-J^$Z7AEUMpcC~@Bg3u0{f+@}n=wsHD89$``vVDh+&})JZH}PakA~%X{vi{~
zKO5!WE9IkWruyeeS*)pRW7hI!ZW}Ledc>siA5O$?{y-+F{6`bZ8}CXgZ`LAX{MbL_
zaF%LBkI#a<znO&pxU2#ObFk;4+;8_NhfP_D|C?|lbo#Mv>c#)#fV9jR0&y7(Pa&=7
zx$mU)iEU}YE-1%~_5(a=zMbeotH;^aSEH_ZM%;P;wED*13O|wjY{D_k!VCDH{O9EI
zNk=bB9q@2CC3UtQo=hH?zgP0N9$?IT*#Ge5k{^}dJ)D>2j-cFAdz8z@&Z{L}vmO@5
z8y*x(yl8KS&AL=_xoqt0)Wax$OE%#kMBo~;;j(h0-Yj*hJZDf&5R_KmEVX?6Y1few
z4qWov__EHg)!N>XcJ*!e!a`uY9>FG;cBg_@W*Hz@_PATLSm`VTK#{AkIODM1^tdgM
zKU4h4d*<mpXYW(?uIbY@K4b5*UM0gV8s;|Tq4nhWGv#5!O^!cPo({XY00P!#6(pKf
z<gV}>#Y`Qg8WpeNpRShuV&`nr_pry@YvAiNXkcY2(`-Nm?ab-CXAc;ZTV|yMIZRRp
zr%C!N<+C16am+Y}I5M8gv{#$W+F6k6w9aZt{QZgNuT?v4yk1?&K(EybQLz9HxD{mb
zL0NqoGL=?vLZtk$SYrhoHZwR-hqrpQ+-jU|V6z@$B#80PuVj|b*o1b|U#Wzq6x_>a
zV6L`@wj{@nw@NEZ5D2nc(Lf$~i`7>B3=9vemO5bSh>_md+rW!0A1B9CepIQK)-w2%
zUzlI1_-j1R5@T_u)XCtqRI9H#_Z6DTwrm?O*Pw47UL#HhObbv?d%3y@kAqr}Z~d*=
zID?OE%}Z08hSK~RI#VyT9|+D&h9;pblhrm^T(AHc5maFNewv5hA2A8y$Dz-=1)NkV
zg^sQ5v3E1BfE8$doEwY5+0NE$)fM5Z2}41qRWy(@_;9ZQmuS>TJVb491z$O!P|y;?
zL>8i@%rT~!QteFXY#aJ@(&$a0TZCn4pQQAKMuQgejzB|YINFL|3lwezGx}FC+h`j#
z|0pn5+gKCGoT*mO-eb9otI$amA1R7uVws4-pSVBHV1}t$*vVe@a6;-DT=9sE9I9%x
z4R~1_|BTFJ-~&<d;}w`x`~zgFE7cB7jx@Ety!D}qAY7^4t}d;hVTkXwV{z+y_)F8X
zKwd|~r=vMmqAxY8nUz)iOMs9zxbcW5G<|HS&Y-20tEHM@$-{pDS;dqqINHA2XnQ<L
zR{Mk_lr)rHV#Ln<*+L*lS*$LiE*OxMHd=FLrBQ7?7$o5wd(FjR<VTjz@NI}i&9(vM
z;Li(GKc=;aijIJNTds_w#!5wNeQ2kK_Y`o^Dr~V(DWZCjeZ5yN;h+ZNyPiCEpeU?-
z+Am5By&lfL5Dnv83O4jGZrZc@!4&mVWcNXw89T19??$%-x3K*kL5?h5t+asQMU2gk
zihY7<E|9#_>=>Ky?<Ucy*UL@#m2qTI9NT6QXgr)2DA?+dt<gG47OT?7dp3m@@SAOo
zLhcOuq987A5w_TN#$QA4U-2u}VU?!1Z{W0W?2cdVps-)|nvF(HT*kO5+MV%S&M=Nz
z_X^-MrD{i-irewEJ@hH7Ye(&7<_xT~w1kdC<8q3y7aStYfvAYFp=izy#upVHj@9A7
z;@NF99uMV}A7eTWZO)muj0A_%ZaGC(65QinO@ebSt4WY|o#sH;@TAl5OeAdW3?t^?
z&@e8Cd^-7c9>(d$d1$7Io5L+bSPtzoQFB&g2*<Jz)l->-a>X2zXv;I=RKN@&AW1lu
zWpKGi_z6l|5@dL4sc6}pj0Y7X(Vk(ahs{L~hV$(CZSWmEXU%|e9GU^;)G`Cg;bI1q
zGr$ZeM|BxcPSoP8$sT-V<dpMao%5;OgQPq?@rnKu9Lp3Qp;Xhuj%vZFL_E2|9J<3^
z2Yv)8Me_KWJo43ndw7n=9y5Bxji)EkKo#b=7<1f;d$fyZk^(}8Y<N%#b?%&I5=3DQ
zHUi`Sx+zPHT!*v}0`=sdxhZ4_haeA<()7@9n&O^8q-k8r3#uT|9FiEMNZUlSv~4v=
zhj-vZ{4i>qERrT|pe{W?K+IUo;G^v{gZctWWGJM9!bRl^YUY6njo55_j9i3%ptZW`
zO9+^Ww4?!>HKBPlF%eHboAL0Ss8@mbQ$<W61j+}{v_Q2=!(;+5c>sbe2!ndz*J$P|
zI46Nme4hEH%#%NtSu64*Fl@z?=-L`TU%=N^@PFrPC_a>!?;7|}Vj$-`AE-=R2URhy
z;ZQ04nnWVzQ;)>2O(Kb=96Z>5t`UAr;e7F+dqz1F7WoB1kzWu<syXN!eoYga^P=7T
z@!{U}aA&!*?^{5#QF+U5X(z#!(0#_iCScv68`(YUMfS7WnB8H@4yG6kzjnOgwoUmv
z=;GQ!iGM;BYj?JXvyNk8?0oRYdH6?M_#z#T+QOqBzY_6`faZoj$YTcy`m$}$#>{Qn
z-1v_hD1txP;|>3_$J=r7&?)vUcs{J5`Izl5G9wii$79&?8B79Yvx(<!<&X$ED|(%i
zJ|&T<E$Mig#6A!VH?i{5l0I$HDcQ8hHzU8Z!e3r~r_pBQ`4_*!ao#g8VeqsI)cAeS
z=kIb06Fl7U+ipWD<lz^2_?0}|B@gwHhhOC3SMu`gZ_6G`PL(g7kzY)`IbZW!m*x{T
z{4{48g^z3p1bdh=w$GSMKAS=-Y&-<>5j-qqy3UUDIOxXOZBDj~vlx%zTn`d)vPuvF
zC<r&Gm!Yxt0s|T{{yP)^ni&A|*J&u~HOloe|H`Y087-%^{Lil-A{LQ9zmk8R;<AkT
Tk^E~A8iK|F%6vZfYl#03(_8eE

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-bonegreen.dts b/arch/arm/boot/dts/am335x-bonegreen.dts
index 18cc0f49e999..62ca9c8764bd 100644
--- a/arch/arm/boot/dts/am335x-bonegreen.dts
+++ b/arch/arm/boot/dts/am335x-bonegreen.dts
@@ -11,4 +11,9 @@
 / {
 	model = "TI AM335x BeagleBone Green";
 	compatible = "ti,am335x-bone-green", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+	chosen {
+		base_dtb = "am335x-bonegreen.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
diff --git a/arch/arm/boot/dts/am335x-chiliboard.dtb b/arch/arm/boot/dts/am335x-chiliboard.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..9b43fdfef5c9e9d5bee10c49f34c294ba7e54713
GIT binary patch
literal 84084
zcmd6Q3z#EEeP?TC_TgRc?yT(`1`Nnv1IDb7=Cu#PL&nBl+dKwrh<R!?QqPRC(nyvx
zJF}e4jT3S>7r1N!myke`xsV6s2yqf8A%t*~5CVDPOE@42pTEt7FApwv=iJ8~97o9g
ze*da}cXdxoqtQqUHD68ttGep{u18l_mmWLx&HwJD&a^$xJLRQLJb>#>h({5}5fP4l
z4f(ejIPyPbQ=_<^BD~P7EG-=`)~2RrRx_o=O0_aqFE+~w`K@}*YgeS`>ME-e#~9*4
zMB>%-b+Pnwo%B_JPu}u!QcK?&QbR6qlosnPe@S5Cx*hR_*?Oswtt_?uW~sik<d@p{
z>FH9AA=~m7YW`9?KWUQfVspW7XKMBGa@EhDHYJ*sVl|%=l->v~sbaNKZ22wbkjAZu
zclJwTjx;KhB};(#UX1vP1bnB2$B^e-Hp=c~aVsv`@17oTO$hE7!qZez$eil)z65;z
z>XSHMf_OFo=eF|FXt1DbAH}!W55DPSe0PAqMi2NBbyz&H1u1zX&egtgQZrG(73W&t
zIK_D)$|O$u&%^!VEQ$Y=ic7}172gl`i?0l^bJ+;KXM(>U5q#0MFnyB7MCs+$Tz&#D
z$}x}!)_L!?b)aKbKwzEcAg*syC(~HGke`^^QtxMbs)vq%#1KgDm59F}^`iY2twgc3
z--`DE)(8FeqTgKd+j*3%7SH?a--tTE{pbL3tHk7+eb>hmaBtU^frC;tDo#I0-}^)l
zxRTpl6ruFnrN**!+Ex!7cap{#WMdp@ENh=nxehb4*sL8d)tha9HB*#<&*<|2ZhhL0
zYBQ58X!42wbHL-KH<>^nPTv1pMDnKTuUpurQ{)3#dOvl@8++F!C;e2w#G~aoPVPYz
zc`N0rpJ}y=Z8KJ-YK`T>0#dloz&b|=P_D2na{_!P0droU_|E`-y_3EVsyc4dxTGr1
zy$gWJ8+p-~sy7;$c5$w1nIK-u;ME&`v)HaIEo2&XxO^*felpXpWUTlB{fAI=FQW28
z8X_z3&g3%UMzlP#rObZt^e_`g|N8x!cO~+E&^!FrC%nVcAMp<Vfy&3SKY>ETKaNNm
z2&oU_pVEM@WhPI~kVK@t26V>DH*cUk>l!-apT6XcH=pp1KK(J9uXH%y`4^jq%N9Bj
zVVt@T1Kui6XF8N8jo3*ZD^0RIPx}+GRFCrf3*~Wj#nDd!@)?LH(ABX|+^%`s>54Ms
z5d++lxy;URU-im0@8~~mcvt-*@hBg(H|!AQ8@NxJ31PBMZvOJUsOH$XGj8&|hNyhE
zmz#6-7<T1F?79W_)u%6cSAD+WUH!gUOVjb62;T;`?P)FN5!~5dLRFXV&bYxh-80~O
zsnTxNGp47dJrz%2%kTX0Kh!*9%WF=4+PnI(+q`Rj>Seg0d{E!$6Q~aPCwghrmh;n`
z2wTLqJm>k*J~xAs%ry9bC-qSaTm0VU-N+EmLz<r~`*X_+E$RA&UaMYG9MZ3&@2=O1
zjZ9@}zFFiQpg>>AEAbv8V9QKp><xR5JbcnAOMQF>_x2%D*`y~l@dyG?@Es)3s?-|j
zo#*U`L^{BgI37_P-bYA%9{&iF&L^u=g<7#94?DJgiv8htv0!xCV5jG}fxxm)BM>}^
zWvbJem2=CDI9H}@8bvp6+rWR2y={YH@j8y{7_QgI75|7A`b<4uY<Sh8S1INYCy<F?
z`Rgj*jaEM3L=B=xyzMayrvYEGaDY$b#TewJ$bO+Vl{YSm98*SoC>WbX$V_cYZVOMO
zvMIE@yysoZ8)^O{zZln3k1yB!npfsO3CtJWTYAi7-jh)F@9h(Cqn4SkG;1rxrvE&@
zI?p01zwpbsr1(TIiIXByreEL4sqPFaV<Tae?5Z-w#b~d<W)VJOy4yW3)GqbPIL<3F
z$d2lHe;P2NF+eIhg@;H+Z~uw_Y}mTcDrMMEr!~bJrVO!eO3Jh&+JtTM@uq*C**4wP
z|JZM_ec6!bmG!Pb{#VPD7H2JGW+I5*qWnt7%X_Rteq1g);n^8qf;COlq%S<E51H|b
zw|3)4skJ}{X`<pk#5AuoCTx<XT?pp^BMLkV7*XJ}fDr|507eve4KSj>7Xc#*ybc&q
z;70%>3cLXrQQ*e_BMSTkU_`<xT&_ptmD;$$!qn<9M3xyvJccN68Ze^3Ilzbl=K&)M
zJPR06;In`c1#SRF6nG6VqQDmcBMQ6@7*XI$fDr|L0x%+B4|!=s!thY<Mnqm|+nW%j
zjQ4HU7Sd!a)o7M#_MwOxMxUo+NQSrKqX)}Ss!f)I(EP_dN}KfDMJw`ttR1G2rS+u$
zd>zuMQng+>XP)M|;f&YivkU5;D@;wEJaMW}I>!PC7DwuvCaHXQ-h5@%FK2|BQ*H!(
z<C>EezSyhL3k83(G&Ol{SNI={<EOp_|M^O@U6?p+n*1(kq;C9LoCduyq%mn0QF6PX
zv2-F%<C#$!_VHskG#*^d1E<=MbD(EMY1l`F-OzZ)N7rIBo~<<6aHz^sfL!_L-Isnt
z9)YzU`RAA?b|^Qh)dChBe4x)ypUxqlLCd-{-1f+78CDBjSL(1mejO2GnndD3dt)0N
zyNLKk#6_ePKY8K$MvRx$Nh__EbNToVl(%!sjPS8K>2ML?7CwkuagY}095Gt8X%YRD
zh^}Q_dVFU=dgaRbO4)CAq($7e{s<NRj4&<ouh}#%BlI7oMZP$XjPo^P_?pJ8pzJXC
zdYi>h7UFz8g_(${&`)Y7gs<``WDk|EFIfDzY~kw-%tSPNap8&Xd#WQ(&OF`tOwi*R
z8M^uH!|>TO;&IS(ZALiCLyc~mpSFv4TDBjXv97J3=u024_sK%sW@uv$U*&RBm^$6j
zk7(mads?bzxQypII(g})qjy6;ATX9kIhC7!&9)!vh`gwdOi!a_`_U0`chk|jy-yb6
zI^r|;7QWEHyY)L)qmCV~=ZmFw-R%i1AJXR#xAOHuz&h{1ykz7I(xj_$Q%7&IdB&IV
zAkZ)d6K8hHx;h$!&E5lhfuFH^9UA0^YZi`f$d4MWqYw4kM-sQ{CaI778GD~BsLcq!
zI;<yip=+3lXmp0PUDN(c$Wr`~xz_c(VV=`X`&S?T?o9haBjV~(znibW13GIUzR#gW
zy>YEO%9E;1*h=K9SG^H;H@$tx-X{yHH~5?AYCMTA`1*8#iwxx&REH7){)pas^?A}z
z{*rtiyy$)5>CH%Q(UtIIn6bDn3oixbh4c2w>DuC3kby8v9_U|+pT0vs5Pg6LsA1c=
zeXn*Q-Y#|-`C@oq>~dE5z}nvectKL@_hk!?yIttJeWTE)T%w0YbGg+jU{zDt$j?l5
z9xrtLw6=`hA$)8j(+H%i?U;DkXINf1AKOEWHZ8P^NDJ*+ZMiUyf&BDD$NrA}82gi?
zagx6NbwpQoA8BVCApI*GeuVxU$_V{-rRFy$goT+&GYTl5?ikQb?&~ZMoQKPN8CM3*
z`#F!l7SYwkO<`JiIgWJ5%cS8Y*B>vGllma-I6p2A@is9L;bF@1P(p6Nd&DQZ>7!R3
zoH>Q)fz(1hOdB31`t!wJd2sqt;h`MiVaD<>Tw6H)Aw1B3Lp_|ZJPg+s^kM5C!oz%o
zhm+PHrjZ+#>$QFKYK!=|wV*s;-$%W@AUsT;?5u}g`U!Vzr=Fd5AkU2tIP!6<SX3UI
zXR_&nGkJB&yZY#L%y9dyq_LcS;M(QM%1_1jeXh2MR(vsxmUH>&MJL2*>y9M!o!*zi
z`{ElF<zc1Vwms*RX(0igp8E>6KlWGbC*8i&@*`shajR^!$#)}4`>0MAn(fkM89U>4
z;J9abSZoCxgnYU-7?dwKW185Z8t^dXvJmL1A0Av^Nb<)x54C`Y>G_ob>0zflEQLH&
zT}7zRTn;^OOc#IPi!DrT(L?A|e^>U{u78Nzqpp0E8m*PW#N-TS*p69t#miHGTl<M5
z--x#nmJyu@FQrDiRcOw)3s6sfX3`Anim&JXg8eo73-aRVM*4{~^3>++Ctido^cNbH
zdah8OqhT;{<>TwjR0(&(@~)5cGPlurU8g?l1rBcV(m)hms-?2n100yqbmu&9-b5X6
zT%{hIIgIFmc&P`3Ezj~C=Y@}2twc+(km}6UL9cz5LwlqbpSWM?FU+rE=z>8ITRxV>
z=@k9hM16w(;PR6&mhItOTjix)xGrLRMEKE$+m#nS=k>BiP2852*u|kO>x`u9^3p_F
zcrkrQeYss|n0EyyBYT%HPwKh7&`0PioMY0a^lj?MneUOeeaMRN@-(D{7nlc(Oxg}D
zube2~uFv$U7vi?{WxhdJ)6^O5Y14_kJstNWyuo+6@zu*5h&Yu8`VAG*jfa-y!SaCz
z;WBnJRF;^}VC%{_-9}o<Vd*Rrymd8Y*p}%_vK0b1nPgq+V3P@~ees|2Lc2MAzV}=w
z4P5S?2e+Q^vCOj7>1qp4?&nJFW;Ji7ZNz;Lk$l)YObJcSy~qcz^xrDtO^6>t1U+v9
zkv#n)BGM`5f%jAnS2Cb_pr23&nr7R}+PqYCDr9M*gj`du6HjT}Cr_kH8l**iE!y<g
z>{V$c(Pka;1KNQ$CfRW!uwEzHl%2G1M5L_mMr3>X7$SN3A|iSDhP`&<;SQ8BJWMY-
z3ecgkD<7l*K2m91x6|`^lo2|z&Xd79Pav{SyE1f>+0yd<9_6;9^-`1(S{(B;X8sXS
zqtX$2p~Z67+OnW2{T=bDKIuO%KonXSQ%eDn2@$Cm8pOYyJm0A_&@eKxUKtXaF5xCZ
z542J*L%Ho}aV|l5L?$j5v$L?DJCFwbtxI1)^z0f`N76oe=quv&q_0>ZGP{#7khll?
zu`O(p2?WBABHoBd{y`|wj(m4(>^PMv)|UcuW<{_k{RW%hy3tt;=$IXn5n^*jxE^fj
zJz`|(Dii%Puq9rZ(v;Y^fLtTbHn!Z0V*S`MUQcZK79tZKY`1UN=*4fzuJmW!^!l$+
zCXf|AgJ*Jz8+>%by4%RhE~X!O<Ml+|2Z&7hh>F~^%xo0hWX|AzAT#E&8IB`0er1Ro
z2tCNm<=K8@j@J{JA0#s6qfeQs%x*H@gZqKZ&~M3~UvA-bUM-I=nQ)Jx2f4XTq#wEC
z^+fKs5}Ct`D>`}UG>%i&O+<$6`lo+`GJ)KUW-X6T;aHFOuP0#Nb>bGbowwTBM`I(M
z&0rx@-qK}raCI=kxj!>h|Li|*M<iYB)vM+4y&S;Z(B#yATbgSq6wsXCHBBzJZcFna
zm*xaEE+fsb3;ps@Btn-qWU%^8)c3u(uXYw4ME3;q6P^GE?MOTGQH>z+qG4{?TWsm|
zIu?__IPoRW=V~u+39TW~p9T6(^zn!l(&zgnm0$L8Pil%c43C^&ZJMPIj{OZH#`XSd
z%vI#Tvzgh~EsDfH`v9eOdKb#-vl!}+tRu}p<5EW~r)58E^O+`XKKF8NA-Zy4T{l99
zl1ky-qbDmvD1cyb^=hvMs!%MgCw<cQAf4ixle528pFz!Y9&fUiskZ@9ehY9Kk>S;d
z<T-7x)3|axVwxStn-Mil;`$ts229!Bj!6Ba5wAw9B2rgrM9wkqMAZAVBWdY<t|zgh
z)%10M??Tk_e0G18lYTm2mSK774q@a|_@_4cJTq*X;NLj+zUJH`51WVx5q*9X8D|kK
zKGE+C(!|La+gr`A{E=(Q@4!bd&Y})<dXaqqulJd&&>fVI(st^Tj{;^;xx^2{bg%w*
z5miKAsmRyf1}|;JRw<vdOlFpg&0uJnGAR}aco;c2@<qCe@YKy7XKa~0Q2$r!=ZYMw
z7$^(c-6$t0*CW!G7zlG+hk<1<NgX}hUiF%*lBM)UuPyuY#pP;S%fSw#&qCq`MAZ{%
zeJ^4M`}4yy+%@HQVE;#02QoiGW%7E_T!n5A_8;Ac^5hZqN7iv=V4ESI%(wiHxP6rC
z4<A7p23yYbOJTZKf1n%`0pE-T$504P4*v87)BoTm(+HMcB7VK!%@;UFA&w+pK)sGO
zJr>f&{`<X8SqszB#@~i?s@-Vi?V^nGxrzK6ZCUD%GNIUsnaPQhOtKupmVSn|P#l~S
zI%)atQ0)hw6Z+rBGNnZxA;PJd)V+p)Ll4KJMD9ag!Np>VA9zP|ues+X-YvH>J5g8k
zkyK-)Ik((y*O#Q2lvDpz`7#M*$S?ay^|QDg1b5S4SgsbaiP8+Nst5Ml$|vy1S|X{Z
zg7Rhn)AH0k1Ji87`7+jBCL~Mp(C$ZHbG}?|70L}!nk~yq*}|&de~WaKx4d9-X(?|3
ztw~fuU>W)rX%(FBHGz9{)jRyOGqw!V7d?KvYU=Rv0SAur1l`4X5{fQQs^@^GDO5sW
z8I@nQ_)D(IPv-0BJ94%jFWvZhI|{^fB~)F$2s1*4(R{UBw`P$%^k2|brGET8p3INa
zKq!d7^1O7T{V)o|XirNe{DWLFX7lROwq}w%v^8U=sq<6CWz*sJLihWDGe(!gzTi~4
zw3kcQnnLpSE8U6nr?ei6ca!zsp+Jo039YL%VfP44QHIS6><?MXtcb9Utnk;#*RR`h
zpaFl4q@^z+4e}L_vAGXVR6!|2Q~M51t2=#X$$?_i^B!Xz(0+_*%1NFfi!(1r1_JX@
zrsMeLj%Oc}8m10#?r1!_7Uel_L?CZui}8}ZVq9pIie)`z$<R28o55V?bjFlm9s>D>
zKXja561mD8|2CBQ;3t^Vh!Z03dc@O+3@iiLM-R_e=Ic4^TAw$~kNK3HbCw@KB;UA5
zd9=wGzs#`y2jK|Y`lIaMwJ(g-vn7MFLhBtCkNQi@PvpyB#ovpc7~PSB&_5{GPQJ$t
zZAv^E$)UlUYGD~EM+!z3<qLDy3~t3gM-<&SHce|i`ft*>Mk=b$KL)I6*iC(nDAN3A
z%ZV=EiFB$_S;Dq~U_q1jxv=3OpRds}EgW@X4?*EQ%NH*r?0j6hlvvY$1vu@b|1V&!
zQ&=2Hb0^`6bu3Q>%;a(f@L{`jsS90?L4R^qidAWfK4D>{FSw2&U#zfHTq@63i><{F
z8~ONv!3D@F2UqGijmSVD(*zKp%K&DZN+U9G-jpVQ0Nw(ac1j~MG!T`)2LQ7^!$m}e
z-|fKfap3nku+^=|Hj8|b&DgKN2Ow8jEUUU|0L~#Iq}t{x|6P1HAV=`Yeir9p1^Fy@
z*6LmLkOD69PP~Mv2L{478c^Vy9QXx*wS3-zZv&i0WN>+UG14JVt*Y-gf-=<@KbVUO
zKWUU8tac%+b|FmOv<!Jun7k>RcVOiWbtAm7jPO=2o<~cm6l&#4y|7hpYJ)Q<PuUUV
zec8ByBRFqC-d3DZxm|o|l&4HD!_~qOd@n)1;KLr%i9)$~{=A;zVPt_V*_KA8QBH%a
z|5qYY>RTUcl?x>vm&m|!_nP|N6M)suUvc2CIq)|^I0aD4r^X!ktcByc=G;g4z_A7e
zE-!`6Solz#d<o_DBT^@SAHorxyvE`ZeCT{JpIw^I8_Q6ps}Ma-Eby=rJNiWM5dS92
z7*dM6YrhOVyZtaxXgz7moOh*gCR=8qR;gsLVTc6~$j_4qgzFqzO0kUPY40px>XUi6
zj@^ta<+N#`b*s(m_q+6ekNPR-hg+NEQ)0ZtMOHxLn@k{(raqS^eNQot`&=)&5%HOb
z&q91QqUBZg&TyQxY0-H;Op7d-#~HuCOre1J2e%6&OY21T5nat2<{SC0-`o+W^6)~y
zbXHBDiKc~zA4Hz`QW?kn$%bWQAlN#Wg@+TM7w{mPmW74O$^#cDgoj$G*lL7|xSV>p
z7~vsQ#O37Shm?m_4I^^XpRf9>p*AkBU;J<aFQHa0FE8&3cv&odtMu`1<)P@ezEwQ@
z2j!u;Bp-bsd0E@(k0^bAvDsLu<qB=?9L71r{zUG?2{RK&YA^b1*6lmBn?hNn|8`_!
z|Gl>y-j}}fRFs#AVe;bi<B7cRc~|-`qnF8H@<KXR$BDc=-}1t8!V@MVIMuG2KVi1d
zvF=k4gL%Pf1~a^jJg%7&p?TBL;5fSp-KTK{yq9B`&JmDKJ&qYgfi=CA;yE8Dt0AcU
z`D}kTqVQnP5i3+0C7d0r+X<yC$LWBVNj<wPgOa>q@Yy-a)g12`l?I>xUlFFqxCZeY
zn?{|n7Xjux=D9Wxyo>MrDAK}LxmL_Hv5VJl=I8CHBgBn4VaU^J#%Hlov)*dW6`Q=p
zGM1+!7XjyO9`KL7)WVj>v00?k&iyw5zCKI~KU^0Se&oZ^&iiHGW6QCul#jiK=K=<9
z34hlSz}zob=i*7D_@Yzuv>avK^hU>-9>bLYuh+=c;6nR#*1UkxK2%#7N6<fy5@y7F
zbz~h^2DTgWspURw^K7}`o!{>vpTU;f(VAE|KNcB84&p%=tKgr)4_a7#;Kz_oiAKx>
zp5-WW;ESt9Uzv%TNXz@y<}3v?A;0v)TWuPbv4_KZBIEHe9hYs4zUbT^`+20Dd8GKq
zk0Y;>&2{sI@)x%+aP4yM#VCDB^qS;zy7_|iwJnD}=W=88W&Ldy#p!3WM9k|B{VjO+
ziTa8DMt)$Vj_(yeO9l{Zxwu_=d?p*E925a(GnR1>H6epjpI`W1aVmqG=9bWN{7C95
z5A>rq*!t?H??t+k?RDb`>l3G|ZRQQY_6?vB9+PaZn+k?V|6(`#zSH07JN>}-rm_0S
z(??yU02z6uK<M)>(I)V{ORI7<_oy>jza=8%GuS#E{S1AOwDXLVHvd?MHtcWz!ssPb
z7rm$OYRdI1*)I@2)8j4$EEi8r<+#68h?91bk0DRqiE><i86wLejC~ycEWfg^;CVKU
z@*US&--j|Of3=+nhkn5UU5q^w`2~}oL$QF)=PazgO*-n^3H~MLvT6O{_%}GAl@KC)
zM9-DAhYd?HkwwQ=?jKpj4%g`nK46Kh_)wn|e)Ejf+wYwblkiHrj^S#$yfZT0V47%!
z8P-K#8b4#UQk=wDvr~dk?bWrP0%@~$Bs`ET;u(A8tmF)$u#*FfNceVK7`;5MHWEg#
zJ|bh%PauuGHRgv!SQUZy4-$wie%X56cpZ6Id1Za$zWbdk7_)ja!?e+znW}L}q28!J
z)!`aoM%KG%BjD6o6PcfCm`HdeZKA+Az=#6p0V4`L3m8%0b-;)MKLQw$@aUR}RPN}y
ziOf&sO%!+*Frt*-Kp8|Se+e)m^C=Faz)T|woCb_2a1Jn{z<I!k0?z_Q6!<J)M1dQC
z5d~fYj41F$z=#5G07ew}F~Ep~_u#@vKKIzj{JqFx6qsp5!fLt{lIT$-GXDTzM&{E~
z#9NS04`E~(&f|10H?|HQ5Sc&rh>3)+Tr*MNi+~XY-T;g!@MC}x1zrb?DDWeI5dq(h
z|BMN~9(y;)K7a*<OG@VsE99KxM$$V{T9HmkiCK>6=Q?Thm%6^YhU{@fZv-($pTF)Q
z3=qd~=%?~P-H|>Im&E-c%Fnjhk^Usl0ag0F&of8Tv#2!Yjim3j*ZbsZ<mlnK#@mPT
z)HxI*4IZG_k~U&KqmKVsz|)8f%!jS}9REkss1A}qa2fY6-U)i-yOS@YqYd8o)2A7(
zN0hl2uB?mRV9Opx>VfM4KZ!`aCHS`-!irmhV+Z!lTl?m%ee=V%?<q2guuJ>qf#R~;
z_b$tKFZO*p$}-Tt+$+wooqc}_WjfiHzv-hmc3|Ii*4dAyM`iJPQLcuU9@_7&_Mfsn
zi;-~MrM=e`)#ciMdWYq?ldZK)lCcgplb>e6?H#sBYKnc|Xo|YyRVQn_(~HemjuHK8
zVxJ4%6QAp8FVbRQ{r>x3*4FkJ{9KdZJi<G8;xhY%YbE@e6LXYa;#jZuIc{$<A*=;;
z<eBUiWLlob{su5@!gLN7*ihP``Xbw;?CY}m^4{6PSL4dSx+u@SIEM}8Ij_AsfvaqP
z<h||u;y<EHC%@3i5b^Z!+`Wcs^oupvhc*&k$xqUAcPAgvF&FwV>$MioPHm1c&Cb6@
z*MK4&nG+%-CGRBjBqMxk-({cu<Zh<8j13$t5$Ij*Z18#c;2wM+^*HzDmWypI&pfXE
z%p$%Dk$UAgnu~o4(8*@*xJ)0T-RL9q8}*}Z<ML12ax5F0cTVxw?T{@z^<nD`)`hJ%
z24(A)5g`I~v<q8rpgL@m$NV4BV;qF7iHFhf*Ui?iMwxqTxqfZUCn?&Dw&s%*VfCH(
zcO=vm=V0%*<ybam>&SYG%<tUy2h-i&9{@YT82-lXb%%X^@O*^&iG4oh(l*b2{tO~R
zKYjo_w#^IQWLfaw()FFe&!9m3oq<%=^*H;^K=H9HZZaXR8uH4vejB3YUDgiSF?Wzf
z-Vr$W6W<a1Eb7yyNp^Lgopxx~G*Hs6X=~T?u<g2=_U+h}e2ZxYWv`b4q1uP-=;shS
z>Dzr)-=V(qKudk+t-kZa*7qz4BB*TrtyhobfnuQgexv0Hm$84cFj}khVLy*_C*8a2
z6g$-YS)irv&syD|9k%WtB|(H;>i#TH3{>}TvOM9kMfV>-W+&ad^THkKehp};`!%ck
zwPEZ2BP58hOWm&l#XxocX3G;UTXg?HWOmZM`+U7a-LC^Jb-!+Pzdmf;bL?Z-rS8{(
zVxYP&Se|g%qWfP!W+&adb7Xx!2;M_>{QiGz11PEY4XgLx*{R<5p+0qp`W@#?=rbeF
z%6L|g`3C1uZA1oz`5Z}nm{*#0%f7$=7uk$$cJRG_9=!e*=%*1ia1ND5<n{H4kVn#-
z3o?>O8j(KFH7nky3<v}N-hK{9)n_>e_)jEaV{9%hzxRY&Ql7jI{(XVIk1;&N=*w?G
zDgEAka_`7DP-)EDYu9e}?s)A+eG;}w^vSqC(uQA0qz}?|465V)<|25S(tZJFd73A8
zgYyXQ=v+P1Dle8Q%u#<C`=*7{$l|jz_hqrYXkhxun!uHO^4TrvS&MW0ye&ifZz3W{
zn_xXyZ_610D3|oUee_u<&)2?IFMGZN@U)Y@9<cg7^tp%cm$(;BG!d4QxzmS`?%=cX
zo*TD?PVYV=-VOTuML1q}*pKzScZ@z`s0X^~^L-1kq$oP}G*lzs+hM&j^qI*F?lQyB
zV=ZgfwC2GMvX-OvNU}4_u>as1KnGiJIL|3gk<mVjYaaY_m+u?7dSGNG53&BE<j&=`
z_(H;OlhUy_y(`ynfiGOS#<c2yye6&f;Xd~c3K#V4PJM>kM|=V07;IbU)84|Tw8az-
zC#}xaSKWT%C<#E{c8%8*U>*YLI(Db(0$$kWUmm9Su#Hl~+HUiJRVTRaq5X+VWuZ^p
zjHti!3sCOivZriew(k|*a02Ty|9fJ2E?)Kt>T5~%cIS^<?A>t=bLBco!rtq~-dFB)
z?ijqE>12EQ$cI5g_2~M-XGt7E<?L^~5E+awU@?D*zujV;fq2=Mg}$)3qD7d^`;IRN
z4$I4)cjBJ%3>l=o|043#2J!ah&LN3&@biT$H-J@m40zD}JM!goj#Nb^t|j)dhbOfN
zIY001-@vGeNLu?J1B@u}CBTRRKLHq#@D&>vRS^Y7*(W0sK5!O0)e!}507eve4KSj>
z7Xc#*ybc&q;70%>3cLXrQQ*e_BMN*8FrvUu07fKC>AA~})}yz{(-iWlzv~daG~i2s
z5eXl{MOMZMBR&mL^49<(66c|dfDwfjE>A%e826rnC~z7uqQE)8hyv#UBMLkV7?ChI
zjPCzFHGChUZ4K>&KID|UA9FZ9y#G=c`lns_d+)>Oe{9EBY*4AZUX-h83mE^Mu?tUi
zEtU@Y9NGJ>b6(U>ob%c~p<_QrFJrLf`W(|l4&xV>>5L;jZ;@w??;Z9&Nx#SbJLq$w
zJ{y_m^lmfGT{!L>u+J$6cKn<|z8RtWM4NRRcl4QHclHt)jJ+_Zxbu%A6fT^94D22A
zgH~q9*6|(l&7_TRJtF4}41|vhWZ;a2DL(}0`yKNyp?)X7aNk)Br!P5>HtZW7Vtr}R
zUBe#|{d_n2?mG4k+Qr#fAVs@4d#}CTCs*U^J@jQ>FMS#NtFI$w5nq7Fu*<e^7AS06
z@SBxlRhxt0mC;q7+Xr}FAAOp9Z`Xf4f-;@_wCi(H$9eOCHEX9eYp1ng+bItj7<Or=
zHK4fcc4B|ii=BQM<vQ7^zvr6+>()-|)=ulgwi85<uuD6w1IcB#)AK;I7d!n5%5}0+
ze{;A48$ii^Z-YYPdfC^~SIGbZ`$WQ5AyO9@<#)N3F0vV0?qDrF2Nk<(={H!O()Rjt
zTrm&egNl5&cM4a|NXRq7z}L>xK&n2?b&g*p5gX%UulpRagR$=t(9!mntPlJ(pWP`V
z=?-e_i_Z(M1#TS+9{|iiA0RwHAGic`JNALum=C-JNch$uZLf2<(gsX(+`k)9(|oFZ
zCt?aQjR^gDWkk+}hUFtKvbdpRd2V<u(&UFR<|91M7A|gh8P5FdAgPi>68%!wekx&o
zlssa6bR&(c`XuFa&x)gg)t4Ry%y0sc`bK@zkJQ7n@`&d;L~?1{R)=p(uG~P8G$PJ!
zEiUQgigm=P!nqYsX<A}AOEYPGTX<ByD1*E1hPmOM_o6=DJ?y=Wh!8AqvMxSt)7#Ct
z9!0qhw&!_{f$g{S4;^)XNEASwDL<Wb{|=O4;JGwb54+GkThd^4uY7H%d&e(C_gZf|
z-TxXG?xg$v=DUZ!=NrH|<{f&7{>JML`{rG(6Mqae8Px8sztSIiYeR?DP*j>rs?Ya|
z7%PIk+|)0_^@!w)f!A*D6UnFbM{SqF5A(LO>93=V+LYJe+f6=bo8~0A+3W3e?Kgr?
zz8a9`**8AO!}T1yM^kW7PQ;wOvOVPx#U3ai0`OiQFrwto0!9@05@1Aup8$+VIJM?^
z6Ns#r+5n6w`M69Vl1>V70#Wj30V4{07BHf~4Zw&3=Kv!LoCl0Zm|B`d6d37AM1j+Q
z5d}s)Ij4o?^MDa0e-<zzVQ>^(L(4IbKF~{FNCca#fI#2Zs6LeRo(^^P{DRZ~ZCoh{
z%QNC$;`$lyVJry7v-bgJV1B&c>b(sL3W|XDv^asN)zYC%d69K9yEk77uq<hs@s}y1
zM9W9lw%@5uK`!f?0lGjg&TW4KG3A$vjXYkgND;#W*GsvsNB(B;E*T{>iO<L-DWxrM
zdp?2`VTXUJ-&?bJ)EnmuH-+iQSWG>C6!)HC@3U{ok&I=Ecst3+x|D@H(B7$1eR+uo
z<xHHC+N^s7Q3aqp_xlazMEG4pnvvz>{K~TtH%iG*X`%pvEhl`x(x$iL@i$RUc!b6C
z=+6|-4Fnv0%c)hGL5-UXmQuP&Iw$Ht2Ko_oehN|bE^^3OSe`va(BRvSZ`y{)HOAVt
zE`bVfJ80W!pro$T)HkErd01`x-6V*hw(D<vWnXLiw{PRN&1dRwr?$;!P3k>p+cIp0
zHt+UchVvr&-nXJ{-)H&Wu8sV*@^~5B_G!@EZQK61<-0@M*4GO=ZQFUEWt+}luC~2S
zf(W~8+j*cEC!TNTar-|Df8Rdi_6xyJq;1RevA4Fpfx6$Sw*5NG_jYajca+D=*tVY!
zn!9b=ziavK(6)8?a;I(k640`3U%J;^r9O3-G;VX9C23BM{KWaV&c(lzL~Ph)o4y1z
zrcLvAhV4w8IFAy)op)iH)voY9^ALESbEr)wY<=Z}^Pw9NncmKKK7leF^e?-aa64K5
z3Gd`6#HN>e#wA?GaQ%{8Lq3x94?9KnE<&b=-YJ9XoMSY{I|h}tzd4dj|I@^i!Wppo
z@I#!k$^@O8J&U->LI}L)=sT@>;9ut0bz6pM&i8*0v6Ehhf7W1%b9eD6@(`O3Pq=3d
zQYQMC9@9oSyZB7k=e%n{>hr`GoXbQWQfHCTkr#IzY>>RbXOx#U(9a`^Jz~0$RU6(@
z`wmJMA$?k)qx_Ncc!neYNV*$+oj?sy{=7?{+F(pY&xSk6_W=5kPhOsi==6O!8*Y9j
zX*~@-=WX7x!P5J^J2t37Ug>XWipH*du6!J81l1zWeakU7=s&vpb6`W_mo6iyCvE(b
zz!R+hIe7b7`-9A>&mx-kLk^|8G4dFgGO1h}fEk&7%tpeOY$W`IjeyC#2te3I)=jOO
zDDWeI5ebjvO%!+*FrvU`0V4|B0E|eO7Go5cX+(k703!-~5ip{_>wpmjegrV0z?T3c
z3j73MM1eN|BNC=r#k7Ranke}Vz=#6p0V4`L3mB2`$eM`)Uj&Rucr<OIz&XH(0zU>A
zk?@#}0;BvGqQE)8h=fyl69t|Hj7S(zbgfZedkwMQ3H&3e-;2zxhSTqeFN*Ba-lOtI
z<`%=Dul^1zZ`J>|{2VxUAI*^DUx(P8^dC7VY&i5s^4;jW`|^fF|7<t<!=HDsuj#1&
z$eB>Xkzf1cME{@CMNyU-68&^H`G>E69e0xDAAb8AUGFBp4gf>c|3)|ZIsgoj{-rMT
zIql5h{t(AMog*aLe|q@-uk(Xs`oo`hkLA1RfB5|`=VoF5$1zyO;pn_yzFTnT{q7!R
zb0+kBvDJ>x{Egqp-2W~hW*2ssoiE=dG{yMz?Oo6PiC?A?h9(fp-2eBPt>1l#C!70y
z&i%c&0bOr%e-7y~tgqo}BQvNCMr!#fHZngAn328wO*S$=2bhuhr))HcV{=vKt2QH}
z+9)`iq01TZVk2+-DiFY|ef%m?<CO+tq>XynQ;1^PS47t9Z2vW~&H@ND74v{Q@jIax
z;NCTe47ObSU2kvCgho|s#FO&di+*#-*B>q*-Y4;fzB66T@E0AKlq+vpzU3V#*Qa&Q
z9@k!EO{>&s+fSsF&pn?&IqJ{yz30!23WN0H#?V3f%P5<6%Ksn0j(+z1Gtvwe-`)dj
zk_^)HBHEhw;V`<^NET>MqSCTmb%wgKMs^d*KL_z<#OK<&!810}2y6Uj`AIzlc&|<G
z0gkWM&lS10#=tW0oA5jT@FyCzzI^ZhVp|seu$MIRVOrYpr;twZcO$vSfXxAcxYfsL
zunh0hdhYK`N=Z`|GKd}f^(~^ZGVh)7j=Usq(^T}PQGKB6e)VvR#i@FDNthNrd>ZM%
zk2Cl|qP$Ut<x6d^d`g|$P=~z@W2#jxp7(XvfRP8b+e^RJKwQw(UUsRsB2p+um7V((
zh?8l^x%c%={1zi%23tnx{sGbsP0XdGh?Lomrqqk!`$LP*;9RM+ON&-|L-(0PA8pH-
zmK4(_tw|O%b*$}}%<~`lkNJ9#51R!2fXca(b#2s-v=#OtN$;z>wL_eRF`8?x7TSwV
zzqN=HPI1twSF1#RyMuJt{{9Hj@s)bh_EeVl#J&Jkyi@~4^XA36mfd7NBGa^8iDjI3
z@7vik=0n2Y9|M=zQs|kNeJ(xTi_kMgg1l}%D|l^v)yJP$dU9`<eM!H*02YLQ)Zexb
zQNI7w@}1f`)`&mqn8ZHEEkijq#^(xruCvWi_+dL>D;dQ5g|PkTJjdEOy0#>1`orfT
z4Z%b@<7-hKoZXwoE|Gmljpj1Ge|EHD%AkFspPf953+6AAXXy)!^i{U$Ztu@1FUvtk
zk@*qrWb-3)Bqv{N{Zf?E!1DAFw-17(d)XJ?j;QUGd5vbPEk9j{d|NNE{cD}jhUD1j
zkM%nBS?a5wK^gTqUSsbM=43(78lCu_j;MXMd5*wg!BBeaCsl-J(fi%k+(xwC-PfGK
zm1>uJ=zmg=<HZ49A4u4djCadSbBz^kJ?WnwLwb<U4rhT5&kp2Ud8bGk(|{S7&f7@&
zW^EK%0W+{n&PKvCkjD5LHp_`zEZ}<cHumi5A2%9Vh>?LjxG{}1Bl9}7JKh>NU!mWM
zeggXHlg1yL%Z+x%{!(PsZ|0{@xt$U9a)iv;xdi+YPs1hV2*0?D{EdZSl##Ci)^<Z3
zZ=Olxzmc7|P)7WTWu#3+`=Dw5u9)`5EFbBE<OR2DwNPi9ccL%?9Yg6z-(%Czh4dMB
z;QAg!1}*3I8LWRDqRPND=ir(SbSm_ii+lKyNS%BUC+7H~FaCJsRHof1m6+l1Dk)Q!
z<=KxsE`<wPRCpsT?u#Jre8*3`EdOj=a#|kN@C;nTFHtouTq*(PEe6(s9P&ab@1)s(
z(gwVb(P{4kxSm1Whe+`-hGL1r1eSq4_kJI)>>)7sQoLf%>yZxpDsEF5U~?#8>hxk$
zI_u`0Ypmjp;mWkyR`k{M&&%(vONoG&$i57e55^VCe=we?+^%0(RDoRm`NbO0NK@O^
zFKjasdeT;e0aMr7Ozhu4KGSH2YWH@6eZ>y6Uq?Hb#wApUuXj6KlsaQ~Uc4-J_<~Ri
zY#JHU=>xsBPx5SZxn2A0)eiRqW3P5#`{`&0vx0~c24C-XSeH6ucdlO+JA6^7?bZ(D
zd9Ze90%NasVE@(04ku3quXF|97CR*D7ehaZy&Dgivoh~^C`HM}aAlvU{S*3WXWoma
z2)igoo>3-pZV>vPpikn6p#2ideHdxxv7Yu*Ilu$4%N-8^lQB%c-?V{8>7R7HE$qV#
zUh>VpI_bHdb@^QWUl2RmN8Y$l;vKe=JMvOz3|Fy_t-sy4L4K{SgK@*P32-IaDsCSk
zZgEl0zQz$F!y0iBzv}DH0H^q?-CXXP2$qqg%vCHLuKCzf%rrQxeXd55Vg-2lTi#B3
z?@u6ccX)s7X5K__`FI)9v>SQJ^Ff9M5Lia%i#2j!KFA90(H@&-3IUPCJVYb)4g%fd
zwUTEiqs$Iyavntah#zq@hjI)|1JT|O*4qni`j?T=w!{0MK$^6*JoU&nrD^b#`ihfg
zzd;#spJ&_2x0^3VS_5HGBCdo*2n!P@1M?{)1K~Xa85qxK5}3cwfoUTK=EGkl5I*3*
z(31q_Qw9dYhXgXP%t38Fv&k#V@TxF*R+v01Or8}c&kB=gg~_wR<XK_ztT1_2m^>>?
zo)sp~3X^BT<mGL+9OiEpHCHDQrx2$RXAn;yo<ux_cp4EOT;iYn!V!y3u<Qg2Pt3?K
zAGLv@4Ge8yXahqV7}~(l28K2;;MbAlCz2)zu_!R$9}5G6<p(;E{_4+>7QF>+5XTX)
z5CZw`u?=#oAVpRGOZC$RUxE6{3%|{C`RJhyavDWbb4U~SCI8#CL3SQ2hZt#t@RPkC
zT&&}@rwJ?r<a-Cv4k;(_McSdrhkW`p+cg8>qXHRNY+>`sHv`LXtY#q0=NJaUGX7gw
z-i2A13SwZHCktd?zH4G&zU=+9Fcr(de0e8hVe+iLPM#Ge&kB=gg|(w59`daD<XK_z
ztT1_2m^>>?o)sp~3ab+mKY7-C@=TaE{B~=H=xf6FXO>6!nY=f9Wtf(>`dOr<ec(CV
zUEy%|QHa0jn0XrSJR6ni3Djet{At8ZL<E{FZLe%<Oy_Nsvd5sd#}}&0zK&p6PVri$
zMZdgE=>BDY*{>}$QN`c}-!gw952S@QG@6t8ED@9$dnsVb!7^-9{}WfP6>9pQjkz=}
zveTxl!<cF{i?#f8&RyVTT^UnqwMsq10?0sMKKt`cS<s*tm^}2^=3Rd*AN&NqWBG}!
zmrzDdF8(WGs!@X(%D#}Z3nofWR&^{FnzxBM2-LIih08vUBbJWf<v1iV0ylnEt!QvZ
z-;2ta%9ZP__=!7$pY6uQ&$@vg{aR%{KW(;s=WqjoWu-3ye%_Y(&dg+RPjtzNgi)oG
zhn-WOWML^4(&HS*N3`;%{tPhXBM#;vj6H~dE`OgxTI647;J|zN=>c6nlXA+N{qCHl
zh)3=TA3;t)V;|eU<-yyWmEvjsSGwf0Y}4?I;9QGo7D8Y-;O6*^7jh=py8Ea$%B1NR
z04D!7ExzQYpNo4`9q%J-S!>j?y!R>mvv@|ZwjAK4obmVY&}qkhgd!8qIO-9P1RBAy
zq5Ac!n7ve7D(7>@DH{Xp%KQsH!6nPd3=7CDxySj>rb)_w;8MQj1Y+V;`qZ@sOI~s8
z<G9GO8dwLi?)$E}(&8zb$voiSw}9)b5jA~3VD&5BUqf2;%=8Z<&7kGqZ<0a!mytg1
z-2X%@&GyduqSpTs;2WIuR{=Zq_v`%Dmfz2IcvDz@|FZ!z==~YMC!F+cfb&lJ9>9*g
z`^&NPGSUo+?;R!?q<=1!{%xdPem-OG)BhM_?-XaIoE=D{q2GoC`;VqFtwnUY?3Qo}
zf?#7g%Ds8dxR`njSNNdEE60D>MfihnZMVK4<%kcyHnNT@1Cf$f<^xya`obN!_W&Y;
zE!W@k>pkQ=>{~%k`fIkQ6eV~1f48k*TNc$Kf%NI4n<h!t1D@C}Sj@^8^g%bW5CZcN
z*#`w_<>3p+Au`4-b~9aQP)Fv3)<_v?%n_3b9b>auZw<A^?wRGBNv;p`ib!5|Vl!wi
z(PqR0d>!r9z<mZ=u1~wo5``E~@o@b93&d2>4-Q@7y+er9hWYLgH<?D@J;!d|y3GUc
zGT&LSY3MDm8~X}|>k-k1Ngy8NC;r9?dHPGlPIi<Z!Ld(7#IwbY31@{-=*`!9-^9fm
z!<A{ZU#GPrw6DaqqE77&`SKo${S$FBkU#1swobJF?~s45y$^lLyKJTztd9GCm;G8G
zkzU5pVa>1An-}utb&XLT>Fh)NoVf=mpzUq0A(2KzkhWCy%dQVdpU!hDGvN)(cgL~!
zHNcfZ@tj~awBQeWOR+ra{dp)uF~}c9A#Rl2|G&@qegiNA^T5Xyql<pA*`D)@ZOIP!
zoiItQD|FmEmkxcp6P>^h3x(E&+FZTbDinyC^wIZU@#Jg?@A9*iauw6xcCqcZvUs^)
zSOCOgQVw(5D{jcv8;wl6I9CnxA=4ET*?P&9i8yDNmyK>twzJa!=glbh!p`NgE9aIQ
zh1!(tB-8~2@_Y;Gy|ha`-9~KQ6=$Pw{Bqewv!p$|k?jod-L+eM*%E)DLtKnJ!dI?%
z?SOCs^|`{-<jE7K3Z-+RJ;OI?lm<zoS(=(W7p3t!&}a;b#`#LKU6?p+?6Q^4Lj$EF
zpJd^AV=J8>9xNUEV6&CZ`v*(M4jWNAm`7gm=%DDd;b@hmfB^lN_W$^x@Ru9aYN1qb
z`XG_Vb_&Or?*pAb8a$oVNh=Lyc_V22)!=E=rbV3a{4vt`Z$qFnW9Up%Z7R?I8v>mZ
zLZ^I6>A*Gz4i1zKhZnlQser~CK;uaRr%|K%^V3BkBRZoj&l)J5a=9r)P6u|OERzGL
zp|Y4(W9@(7mSNB-SI)cb27SPR*9?|UrPVM>GnNVb`M})Z>8RoY`_KoP1EquAO~#)~
z+GgkjZyh)d6-CI1KLa}O&SB7j4@?(011r}c8pYB+=fDSsM$ZtUZ)03L@UcPB;rwZG
zy0-Wh5kus_-08sY4-h}pwPo%!3mShuC>qtN!UE(_JJ7!dHkQf$=>jI~LLxsi74|Xr
zg3gx*B}1*YT);_``O|oTi9kDl7x4eDLE&##YJPJ<NX$%zeLiXY^FV1#8XCC>jf49K
zN@L2>2-`a3IC%9yX-pd$ax8FQkAqJiD2*9QBdV+C43x$ROCzeQ>4DNXY3(7dtG;{i
z#e<@OclOvOA~dE?hH|_KHXqcpX*QgHW6tUf^0qBvTs&A9lspyR_xWTb68S-UN56Zp
zIw%?|<+g3@Q^vcD52MdIxI8Et)#*aBU5fO*7@H0b>{+!sz1Rw{8~$Gf{68=-{-<2@
z;<x1g-2=lvJ--s;pZI@raQLxYr6Zrw57yNV4r~s>HyoHApf%_;M|6Za@4;Umlnngn
zwJ<R`gBge;iqLs8=zMCRbolXEp*i0!K&<?XoZ4>NHx~U4{>7kZaqTo$D9=%OwdGY#
ze`lt`ev9q=9|uJX=QN7mK*99B#t$&RI{3c_MFYQ`K#f6FVi)RaU~`6r`Bij-P!wXz
z#}Wt)6Y2_cxhuy9C5NG<4jrL`vE<5U42q6vH}&Oqp<&i@PU;e^=#Mhx21N^M1EERV
zNb^c*6t=>g=*oeO!Ab}AacR5)GzK&Vm+?NTvSeRGkpH`Y`;EKS6P`aa;i5M2z8-jY
zzc#FRv(@QpD+BfL)5N?Ewxol8^2*(>4~KN7LNXI2;AbEm%uTL*U|@R6R;L1KCWE;N
zefI4Gq=At=pfX`QV#<QP<;vZUzk$x==`Dk&w}6-*&b7~i*3S)2CON*rjAQ{dd03=e
z^tq1?juubn4TwzG2_ETCrrnR3f&Spu8Ce|&iA|S4M*QyOptbuklj|sKpwYeP^n<_N
zwZ0tOXr>vHv@JD!jwh{u8Z51;OtHS?=!_~8ot63eeXz8wTrR=6!0%oLde`il9@eC3
zBD`f$IpEKSo;pChe5)Gh%a}&=^-9or_O9u`_IOaC2)f(awv|Kjem41CY__L&rSz*1
zcaU<OjI=06e%Eqf0+V6)T+8E=K$=2ybQZXGKL$r|XEha<1J5sqUbkyGptF)czufXE
z3cjinQACz`;GZ8jewsxIx)K@v-3gkjyQbM_*7De5YD5uPh<9xuc=7XjF}&YD5WMpd
zyqIqt8o<~KJxpL1U1-x60`L3!<rkApSN7Y0>w~+&l?{K8mF@C&;QOV1@$tJ{^b+om
zUlZr8h<EmjlfROgtxURS^V2TBwtIZpcB7RyGdkn<Md1C-f#J<I{e|Ufv0ZPrLeTCO
z4C#Gh$n@MjK$P!KhD>kLxVf}<();|7=}pDxT^ceycTIuv{lk#y&BWyE`~64Qj;!B@
zPU-sR35Op0g1+|*@E1<A?N+H6{H%uf1lsQ5k$!a+!I=eS!z}w4^n-^F^@~^bIA>cJ
zd!=h7KFm)J9~}U`Y@@P-C9n8A>u}#|D-N#?ZVMLBQRWID8SE{?n&IK+3|5XTzXF)A
z7F&w}rJz4Md}_e7jQR@8*z_0*2K&%P*gJFh)&bL#<=3)5UtF%XK|<(YZhv@o7<6Li
zCgNG>@EZn9$2~T&5R+>T^!i?p>EMSEdNKKEukRhOe0UW$Q7AXhpPyTf`258I)3JWo
z;*U!=VJP(ttdkyo&wy!Ri*SLnGN*ZoAF@yCdws^W7kWButy`LRzFnYg`kwbC<Idu9
z{LBK5k<4HnTlIzaF^Bu!tI>f@xSQ6rS3ENv?t9IrD~&8xvbiuX8y~Sk6Z!$$(q{+Z
z2cd23E@6&y1q`HoIU3SC3wnLeb-K$~#?PnAt5~%eX?=M(vXPd&mQ`AqQyu=waA?&^
z#a1H_3<Nobklw!xkzOF2rH5}ujvN>cy;co_WYeFo`m3Rol#w+1UYqLfD-O+2Qqsg4
z;*sM+l5?>bm5;P$hC>S<14U_JK6T_p!=Z&AJd3t*d>3})_TkVnKO3AY$S?lpr>Fgi
z+=&zJvkhtAJ51UW-D&r|x3jyy8o4Js)1HOg1DO-q!(Z|z%*!0M3B2b%^57tJ%5{5u
z>{6&SN;o@5moTJ1y9YGBe-Jcy)<6?)QgM>vyxo0I8L;2v$h!uCUk2^SD^B76MZo_v
z{o<F8Rly_zdByYVkzd&ruB_}5)I}TO#B=76zSoGRxXCGtok-zxCh>i|ZyxzeB3Z1q
zhxjl@Jo38(z?bz`+nJT(Ie)o9b&5Wp3fxKSNA^3rpxjGPE@>`g%LVTdus%?1F8J+C
zt<IAr^74ax3G0W%_m>GWZHtfRZYAJ*F*toiKlpgwU2H9qxRUI*9dB}mMYh$bICJn@
zAZOB?Zd+U|kd^6;x~kZV`2MaBIj49sL;}9k!1q7;z$eF_iFX)3B46L=7f-ZFs+{Aa
z{ov!rWgYM(&C#~A!?gHYq{|5SOIl0X79YRj>cHQ%{m3hRlFVPydepZ3Nqg9eFOTo8
zpVbe4;&;*a5ollIN%P3<c#{v{ve>BQv@haHdcV0HF1eretNJA<$AMdcD{0QT9j+1!
zWU;ZQI#*wHc)J_;lD==<AwK;MR$7}Kuf~(!y=;qDY>WPBiJz((MlC+?o*rx~)3A64
ze_9M2yv$L2N$)`7{3YTekLcjF6D7VopvR<nYj60Z!9`wRDbCmTD|3;Qql1v*Jli);
zV;uKI8*#oAvM0SO?oIYs;{!g$nY0JHH=Hs*2^+M<i8;@B(l=E-;VcQCST>0G<apBi
z>YniNokA|V1>alywN05+!;XhKycO~$t$W7#Gv`{xCPlfdkDr!r>46o*hdnIgNqfF`
zh%f7xiVc1+50qkS%pJ#ns0X>X;WJyRFE8=A0Y~`}wcuv|_M-#94P693bVFTWjz9iW
z{o<AJKce114?jN;oDmfZZtNEs|HZ-Jj;mSlWB=*+uMP&kt7^ebUH?|UxMgmXtm|I-
z|3sgQ;7r!_9}I-wEiN7C`ZI&UzeU&VBa_~p_teIv+vS$XXdn5-et9)(Dp;Qi@!?r;
zJn31*{V{R2PnP@J1iCVG+np>d$FVEv*}|6V_{?bM1+ia&3;VOA_vJgrnT`Ii5c$PA
z;CRxy@h)&@RS4%Nz{JncFCX34S%<yrCL8^sFv>yPR}Bz1+9|La{oe}QPwOAI`I#@{
za-s+9A3u8I?(sQ#=FewkonOW>e3MRgNOau&G1xDB^!Wpz6ZK9b!}Edru0C*^epXB<
zI!F6Gnl#^cfAoibbPVO*7}D$dV=OFx1Iibrd~^*+e>f$J^+#)Z;e+MP+%{g`^oU92
z?@z>Uemo+n`~!*QO^Z${|MsNv_Avf%259VY9r%AoVtH8|3FctWK{@m8Iwt2yQ!X2v
z*Q_ng;D07``XgQNvtImsbJF^;ZR(iw*`sGelh%8;sTV)T83G>t>27tpoNaqG>V8P-
zZan~2ed*Dy_p=Gdw2Ci*|D(T?Tt4aORjETB{#5F0Jv@~>@cy66{jCR>@;>eV1-T!!
zt9!sA%N;|xFLf!Gjh#72y#J6`K0E-Bc-elw(xqJ1ITLRL<r%Li)oYDnyTUWP<a91+
z)s14)#}D!xE8;K{zlE<>{A#u39cxwIg5ApkV>uTu{9ElZULRzDVA12YB>tP=ze&$L
zVdw01!d^9h%BH97b;c`a@O+jtmkAG^oa4U<4;u_}{5Rq0(3uM$U~N=DqEW%!C7wf;
zsi9Q8?3MlVm6Bg*UugIq_Go%_eBA*lmliUOI>c;c&QE%FOMzT)>S+yU0vZ?_I{l^6
z1rMj7Wt>CMn9gNd%Z*0$0?4(S7c#bF2K!R{)k@n<*D6aH=&n*GDi*-ugMv&x$f!+0
zCTy{S*7@OFeF+>kGB}Wems+LNte>xAa}rY|h%wABXBJm%MyuiDjMl(hf_rfVCTV$S
z4{~&Hv$(VXfgrmT4diiezS69%z__qnu??n<8HtTe4LslUar!gmN0nM}HG@xKh54nj
zzsmFAFrH?L?M!_MXGe44C{yD;Dg)ZGEiCv$-#$D;90{1_pq|!ZWgcDywcx(>sYZPT
zAFG*{L^cnlsgz8u*g8kbl7J?mER$-PTU>Mi84*-q`#z2bSRXSP;;Vt8oP)K!V@|G=
zLg&=-*h3jtz^WKOZi}Vh;e70sMq<hZJAi>aXh~rv3(*Q@mvE+7T`68@L3d6bJtZ`G
zSeCj^%Ac#(seMRL&y?UqOMW#_re)gbRz+yR@2mcCV6L>ld}gImMthCjonMB$6@0)W
zT94gC628K{J_a+)&}=m8B@d?uuENcZNzblogx|x1TKLscW&<CHijOYATw;5WsVr66
zG$-=Zva-rd6+yUSt5sQ8g42s%wPI=OSNOTX3qW2&qoxx%=C3R@&@Y)jL7b*h$t*47
zNN?f85W@4AFyP}P$PAiPsZy*O{=D;8RMwV`O=nhPrE-Q|1#u~Ms0v9DJ3j6(f(AMB
zm3fqhn3B^%v&}5kE6w|ZEF3zmcX9gbvBec>QAW$AXMl&pLyWRavk-k91N)YR63*l)
z7OX2kRaL*h?x_O9%#{nMUSP-V)r$C{xsDrkblm(kVHAbQ&-(>Qp?kxJ;-YSRz|9sN
zrcJ|Dr<m}dlLGq*;>_4Vf}J$_ANYvv*a&i%@T$c*j1^*e_DF2}rtLuTcB5@<!rz5M
z?_Dc3;AF<DMR9C|1)%Y8td?M_LAHAHI9aSnXYSb?TEK6#Gzqyg=yZa#_=xpX#V>vv
zcq=@*?U&#-tA5FA)S;%(KhfZf%W~*HZe1yWSBjOkw2|hVbrIG?|DN$nrA)mco{pCb
zaCJ|zL#GlPX1KC$CONGOOY*T}1_DV&iM>V!%}`U#a;82%@8+yDBRR$LdAACau{z9(
zRa)`gI!rk<>XDmFIX8=?5~m8vAxM=j;3U)_1B9X()Ioc>xm3g!1hxwmjkP9CQOq%l
z7s5OEFjG7hBe|msAdb;Sj!g2fDLX?dK<y4Q=$FjqUvs*tSFJ29uO8PtG@OM6j3B|0
zryTYR7>Nt!q*I=4ibFs+jC*#IhQ}jB<)3LkoJcq)bTSbfrMczIOUZB#r!*PPDUv2b
z-gcSeE5mac!xLPvaWG7nV-CZ#97*Whukq+WH_apdOxhg97s7JHm`R$G?Ls(q3rRgg
zMktrfp>DQ36HW!p#{!asW48=0_rNhhX-k3(&sY>Kn{&LNVr1GAxAbVN=rLBFJ#7k&
zT2F;Cpd8+0KsjT{fN~U)0p-LZ1Iocd29)!EI7hX|^cXqiG)w0+9rxH9PtT{J{{)A~
zga^J<^=OuAaE1!Mvo}YCu<M5(K}wN4eu9YXX?KtMKtB;bki*k+GoT7{xP>_!!aaz>
zGg$#4LpD6tfjW22UI>z~1{;C#f8FvUMy^3x2!VR?JH`|;ghP<W-e`VkIL#69?1?Fw
z$HmW}3Np=+Zb6Q;O*Bi}R)c(a2R<7Plg7y+dC~@I(gOs<jKvH-+D>m!UqFc)3aOxQ
zQTg7J_rQcE>}`BHS%7|^wVLTm2$*p|@_@~n&^%0<geM<Kc=)Q#D?|K=0w#3=O$N}E
zK-F^H+yr3m0SInE7}PUg?s)QZ8><C=YJ-i*l3ZQozI1e-@>FN`sK>qtalY1wd`}?>
z^HD(LI|2PJA(Cmz@i{Np-;dq*GLl9&$m@=2&MykwZ(iVjbICQwEW=M}5_4LuyPG=P
z=^XAuc6JF1XtuRF`&`X_P$$Ed&|Rs)mQmf$8QE*;nUvlAXj67SB0G#iFsHHO2RHf2
zkKq<p=ZgFpo>)7wJ(hI@lVWFrpAf_Efnpa|!S3RMo6)Ce8$3hf|D<PRH5dG982di3
zB73rI%3P+*g-6Y!2!45t7yS4bFDJ$MCfIG@LA#2UVfHr2^k2Le&$Ejwx|2XCPs#sj
z`9CA|C*}VX+*Ka*@n0}bdghH09_#V0694b_`G2vA2`;Yq-)ey>?%_Y~;lJF&Rqmla
z?%_Y~;lJFQWLH=6U>&x+`4#z(=Mc_UJ=X)dlmM5?VX})OnS9)KK(L1?b8E%i<U{yG
z2u?=uu$1Yw+S1t3gW#7m@vLa<YK+UdE+pb)ogf5I5N4{Cpt05*BR+z{j~q&?AYgvy
u2}QknsaE3e0yQwB=d_+bP!uFM<MHH|dN@P$xQ3*5mY=DB&uSW=_x}Msi=>MH

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-cm-t335.dtb b/arch/arm/boot/dts/am335x-cm-t335.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..f336acf4800b09f67ef350c3d06bdce0035cf6dd
GIT binary patch
literal 86348
zcmd6Q3z%eAUFWTyo<}D0PQ(B~icF9IQ*?E8_dLR@$b(GC1Ue5eJfyn1>h^S*dQnw9
z-BDON8Z`p0vx*TFwKu>D3Nowg@(^WQG$JfI>*9!t%jo*~@#&f`d<cu*@`e5V{^$Jf
zJ@@vl>gwvMfz#jV`#-P$`#kQs_nx}2_sM_pQg@y5Jny)ddT|HW8xRj79zaC6>Wj#K
zk%1%sQ#Q2?*QXOMHEPYJYH|KZsg~(XP0e_n%8_DiYHDRgYO>xq;+2SOtLbZF>E}CX
z@^S2D;yqQIPv3lJ=3e48AyryzwEemy#_&H?tX7I`zs(Hdz8Uew6OB@HqEheptx}_2
z_e-7p^mHl9Fwyo;*Zg`XpEJo$v31(-WNMA_Qq|ATvqmLX%4dmA@Vyk*n-cIHm-ZpP
z>_ik*uDBl8Ex>hKAGjuycsoG>Lgpyz%Mni{;Ok4)6GYecTa{wfiYxNo1f2IK;M`DN
zDzpo}Hw=PrIvL+>;IG^VzC;}skFG;XJrZYiV4T!URB*-F85pNHPsBLHN&k8Cpg2q7
zKc!;bSX=S^*r52z5IZ{&!S`(N_cp;7?F-Y#XiU^zYR~5<0izxRd0?BL*{}_C%mxT-
z^IXJtZqO#vTznuuIkm3cFZR_A0|AL4klw2he^uH=#}rzLV(FL?9|Nop`kh6;Rrfo2
z)T|cI_#AtPI>7z@A>vkv$v4NY-%h~2QC|iQO4Y15;~;(SqkZ5??srjyGH#ceOEPF%
zJ#dalniG)irBK%$qxLbg*s2{VHCi2iB~v`k45QE8xPH=3K{GkY7CjUHXMu+~)D6=Y
znLyC=Ujrs@ntt5En*MsUeJbUR|J<dperi8p;uZNS<*J`)cZwY|H>EI}6;30Cat7jL
zeUT%q%N(VjdM04b%a(qMUh_I9orh|U*fcJwyPUEjVC9AU2v3b>Gt()~S1l97D|2|G
z>9>lVO8s=E*?^0;GiP#{P9<Z-4d_=;e><Y`LmG;ACYuqrp{0>6b#{TLCKCt$?me2f
z2YJihzJK?Gw{QAm-o8Ik`B?YIQE3O_0YuV3NIimoN&~)?$sL;^iAetp=o~0N?>y?W
zt)X+^Gnc#rttY&L-*>_0D;=&yzHRexSw|-#jMFw*p6+xgPujM}WgQ(WO|m@C_`F!E
zPkFvgd0bs_wv&K-2I2{Hb@<a<KJ=w4%8*A4aObj_&EY=us#WjcSI>KgK14jq2ki|z
zMEM5pV`g!dtdr;c)4gcs@ZB9Z`Cdg-zB@~;`9=)8@*;L!hx@7%m%KxN+4Qb@_pGJq
z_)mmygWHa*mh%Yii4UWx%XfF&;G6Cl@LjKTT8)euS!qwj6WH>Fzw}wnGk$;dvCnu{
zUAV=&`qxgOK>47)F(yzQ@=x^AtS#lIx$w1!ZT&;66d7YPsL4!&4|r0KTG-<EF5ZC*
z;XI`Ip|U@}bh<4=z0hknN{U0qag5cCTCtg_)E8PsmH-9DN?wU~F9BO;Dq{<58F~1S
zQ<wVqD9UK}ort6-G;uosQ1J0S#A{b-O^nX-b_OCH;7Xi-C=SaJQlG*<!ld(|>Qtdt
ztjLXsZJ#3h^Q;(MCfMaT3J_TL83cmcq)c@>vwZ(jGtQN%n?}`(x17g+kiF$ReTdfs
zxQ^p`wOsL!c%jeKW5uRdEqaw=7I6}p2$sK|@?CG`15UIcdc<2USU3&%l7$0&B5w(~
zDY9RvP34V?BFEGb9}4DT5i(Pol49YBR4xiFFYkHRuprHU<QMaJ>anGoU-QcRCxQ8*
zdrOa*%==!{y}*0UnH4x`W}(umEf-t<3;gN=tEl|KFV~J^h^b)F#u}#1puUj>I{JnU
z#zw*_*;QqVi_u<z%_4lnbhmY0s9oxn@c^&LAUmq(U1`9G#sI14k{u!$ojipAY}kIF
zUCOYdPHTz<rVg>{T8jOMHeug<tmU5psOg^m$8pQiVP4x^f&4F*D{Zb?%FIL%y+!$z
zftO|0M*^NTFA0z3vroP#rSVVF7ar7y%zVXip+BJQQmcUu(nQ67h-qGFOxPq%yAaL;
zMih7!FrvV7fDr|50!9>g6)>W}X8|J$yapIi;B$Zx1wIcLQQ!-J5e0q%Fe2d;F3&>b
zmD;$@!qn<vMAq4cco<ROG+;!5vw#r=&I3jicos0Cz;l2R1#SXH6nGUdqQGYXBMQ6*
z7*XI$fDr|L0x%+B4|!=s!thY<dPH7n+Zzz2j`v;G7t&-b)ohh&_9loL#+avbNQOo6
z*@JbQewk)<=26<D`z%_K<*|O4MwYgd@w1F{s#I;1?l*UDy>Q0c`ljvug{j=JqsI%S
z`&j|O;z<3YNh%+nw@_K}%Ne2O*87_0t-9$V64VF15WL-AXqBdN_iqXRTjKaR4hsG=
zl~$)PdBSx0Ezn3^|IIj!>mxLBX453Q6&m%UaT?E#(y+H5TcPoml{|2&4QY$-kJ7NW
z3R|J^j!&${Xgo)0bYSpGJwUE}^zTa_m0MtKNB+M@ahIFbY5|)JKG5f<Ph^qLpmkju
zZhvI644Z|nD{a^xxu?J@Bk`cWaqb*Hi}(h_MVpU)D*X-fmhrogmzA8AHi-}NZr7F>
z;bSG|a1rn>d=R(dpxoR$5g!j})uu)C<087&b>-$>J?WJzXDVgC)s+@;+xBC;J~K><
z{Hr#N%NXwqlot6SjW}O3hOcQ91$9Tk*FzRRS%~xXRAwTk9DN-XzRI#Ar810yuP^rC
zYazlHH=gLe$Gh_6tkaFp1S77|Z7;ul7(SauJYxA#zoqP<ZpcH8ZkwOBn{`{!4cprG
ziN5rHTTT|@Hai{Rt6XjgQzyFm(bG^r(x2*$47c%IM<*}6bo5T>2L#6RsHbw%uenYP
zbwplNM`onax`X%+are^Enk^>_aUF3?TE`bUc&~BiDzvfl^+K`KX}BYS<wM3C;#R&m
z7p0sur6ygKn>t#wd8UuyMxbd7CeG~Cb#*iho4pJ6I*E9%LxcQqKf=)s`B9^F^`U;p
zNa9xA@ERW@-)qasg4&GmjW%EV9&Hiwh`n9Y|4YbL{E@ZRvshs6(@p<ZAOE3D=YeL#
z)unweUw;R5)<k@_LyLMNzfqo4ZNgR}U;XM$bpiPk$Ab@AUdVz|SLRpl!LQ>BzCK;x
zCPTRf)uBeR-um@<(onl5`8@d6a^b0hbTUtd8H+1o!%^|_L&^)+)w$`~;twMOVU#@3
zzZ5@x=K!MU13bVq8?Np9)dlhPu*=w&!g8?-Jwf=u-rs5Pf~2+|$QJbP9`xO@QRs7?
z7W&QBQoCKiuBNb&pPAyw8Q_ZWqWh<{r4@I|61v)tiI+OFyl_3XofuskRFM|iwc1i)
z0TcO&$*$ua`xwWQq<NCQ{y3s5`<+Oq5FPqgTpgxG_8QVczf-CCtw~{FCTC^=<<p%5
zddbcEU-CftNk;?M&b-g#THfJh`wd}QcsYV}$V<-fk{yf}(kCyZ9p}g8fn_Qu`vh<7
zLLR0p4<+P=_4?IEzdY=5aFd5RV#vd^;bC$xU+k9$r_YKl8WA35EDxi##WgWKG$TA5
zwLFa07W84)AKnz<;h6P@Y2=3WhV2jWd8?&7;60B<=d|!JeXP44_K~>_#tGK3a*lDF
zaQcDVH@-P67k_9YEk5bolT8<##j8`_)knW`hC6O0&E=%++J(L%{8W73=WdH=#TUb9
zJ(rJubmI7*=p;6FdjAmPp`$!3mpgXkoH9Km<kjV&*VxJa_c$WQN%mO{Ru-8%h+Adj
zII)B%I;c(;TAk8mnLFclI1}=)*bX=d`E=zUmM=JV5#L-6c$jio2y`_F53VmH`D2`i
zm4Juoh2<gXVY56u5b{uU6`?+JIrP9eU3`)cwy?Ct2%$^;E!ktE@gZ&xE~kZ$QnS5W
zn9R*!h3%MSOT2J@%Ib71$v5JC<dz68rDmsHXf1RKP)~j)XQp+<x9K$|d2w_j<3u{-
zPx{BLO8<1T(#RId^E3<=uDpGnnJS?)kf(3@9HVr+;<~QenDrtDH^;0WK@_`GOJ%VK
zIG9ErLz18N8Z)_WA`cu_s0ZhMQ1n2&#EG!(UY?uN!bh!Eq9s@<iGIIhmP5NQpWyr|
z^iMCWVCsTF5ZgYs#px7-*@SaA^+A7d`QiNT^bgSu*V-yC?ZUkshac^@J$WG=t~1cb
zd+t#ax1|-QE&B?j>+-^fM8b<1LmEq+Leo4eI2L(#3G1Xy`zw8w_hs}Q>WF^e@U|04
zO-tY5dQf<QdB8}{4rqDhMEQ2d)_(Ou+_t@}HwbH**VvkD9dCT!CBhqgrx#!QP=BL!
zA#o}X^cxbjY1(cb5C0D3<iYZR=a*%?%}}Ygk;h=$iZ0)ZwA91aStfYuYU<D)<V{|M
zKp~T=1JGsQvRLtL=2@%TPWV^_o>X<Z+Qyyx{iRN;nm5Zf(z_CoeAp7EgeKQs<bzlC
zohl;dx(_0f_w$If=l?-OI>kKLFU8@V45%LHC)9za+4o*x^HSBRkfq5Ia!tK%Jf%@i
zo=BH8NQ*wRXw%=cSEZFin`5Ndq&gL7BWDL>w(CZlvXl1ph?Mo6h+M;d5|O-o36Z>f
z%U*l&@JiG%JWMY-3ec%hbk&Uy(f}W+G_D)z`9ah%{>Ocu4EA{fk$u{gp_j~-miHCZ
z+lbaF)Dc=-e`L)1BcSHY`5VYZmgLQ%Ui!OPX<<$+1w<xAq<-YN2JJVJ=O(3rj**f5
z%8<}>355uK&`MD+8_~KNb*MYhAGeD+SlG`SNQ3^?W2_*0PIubJ`W-9c?PRR@Q6jT%
z5(X0YVL$c-_74WaA3?kxk^F;@%v+RC(;NrB4^d=BUo1B20XefH*q45Tm*5m{QlI~^
zfR1@XGD2+L2*>st`Q|y)q0)NMddSiex$wA>ro@X2$TjUYu;mU^8^o6Jc4EsPCo<u|
z4*P};;eR7p$uIkVFIj&A<&@Lda5{r~a*7*#WW%-_$V(D~$Qy4b^8O@|!FPp^sK|ZG
zypeq~R$h@AYuOCvky;*K!Jz=551IM8#2_-q+lkB%6PfZcpv)WD`L&?o+PUN}EVc1C
zua?J`ODJRLLvFshF^Jspb|Uvr5gBZ)ytty1mwx>FddoL#o;W_e4dsE{%~masPv4Lw
zvObFd)=hX_81K#1@Y;F1qhoZK!Ahn+b&T<m-NDtt*z0Ttc_tr4T)7Sv{~}F%ABW^t
zXzoSx4QamJrMa+Wn!MH6kmfsFnv-~O8EFRU;#mYXuV3DZMChI-9t5l3M19i+YG=`V
z^qpXS!V}=29myAO)d&(VI_A1}i!Hr==VB5#Kzs@Gx!cPkp*14<vq0aCK5nr>`cEMv
zR(^SpJEtiY7#_L4g0DB3hEF$%7}qy(or9~$fqOIaUbiR`|LhHv+KKxndM}3dV-F+E
zK;u$JtfzG!vH47s_Tz|LTZpb4nD@b~!vW>%c=qVY&JYp^7FWOaqHGjP+eyFuX{1x!
zb8_CVg`A=<bDzgTW|(&8A<BCI^Zg8lyAjDV)4Wb2QeRAS;CQ2xCh^-4sSB1<Hktoy
zn)^6aL@noY!P^n3Kh~!mNkhxIXF<Jan)g_*K-BuYPrl1ZQ@^ak`qUl5*oX1Y>T&E-
z%&=*KpL5DCF~g?G1AK)cqR&T>F^6dJiGF_&X|`jGy<5$%(2;BEQ#SR=4Se+MEUH4s
zXYaMw`^;774$DVrJM~Gfiy5q3#t)q|bxNIU`SYDL@aVS<XOS)X!uKccr}xs1wxay<
zDN8Q1RBQ!P)09cELO>(+wXrYJRite%dz`d&wu6r^H|{S!z(xq<75#4PtGK2S=}Qc0
zMD8~+unrcfW8dhkc&!!5QhM9GvcFJVs&=#<?6Hmg=2?hV4`Tm+k8~IN^TRVXm-?Hq
z|2ejS%;%^~UeB7V;OWEu+Xfk<Tz~i&89-2b%edsE`}7COK@srHSa9rw;N;{_Uohhj
z3YkVwdP(@Tyq7P$+~P>`1+?pG)9XUosjqoEp0?_wi-3OyF_puoZn^wS7BB;OrOv!!
zr{-6WNGX#l1ILfqFue`FD9W(q;yY)NC*y`+o66>n<!6o}1A%q8Sn>Q?tx{?=j+k=h
zMDV{RObfpMfVAK%HOhV|KS|yh0({VUr;2xsvc*a%Hx-m|JSV^GBbL8y^m7KLlk|x;
zLX$Mq|AlsRox+n8h(_={g@8LxCwy;p09C-t1y%)(3rv$g^1(HYe0QY_9h;9jUFTxg
zuRn?U3|7WXjdQS{j&tOVY%yN4SB(AbQn9S3s~8$w_yuF$iHxbiJOuL4%a@6~o9@9&
zFs{uI8A2NI1OWuLgWO}^Sg0&CvUqcKp)slXYPX+726@(ej%`t1nPG6D&9)q1wFA>H
zMEWyM`CWkFCqf&%Z(9VMLZlpr5!s%6u`Qkz6P58*D2=d|>3V_b7*DpQsY@Eah&n_>
zy4-BgaSwUon?HxV9=<7GC8CPZ?#DNcy(m>g7n}MPF!Uqh(I`Df@TS_hh0O{W;fwcl
zD2jgyC3PG>O0%WaWzTgZ?eGEAB?qhze^LKN%1iT~#Ur|WC(@~ArH)6I!Db4}Wt>7j
zx9~G<9J62#U|^Z$i<hzE_-FA6T}rI!j{#0QX^us2wP`f&I&L2h+X#<bLs}jSm{qa`
z@MV|qLJPXz_BB*_81<}*Q|}02<wtN`hkUV$k(u}=yWv~3I8Z-T4dDpBpO4|=s=I*C
zKI1rH2lD8VN65a;r(Yk#Q!m!b3)NzK(LqGLVofJ_0IICgSFGHETVc=)>Kt(3s~s4+
z3+ixw*0xOt=3<HY?1yhgB>xO&5f!E%Df})6ezyZ#zYsgT2KlZXxNvk0%erb;hnEz2
z(ct2H7Bb`bT*I<1WDq}D0epi&lA=5|q*eh?PK4A$<|_YPIupoo>6A;wdN;mFhdQDE
zkPd0Gt&5N2Z5&^mZ`H#p>MB0+mxS-dF?@ch*o^aMeKA!=T@5ZzFF~g8B=2`P3uffA
z9_%i9q#rR*KJX}go$$4iYx2_$e7ysccLvr!VnBhZ|Fq4YcHrX<{2~X=hj2u%Tr-9;
zw5z_~M9zBt)5wEg2mBKz|C-OM!sK6J@~<%YS6KNc9_62~@=sX#C!7!4M)<!C`NDs>
zcm|_zrBEwlU|DYq^^KFLPud9b9O!_7BRE-SJ<h0ZTzqNNCy%FawQvL<@9_nn9ZT`L
zhwHjh7c^zOdIEJVf8M`3@HZX!TOphRsP$9hAsnI4b&*RSr$4!_E_I=6@zq(>rOgmh
z_u`+`PwGCvn*RpCyATmlbNFZB2u;f1(wwg@`JG0i6CbCwkDWt((t;i%cn-(#)Jny6
z)6pLL8E6Ubz$N;J9#X`WMkGxB6uu>dBXqcqbopJbEL5B+Me3@}zk<4;DK`HIuEZbb
zn+s0j6P#GM;8WB3LY}RReB2xIxQ=hsH(Jw(dMPLEdo3c3uIVm&5vXCzV(ZCV!gXQ_
zXQyRO*D93^Ui4ut1lHj@DZ%<T#}n3~wOEIYU~RHv7FY6OagS4W%IVVLK9$Hm;P>Q@
zpnVGZ;VVh<2{0bMA}gTrk4zwtrru8{eFt#><&Ps?kN9lF??-$NqUBZId3j2hmixeb
zm=?WJZjl8m@B;1`_?j=W6i4L!pQ~74zHRUMtsHSG59G_S=@<od(!#?pAWwKO6RG7O
zz;Ri4xY6Z7UN%Msg4*4+$*A;zamwgH1_F8G`m*!zt_TmIA}*&Mc<(3v(5_)c*zy;u
z{z|Bg%WIQgO5i2b%H`$dmjhlFi{B}IyjyuF`t9!&55J;3wCeJ)29lSxpZ==S_ZM5u
z<yyAT;Tyj=tJj~*9zDtxUot<s=h5r?vKzv-GJZR_WPU1#<uZ1@6lv)zhL_1v^5Tr!
ziM-^ayyQm73uU%rQX(%ev%IjL=m(1toJLp8A2qMNv8_Be(B~E_8GQYdk*yAMsxm4d
zupZ}Gt_{)#-f<FFT_d0@^%zzZ1-A5-i}(9D5e-4d%Oc>r5rqeP{#T*W#18J1z6L0D
zIZr!l6nQHP+d`<x0)vn9D)_jH^F5=|cogs}!}K`UU(dB^v>AUo;O8N7J*92P*RLT8
zU*%dc)56=gek;FVPYYo^tO-M&Rx&=TVavMRo-ejo#5$Iz{bvE^Z60(pew~Faz3~jv
zX{Vg?t&<jCK88HuN7hx{-*a8F^;lQxNB5<txcP@7;g4%d>Xpk;^K1?$gyKs~&C`06
z^`e~nMB8pV0K3ZdYPlL*=)cY$H88f>I?(CZj{u~+j99NH?ps4QV~?Ob71j%$)%_vz
z7_81VwTBIQc8_lxS!WbHxQz2Ym^cx}Ux$Adzv%owBApVAm<2q`D0AS8D@I?L$(l&Z
za%*$ef;b_*M*-h#)3}WLVVTHy#7W1VJB@cx=9G^=gf!{6yb^ymo9jyx%3s{Re7+Dr
zkImxl^S)yneM<D2<a7Gc1aWF#4t>t$#>iy-Z5Gw(XR}1i>n8n8PA?-(v`_RmD`Qum
z`vMt2P+i3A(ywkP2Svb{ie(%aO~~NX`xibBoXVik6bU`YkEE^TLC)uVy=@N%6F+?q
z(%o#YFO0A~ak|=O-Vkix1RCKn$@cm(zzFG|?M2^r#yfo$ANbxhcJ6s<sH+qpBd-()
zW8Nj&1ip7^MXsidIvezP9LIVMq{BgCK)<?#rlR*0Ub1xkigOx8vhN(Al&Ny@_*9nf
zW3sfXkHJU8$L>I#Q?{P^*?W=h;%9QM8HxkEu1YEA*8Pl{Vhni@e~X^WY7gs`YQl@o
zan!{M-VmM6-~*7@&I|d=B3?Wx?RI%5rK|8t{f^^mhMto$?K4fZ!VKGDOpBk<S}Epm
zR_m1D6Fyj(jdX5f+TFteX){L&4<w6t(q6e5IEg6iWC0@*=H$ib<#Dx<Far4k4H+Na
z2Y85QqjD^DpPB6fdN(T56p?x}x-&~A4(-gRDpZH7fEn5Dtc`$Eb0#uB)ijatSlUE^
zvw#r=&I3jicos0Cz-xdJ1wIEDk?^)v6RF&7YbG*3l{Zn~S-^-=|2*m-O8rZK5t&bM
z7zJh;QQ$OSM1iw_5e3czMih7!FrvV7fDr|50!9>g6)>W}X8|J$d>$~Oz!v}`65fsr
zBl+BJBlCA4i&0>v5ecj5Qb?kgN@PCYKx1V7l{PY;p2a9I(};w}*Gv@n9AHGkdsa;p
z_$**VfzJa*6!-#QM1j`;BMN*DFe2cW<3D49ugBg$;~2n-!X>2}{#fL#0_y>y9z%@L
z=dWQ11Ju%J=+j5L)92xgC?BEx?3-Qb=Xj2$((ix0H<q47qj7I6eXqUVCs!j!ANLpD
zPSmH)55O!B<H|tqrHz=+h<gE9Z@&Q7X+#F*vj-10509nM6eL0GGQR(JJLr*b^z@$Z
z|8bCINF&Pn2UoVkNU*8*|M*<j>PhC5|AaL4n&AI($SI1X{wD07xAxCl`{ze(|Kns5
z!OAtL{qsO^+3o)d%Qr^s#CtbPw86Vld_R~WjmURJ7`piY`hnQ@*HNdNefb+XienS@
zU1OVFn2V__UeC(a@X|;B-qQP>?C)YET(@ZNHAQu~-tWB4^4!hVYP0vFUKg9mPoJQ8
zlYNq!;@G$?McwhLi#e9`V>8xc#JHO{CWH6H`)}Hdv>4ca@bQ_gwSNXbe<V2N9WLA%
znfGyPB|INz-GE-wdR@youU}-su%>O~-sxq?v^<ahGGN+-=`6sn;+jTOUnG1Gks*yJ
z&xb86&(Z+1E$VZ;&f<mbtk+qY#FdYlr7UR<0DoQI9|IrK4mutG0N_-ZmcB1}%T=Cs
zoEIXtoU1{urIxFcxns6~y!E2RYE~DbFNfCndFNesR2%>Eu<rQZj@|wQl0jRpKyx+?
zdZK6AfPP`|kAD>~Z@Fw*WcdxGwNLOGTdPg!Vv%hI*dJI$Gxm#B@}a!2pC;`Obn64U
zCgFMn<F*9V*=E)xXsi32t3Z;DteKIKl4qxRnqPFJW4FCGmeNdd2`|#HhN%O;Q$IKO
zygZAfJ?-!qzG?N!#g3czC=#=XciDPaYm7e``__OuO4@UD=PlZoHcKO-e$bDS)-KS!
z*!wqay(C-n*YZ#-yboaO^K1)SpC6X3PZ1%)7HxeVC}5jB?vD_yeYS4v5EuFDW$U|9
zeh(t+CD}S@d~)r~aYgOSeoolp+SD4A@A6n(ZpYjtLDTeg#S8mwPa{p=W_ccIu5UH4
z9>=N82BpR4H*BxzTchc1&$5VZx%llI@<>-`N1xe5_SR%Qk1^QU!|d_Q29hF-<BziP
zy2<%FkOS=#=WoiO;}_@blZXsfwgK1F!Z%qKJh=3HPV+%jh(D*1#?X`Of!gOZijU(;
zx4HWklqv6z13v1cV`H&AmvPF+A3|N?cJ2Bhq`TSGy-(hxUDH5Id#0^j)1$WQR>ms$
zhn<(k$+wthSoUJya`pXNNO#k>yDzgzedmFe`p#Q@=SQvYSrSB0UyS))&%I<v-+7=I
zs=nV~dBSBod31IEVWhk1-rbYhr0(Z{mb#y_x}O`h?mt3;2wT+s98e5Z_djTP!eyQA
z&mps$?%g%+CUw6GwAB5o)&1(Ib^kFEMA)M4SAk-vx__hP372)c|If(mrh9j<WRtpI
z16t~S&FX$_)Vk-~$FN1+uK~qSbziVN;j&Kmzm3dpx_8(6T>t5FfZpGskDq5%=>5Fa
z`yXsp@BQpUV}&#J2<YfK5$oY#U%EpE5V)Qqd<c;?;W}C7fq~CT5ZR1vHgPsW9=yH>
zv~}+gpsaJ4=6Z+k%|IS0$J`_9K@wp(eV+S|ET;?zLqD5f9!Rav%3At&NW{k2{l5G*
z7K)@kc~_s%yl(fU<e##ry_kN!lMd%x-0gT?n*Yc{jK2JC7R$(Q|30~6>|3Zm?(MMq
za62}=52ro}J`>mRkSF4gv?JHQ^g+tXV0Ap;njUwCIxgTt7_$puaOysstkpB^@?xpN
zx<U_^?K<zJ!6Wy0_%0m#iw35jstH`lXSY3qM^Toyb)5SE=@V=R>#cj90{OSIA0D^u
zm|g`;y|4}Nblq#?H#k;r;+r2qx{Ghhy9+3m`u+Qccrkd{C4(-nR|ALgwh!`zdr`xE
zFOR-qs0T6*=o`eso`wH@HS!%W_?JE^zLCqIlo^H|TV0ft>2IoM+F0f9Vo$NfeW=&P
z7M!-TL~ZRmf^mYQxsjPX#Kwt|yJlPG3ti6-*s}^$kbTc89a?q3F)j1~)(Gsy_cDbG
z%GqsfaL0l#vN3|y^?>#kKBdp4aA0e7zOmwt2M0+Y+?O{Mn1`VDuy&{Flo#0(zB5d3
ze;Z(G*z&sl5x}YwT(`d;Y5I^Y7oT_@()!!S0Hq9<?VqqPbg}*OEN}wbGhcPXBIdbx
zIajE!CE43uC$6)1*K?irtN|_Uy=LsaXR~X>;F(%C+e1%X=Y=njID(aPP+wRB3gZiS
z08{7BkXmOTUXEp<FDx!=6=t)X_OreqI4m#Q|2Og-+ly`g3-Z(k@&4wn6^V2B>w-P!
zfmL`6c+lS(9?tJXrxqddr@URDbB(37>jGdz(%p3lFrvUu07fKy#d*x0hyq^#j7WI*
z9KHfT6u1c(QQ%d;hytGlj41FLU_^n>0Y((~JYYnDF91dq_!3}5fu8`3NSHgoe1nnJ
z<H*BR7xSsVYZ1LP;7foJ3Gc;4cJm1%J_AwmR{<lk?cTG15rq~mPeT+KWluvCI1Lz4
z;4EN7f%AY71)c?rNEjSO_i2xh-iK&gLpxy%IqtseIvO9Q4|Sz~!j-@OF^vAletgAw
zDwWr>ay9)M^S?89C9hv}ZHxAaYg;=ebREa&Wem37fa93RVf^AUo%_W5D)P+vJ?U8*
z#%>w+{wwMPV@}j(BkP?0ZMGX2Iq&SY_anPEeLq6J83&nnt|4)Rt=UUtF!sWv;;ujT
z6M4A)7}|RQZwYzs`d+~ENE;!I$Tb5)8u17LgfwD?00QNw&v$z-U?acyDB5@P3-{T?
zXvUJ=X~VwZAvTs4-M#t|(a-my@9tM`qF>C-0x9~%+`aaCpInWt`WVZ+e#SD6SC1pU
z0P#hL3|s6Ab3kGH!sR=|kUmYmH}cbup-wkH?RlTnb=|ys)!J#*+G%yvcFIErhArA@
z6(}ydojBg~W2cX!UN<`pc7L;b&Dv?r+G%anc7g~JwrHm{Ai3;z;&{-Hop>+X%}#@@
z;dY+~N{)NyDKxH^eb0P_3?NVkgon3hF0vV0Zeq_o3l+Zyd~gq(;W|X}#5AvWB62T+
zY0fXl5xF9v{Sbz}N1g^!>(jC(d;^Kt7@vFH`-n}<eV2faw!dV3;O}_vP8mse-^T0s
zzUIF8e#AAv{Wv1+{$@l5g@@<^mw<NDJ}?{eft!GYPX}moUgr^M1Ex9e-{GWrSNqe5
zDMXe-e_k1pYoSs3$V)74=vaIthjbSo;TgYhal^}K)@N4&JEb=~#C){WbDT=pA0>|$
zv4@bxReh3j%DyP_s8bqPed%Gq3^yXOjP2#wTO&L>lz6U1B$uqiG}r8!#yZWu_p;|a
zveSrO3g_Xu_Zs3<`kqoQQ!b#K^_1pCCTv@!K^~Pa(sbVq0nP1vMgsrZaSN^tww>&c
zPTO?SzBpv;`W)kh4xS?5-$m@=8$A0q@QrojM_1eI6$Mcq<+qz{-hny{T>Gk?2Dc4+
z+Hh^7d~IZ#l;t1w#5R16MR_)Bn-@EHXq!(WcC*c3>*c*a`Yqrb_x3(Wf8}+PWBZo&
znJEv0^^1tVQ^(gLI=bxA2luX`nsm3+fX^Q>*97nHQ@;#pMDoSJYp>^y<db#GSOmcG
z!@P~|fqoBl)TX=!-}CZD-E=p>%~3P<d9&pA(o+PVd?_N`cVK*whx<Wx>=RtnJ7U&e
zskSVl*aH<r0G8zeBTD`(U_^m00Y((~3BZViQ>&ggiO6=T^MDa0AD2l)(n%psB1--&
zU_^oE03!<A1dJ$f7BHf~dBBK-sU^;c0wbM66gUkSQDC%_Gjv!#4;WGMX8|J;21n67
zxGeMN1O1GZL}2FxnQv%UM)jej=X_`*58qKu`UxdreMXdZ-802p63mD12F$=Vr032#
zy?l%H!+8)1)q#)Gq1tVo3Y8bxceCFkNCh?^4yVtE5|xi$eLra&P2$Dkk~PoogI0=%
z!sesDfy2F4?g{F1Xw=Xojul`7RtWU7gX=Zob$I6x<*nL0>WuUF4Nf|yQ<)RE_9G4$
zaQsO*tQH9b<|WD3YYvaE@7@R;^o3NZu~g>)N0Z01ND6M<166t7<QoB9c~()Ek$G`>
zcrWvHzN9WcU5W&PttWE5%BD9O_dbPs!XvyPkFieiTt~pMhnzO18MKJWU@fJaWD}we
zWT21HCND))yNDcehM5;RdvPPa&jSaMYmD`I-Ch;mHqr0XKuKMvsc%N=l)Q|p-@g<1
z8PvuxAMJDQm1*(-@uV(8zwc(7jr#r{2!G!_eSgC0J?Q%~rG+-{^~~qLp)GyyJJGlA
zvwU~61N>IT+D|Kwm$7f>L368p`wuPOUHY~@y4Y;rCTr}|dG>3@QTOdN&|uhN-_8TY
zcYWXfBQW{hG_UJDThO;<X&KtQSKodNvV5od_G>{~{jwL2f2=%S#=iYB(A;X@{*2|j
zOW)S5(arYlOF+v$ed%6v4Rn|^Z)2W<TbRH_BYC0Dk)OC$N4~6EZo*Z=7W?!i;4yug
zzw2yQ>BM=E1njyC%dAd?<;+81`7T6ze<JNIAF}4V-qzV@UicH#>!SbOzg?5?ypK#=
z^it2fgzGr2{~*`Uhm-UVJ4N1$giH~=Qzq5<3jlMzW3aLgcyB~Ydujel;p|?$F(OXc
zp@PoMIRz+WB?Oi^`c7*e_!oUQY#pYHfIo}aO|PRrBQli*dGQJI5L*vVx@SaECi)m}
z9|%&;9zN4^4T?P*yAPq~c#((H98h-U#oZ$tCNJ<A<z*H0^N3=Pm@Z^Thh=KtVd)~I
zPYZOFKXQK4XyhMD_oA;0s1eGacj;3bjH&2Zg2(ub!EUXIEuM}#&e(^u1Q(W*_S)cc
z-o@L_v-U3Uw)0dWuk<%`MPpaoSGs2gGFxb{La#lIz=p)1VymE?^zqLj9qbKerC9I|
zvM&hzr@ny5dvF_!EN0jtOqo=!^MDzdzF;HaOEwaI!bZSkUIZX)Bip9dOceMWU_`=W
zc@qVm1&k>09AHF&n}87s(|Z^NW*Sl8RltY>p9PF4@ETx5fzJU(6!;QgM1h|Gj41GV
zz=(utHAaEw03!<A1dJ$f9x$T7vw#r^kFA<0@L9l!gtw(l6gUeQQQ!-J5ebjmC@|`e
zBMO`aj7T_@H&NhOz=(taMfV}~k(y|2H2psCkEC%gvbGu#{Yxsl^!KRzk+sEW=&QfO
z%Io$29X~hFeMe_R@~`#Kf8^Y_(a;~u_oDB<^EV>;bG_(~e%-;b#`OIJ|BIXvHX8YL
zJWlj~{61^AzdIuO>0a`WUjI7pB+Ebg{<m$dm;5>b&`KlH|M_0@bpjY6{YyRQbJ>|i
z`3UDfT_Ysge|q%(uj_+k`lDZWkLP>ofAr(8uFH)490O$>jIR6Tn+SK^{|wZNt^14Z
zPJHEW{6^OPuV4dop;t&Z;+5+yF+P2J%WHq)m!*WE3B<DY|L@G!Z_31zP5FRpfA1ln
z>u>E(@ff{TTy10qwZTX&^P4M1=BIIC<S284jm*yiW@P?x8x7*vTGjbt&d8`X;+}z=
z@6h9Hf3cBw;1CGFC<hLa8m}}EBW;A|x6U)Q#P5z!%hW~t9g@I5n#GP^>-LO*d+ZUX
z4({b--|l8yuSR5GTk<g2b2g~Z^H%vU<#!hSR^8VhoFLxsWr033UCHp*OPQ1_i!9&5
z(=ABfYV)x7V)!XFJ8i%Wmd_ne1x)>E`Ub;(ke)V%4$^tlO*{2Z0al$s?j83a&7k<^
zRwWsvn@G~uET^<~uaPX!o<yZ}d)`N*t?ZG3U-><t=i&N%+cvnzMjBz2|13YL3gGQF
zjqAFz0^m2{J9Obshidz6D3@ayRlWz2zRlu;{L+s<k93N^XUcaFvPdAXzWO)~mSH)q
z=l=ew)HHRs>RU>aHhH_Z|E4@L$O9D(om2IJt_Rh_NsE&-sE6CbwCLeaNksjaKTVl8
z%CNdq+pBJ+%^heHjO*=c@r<u;4H*8>QFpu(bu<tcbhTp*R~=R<n5D7feSnFRX^f*g
z&b8!6G&?JmGID}?Li^8<miffc#d=z*NZXC*O1l`o3l^Wjxm@X#7Oe&h-DeYhv_EIs
zQcb(HCRx$6vG!v!&wo~acbpIMVV7Vmu=?24xP<nR{?cs^7tYkRFMbcklP6m%h0bEj
zZ!hB1TO5At)hcFV*z!+0MZo_9(eal?%Z^scd(yrdns})us@juowJygM^#j`O<E-O6
zf8WTSY^&{+zduKw*iz`32YxO+mN6aBGgX4TUVbZhZF{BnKP^2e+v0cvoCEm+nhF1C
zzu`Ede1F06omxNN2oJYfoEUe!uRC=pr^fhtf%kT{I|@JS2ka%oc*YRU7rNH5c8=~Z
z$-e&Rc}PPrk<R#9ln3YSPGgs+IC{u5TTA%eHb*O_4*Dm?+T0wgj^j#SV5G0IPxpF;
zMtNC}V=OKb*e_@&n;%&xIr(DiQ>KahXMNIj*G7<Z2iK@~B5HqQ-eawHM}Bq?`Pwe2
z|7)AjhUD1jkL|jRS?a5Qfja7QyvCj(%*&>pH9GOR?-82cBf<g7P`ddcs?7Y7U0|`U
z=>3kXZy{Rmj;l}NO7TS=C^Pj~wdlp(JM6jU31qzEYNA=?KdT!VKV{4t;{C%Mc!X`p
zxAIPrG^PPFGM%@P^3B>PvI1scove+7X&{a9eQeefxmdyV<_+xGQ+L-JS%{H=Jh(B9
zG$Zr6^*a^~ov*;AMn3_4^-1H8t)*rsV}Iqd>bLUK$KAn*df89r>{<eTi96yFbA(@9
z#y)3Z7-j4dVC^^5@x_yA{5P_@{=_=cC!%A}G=CFLM`PBHj6w2{+qGJ#vx~QrOgQ#{
zm&o@!(1nZ{uf+9TtcYOwiHsR^tiHwqp+_k|2tV+ti!b8jI-Xqehd-w>oo1=T42M@q
znYOIYapW<nT+ph*8}0Wf%E>#Q^Aj)YKL=tysr6wE&%ibOdRfcDr4nEkF|ZBflHU@|
zJL&5H(*`WZ?6iYxkXIq@M4UzB9C{Zb1M9$^JN^b&ju2RTDP9>L(nu2*V{Cq%J|Poq
z7A2-lKQ^VaUc7ykO}uejnWk;Xhv=*2pYe2pw)rTJyqke^Ft1qtgZV_|cKrfqB(N@N
zxpN8A{rSZzYLeTH{la!5)vdi}F>NgmV*e&^F^ztxcJCzESL{Ihb+v=(T&S^GJDim^
z<F}u^EOz*!P%}IZZU^#gbh%Og?AH!&vU=;s4zsA+)edGCQKY0@`|l5H(q{bjwaa3M
zFA24++JQU|*A6XU?6*H~{OV?hW5<KXx`J<=9TMId<0}5*Z4a6=H*b3|Majl-<(Noc
zC0`h)opo>G{@}phyiEiDQ0#KsgTQ1AGw3&OkXObh-E))qo>(nj>Vji+uXjQJ5_P)T
zN1nQ5i7(kc3Ezv-9v5%RvkB~y-&8*#zl@j@f_X#NDa;4%VE%CPZ5vr%&^{WNKk)cv
zWLPCGi$}(Hj*Th);ySmyCWCDxsdI>x?K*A7{4P6cG1K6%_PGj4S$rs7{tmm=0lz!G
zhQ!^r4btOW4=`x`BH()vX*cqc=Zy?t2G+s&D16k&r}<!uIZ`I}F-r)lhDoB4GVGz@
zH)BekU5qk2p!q0Z%18W&<4>X<1JmUB+l|g?C%uzAQ%GCBlY7x5rs*31bMDvlaa8};
zFuh|9Fl9tJ&(4!?JMTqW17T4ju7pJh3lk>;^C=_)VXmhb2&;n;R{avDjTi`{??@nw
z=RyGtJq0jjU|=1t5g7=}8q~tfBd^ToRbjE8%_q;APo5Pf&kB=gg;l@ANuD*IJS$9|
z6(-LLlV^p=v%=(=FnM_hD*Xn3$EvlGL!3gKMw~%Big*n1IN}LJe2|HM@~c;@I?1||
ztUNg*zlPNTh7K@vfT05n9bo7HLkAc-z<^)OlAq0*B*dz~fPbtE43;10MEc)fAuW0f
z`XG)wU?l|d-De-<>w*+j{Vz30AAB|1D=+*$&*h_!KFH-PP0cAy+?V`s)CW0uupZ)N
z>4TIJv?6^_WJ5lEkA0ef@IiqLEOxN@<e7nWt`^9^yoX_6zRdj=mS<rWrg9iqhhqo>
zVR>3<VR`q{!c-~)>&P=13zKK{bMmY(c~+P_D@>jhzS@Dwv*wd$g~_wR<XK_ztT1_2
zSRIgjl4s2)&xC2?@76x}*WgY39{1Po&V~Dqg!qEag(vVlvssy*L^}q`mPWjYh(L3s
z?Uh}K>Aa0n_b^oQ*y-w$uQL<2NxXJx(JwC%def4><kwEO(8S>8Sn()e@<3V`L&u+#
z_DCQw4|T?`!<BN_^v+uWa}Q9{n15&rP0RR0d$A2;s@*Eq^3z#&<Cbk@uBg>2jSMRw
z1A+M*r!UGzg`kx@jK${pPAs1TgZhQ#CvtWIWh|l&_XASR8q84kg`C|8QF^jlW4X{g
zNAJP|Q0ycwOGof>t`Ql58$TgeG`OSBJY}wgja5nqKW)eu;ICU)`R4o;=+UoL7V^{P
zm2P?f0&(dW%3@i^%;bVH(d8*5jVh%+?40@#D@(0Vo=1`P5iNhIPXMNT<binz<FCU%
z!ph&50E_&mn>Y|(ewskH#iX9{X1~E^EwnH=gpVL6ps}-U%Z2w@sh;M4rAt1`HVwZB
z&a;?iB?Q(3ZqCbi&}M>dyYnZIRCyr7&Ywk^{M&NzB{%(ilu>moM_9LqsC8NPVf?dr
z#<-uaWt8*Fjr)raAdi7{AY1s1-R6NGdA9x<n}%bA&orqF@sxmu_}>p8J5?{%%lYgP
z>k@)r)>ZI1ZbjxYtbmFLq|J4W^=)R!<ZAhrlZ%OyY0`g`6>P9Bq&RlI7x}EKfo&k`
z&JWF(7LVIZi+AVmA$=dBrvDf)Mbb3+Q9aWxUqPBd%m2+JHNA^AJQ9}g;{4&JX*c?=
zZNKYAz}GqHI{~}(=a6R5`s{}{IO(^r5JAh|4)~~({w2V9C;b7ycROkJB{%&!q!|?7
z-<xER{#G=71?O3ZpDUgnE$=!8rkcf8r_!l3?1@d5-j0vAn^mG<nszY$kOpM@)@dix
z5$i#pJ3hWN-)MBCn$tFo4C9<*fSk565V7r{pl#Z(pQ*GO^_p+DeH}dX;6yxAC{W$(
z_;|T9uW7@39?8UZG9-{b{6%Cg;sHEEDEBN<d1gs}b$Fj)ULbe1QeU!zN!a!*YRs`(
zye(Zr+6vtkRJOoT&87Q<r1_6J(-_;6o|$sq5+hw%!*MRrcf_VL?L|zUHjC(l?lrhx
zyyt*)*>PN{9bT{I)z-lnvC;mI;3C~UVDVvG8HkkpG9S3c9<h10Uhw?l&B$l4^#<Fg
zzK5I}<61m2?)@z?Q<U79$K5dxug*~|64);EabaC~lJSkzEbqZwa=mFP`6%OD65xW&
z!o&YUPFK5`sW52s6hf}uy6xHBGwZFQ>Nu_s*(>!9n!?LwYzECG+RW;)tKFKQ#bE0V
zXt!CS5aU@qqO&g}Ggb71LvvWRmo@ENHJw2r(+Dhc?B=c6JnH{Zz^82*z8=_(V?IL~
z5p$6Q;z9np-(e-5BFZiycC(}W*pa<sC7yM5?6$Y}8t+L|_r`Ih64ZX&XH0t60R2l@
zkMyr@{SNuk&t7YB<I>GuSG*Wyx^9C$<y`}&8LW;6f7jqOKq8}zqr;kCYqTE7o5yKJ
zd8C7}(EF?@0~FBqF0LX$LnF`*sj6RgeL(ILcy4JXEU<icT|>Rz;>i*z0_&si?D%-8
zR_IJk&D?mp<@<Fhk}~LX=dUCA29qTsu?=WnamS*MNp#*X+IcVVm4(WRUvBxQm#W21
zqa~!+Mw~v#&PXkyW!aU$S3HBm+X_Lp<ikI%XnMKVt=W1^KO9YquO3Ia=qO4%m}h&@
zhK!)STrJi^;^c|>r2B)2oF5pNk8s8N@Q<+e6;8xLf4*3{zgjuHXm!FmGXCPMgiJyi
z_`2d_sPjfdgip_!tKhyKWxr?B#LtPBa=rxd4n!aEU5MXCw7gvLXMpK4!b=-xKb4U{
zU^&(r!TE9WQ{b6WvE`Jb-4$Oc)iU%0R%M$Tk@xL8E2UPWx!9=t9>DY~Afk7wf)xLy
zZ?AhN{bJda2au^nG=c|yxBIEF!c!+_U-jyH!^Wn`-6r?csoP(9>+P=$NZcJu-+BAZ
zC=J+AI<Uv?sY*_|iPg#OQz$H0K3GooW;$hG%n5aY_obImfS_%E8t@#V(PyRBtor6>
z)J1nkc-ve;ail)SPHq1S-bZC=V$<TQq)mK+vruS1P@8X5+XZGzJ2cq+TN7ZVJy9ux
zUb|E5`0WY2OjI}xh}EPX`poW+PBfa$Os6<s4fD4n|FMZisVOx>oS$XhMD&9Qd)FM`
zd>-2VdG~q~%l9ue3$-bEd)W^E!pqCh?yq~a(^rqoyD1aVw??uP%~nZQEQa5c!1v{?
z;+rV(7l#60cr|eT^N?@?_5FpZ+_9s_3+N0c(8i?k&0*4Lm8Np{M`>VgyK?)mXyBfs
zQ<ywq?6RKDQ-(@MJ_E%*$a*@@87>{W;j*62@!`_3%b+NoyJ4T(hef9YN2}BW0`xK3
z|DIvtFE^{zLaEX6K_ZXWw;W%-4|L{+PiG}(rJ*cXS6tZ~K8@P6h!dW9NII({pfh9W
zOjB(t&)E^sIVyC@oc@IlZL>C1I-FkU0>=Xyn6t0^;LvH*X#V_kQOE?c{O(Zcl*=t4
zaw4z`W%=Ww(@<GVuTlG790i?n<&4{JI0pRFaOqUqO`|kpnb4pA@9^oU;sX1?pZDw>
zDjmE{Y5cjQeFi?T=c=L8P*H@8_%onA*NuV>d|<l36<E0j(I}RVIeT6_GJ1v(eH-)I
zp1X!chwG=@bZzm6MGTPxYo|T0A0mFJYu(xj_g8xshee}0RX7bf)DHBoq0MFTy+#2G
zb|I0UnF`04dqL-|!;+y^TPoo6+x!W<Fo8fj<JrZYpBxtcPNn9zCWXXIE*$eo<7bCT
zBWGx2qcnbHs5GW5jj*p%j`t6h#<Za!$CQWm_?@BBn6WgXy88X0(l}~qM0NEiL#1)d
z+CyA7@ZB#Aiw52i!fR<lWBOPq2lj*Z4C~%>B3yrC&FW0@wl8vC{MTX0Q}KPDcSa(S
zAM|&OyL(f^qOn}=*xo*6yvz77#;m=&hee}0U1)Vmk+BzZ)83)ot5&BM+W~gN|6RbJ
z9vc5sE_(4>^8ehS;h$buj`2_YQ^UiL?JAx5jDE1)y?1D95I)4i@&LU-mpP&%ta<m|
zF)SJQp?zU8H-i<3BZ|<$UhLjC43!Q)WG%E7It7T8pOIgYu>BjGetYY~qQz$c*+O}q
z%BwA{aQQnk6^>i%=MN5x7S4thy@7%meT^SreYN*(!=k~*0gwf%61z}WLt8VPURc2}
z2t^^beQbfyFrlunmfQQjVaZ`=sY6HTU@qDFkzvs>{id<hDKyP~&N1Dh75!1BKN=P-
zs11a2wv*<S(l*!%YofhFn}d}O?BmjSC1?z34ld(eph{hKiH)DV0=U1rWj*2kGZSuV
zQ!jY7xOeM&!-{vJI$dpNpdNk-o!7~hbTCft+xq@+NM|Y}GiiE=(G%7t`wk9GPZQOt
zK$={zHi6IXyLN~)FtZ0#Chb5>ondU*xAplq(3#x5WpMWv5c9*e_8e%vaCkDwkuhc_
z3#iG>qV>6buNodLo(LWgnY0T$(xFUSpECpf!L2j0I}j3^E`f}UV|Rkq*5^#_qp*WU
zzkQ(}oY}Iz9Ng%p8I!a<HN1}}t)Cb!t*K10QFnAkm5I*qn0MdL50{pe%OyA;_#K|P
z?)$)&>0wWrCc;w|l>=kwzH>vw%crV=zKm%^U#|k4Pi~nGY>yiiilAS2XkU@%v&qk5
zC;EC;O1}zm2PxOdNQ-j(#g^s30w%-Zxt7N#$TWrMXb!lyJ_ko|PiQJG2ku|?J-%f*
zptF*{u+;V`3clhMQACyn;QxO^$4|2;L02N9zuWPO`ra+mY_@87y!viL5m|`$dxnA+
zKld5K`+Y;fyAZ*P_169&%)QXVB;E=QZTe#1og9>3EH+))Zvn2CYz5au_yg1ImoEpt
zTL#6)a{w?(v?|4_ea%zselze6d=JiF{hg@f+}{Ji7{31%gYp>So5<lMlN`Q*pk*jK
z=I{LjKSyxz`n9QS?pS{2C=nwNH+g>T5O|gsd-9Wfl}GT>UjCqX`K!4Topz}h{M?G*
zq~BMEf^!0x$*JL$zPdapUU{#2qK)w}uovc#{Xa4Ud=t$|9orJ|xp4na4Hvg1Q-CvP
z3m_T1|1$?Uer{y6CL^@4-r7I#vj@ipj?Ppr4kQJ<@fo3qx4-uP=4fQ&M=}dld>{}I
zw0?%pvHugJp}B+?OGD#1^akF)=&e)I3k~SdyD%F0%J?bpMEU+^bo3JC`^VAHlV3B9
z`wQN|*+1~UN*DXdHg4HpC@xhyFq@34xJTIk<dEeOI<Yff(Z>&5F=RUKk*|fAT=Sqe
z@cOHZ{vz~Z^38$X!0V?j^vo1cz|L;yj-0niYv4VR-n81yO4!v%3uEPhTZe2nE7v@}
zGVb83rgdW_ZFlczXx2)_b~Dtb=>yc~!0+z$*5`6%p%Qd$>J#gO13xqj*|6%stBCal
z=i4QW83)?K#XW)JQZjPVFZTVxzKj`oesy5r_XAyhg)%sA9~&CD$2{=%A<JUkaGt=<
zKObbsi=x=kqEv<^{q9|(p@}tT0gGBbOb+SIf!=#ZL(j~amYR+kzco5q@)%q7h_%jv
zkBx?w^j~=<Z`3IMNP3?hA-zC2(4;Q$&DeoI9Syy94U4Omzfkp8LMfHz!23r%``m;>
zGnAAxvFCc=i4n=USd7X?TK_g0TKE_+N(;}d4~~t77Jig6+Q)04HSoI}z3pax+C5v4
zUuDlvPy3VEqetE6%cOnHXyi1sCwtTW{!!A-b*DWGxu=Ig+aAu9KWZL+u}|Q=fP*g^
z25vs*z{f#_O0$Hs&CEkQJHFfl8g~wZ2G5LX;mI>jx?QkeD^Lc!pL6gBhJjxu)W{=Y
z86WY@-NAw18<mgM!6X8C#a`0EfuAu6t_gXo(%t*Rp3lLz3@ZN=UkaPRn_J<Y5BHE>
zJup80+S3G{PK5ZL4*q^L0iXRAHqgyYsF$=KWa|abMzEh&Y@PNynOcLV_~hk>O%wJ+
ziSK8+)9sFrXBQ^mdnq`*X%KuoGc>lpN?gA^04_N%Xacu2&N><2%N<O5zPFLy99$F2
zRelF#ek_50`ZC~r_aOX{=!7h5)J4VbiSIpw;N!_Y3HVL`-){_nPmZM&k2C#|d?l^z
zHqxEoiFU<6&QA@(7eB)5f-mWL;fDN)4@ZWIfWOZV!XLkO>%w2s`#u};Cw`L5U(!C<
zhWMn9t;d&#egA$CdByLd&u!3W4}N6;T=Jpd1hze#K1*ExG5{{o!-QYeFJ{?SZw9WU
zy|s;WRuUWF1*qzLW5wa^4&X~#yKWMnelIM&jeKHWIh6En(uR1&wixs3{G`_~YVmou
z^`S#qcE%@-6Jp@tp_k(O=%Dz>BPI<Un2GN;$a`R5eA3|}5Bd~m(!0)a9VW_L6oV(?
zOnT3%Kb*!m?gL5kc`IbUZeZDCoe%gF=M4knlyynip)F4O<O>GHSrR_6ogeYZLrH7(
zzI4fFh1rR9_--7Ozp~gn7<j0|n<4K@`@m<;C5$b!vJ*azvS{l;HN=N!u7~>RgB#$R
z;6no*EC7^ZYwRl?O1fu=>v1EzB^-mn`vn}aO4NcI<J+NowyuK-=py(LGU@_r`$MlE
z6tB$x5%mUoC=CT?M8$#|@6{Zt3<q~y&4M5A=^knf2fwRo!A)H!J?HMrKV)r`tn0T9
z%5MZ`vaWx8IJmp&I%$7-^ZJOmwdk5-WYV+qzHrO1%U4IEV`S34bYJ+)9uoGYLVUQt
zJd|{=a*V^XeUpd%ll2}=uz^h7PCd?DN%t1EUf26ZJLl>z8yW`fn8WcbX}@~YI47b%
z_(r*~|99wjyUW!-zaj1k6~g&>M)3v8k+e6xc{!p#;z&7&J82(!P~4asfYproHv{)y
z4Xz{e^NZG^<Q4DPAG)-4e2$*^vxXDSFBTfUN#~zOL?<WOF?8@=)}e0<flkyr4elE~
z@2VXG;5Ku+VUjvW|GjE|0v`9r*jVo{>N)$wJ%1#N^{+$yX9(WtzLNf+)dcn(wKHpd
zv$l=bHzQb5{Y)Z$^P@gV^^YgkH$5S#{>@4C?T@55x1Q36uZ6rP6YI;aMz98ZF6y1?
zQEwtRM_+rIvG=o~)3<HVF8;d{q-FLTV>&%%cnWDn&+I2Hv&YxHUHp7~2zb>Sd-2!f
zZ1Stn*6anZKfqgkqbax}<r4|VY>O?x|5ax1c3u6XqqC(Ac`*82fA}?dV7bxB`U9w0
zPW!(zL4NmORn|L<dTTxEO~lR`CEoWX)(;Q<BwqHnb3N)!#LmLRS?pJRWFmUFpBdSW
zzp?yNv2u58dnU?1Hz5b&O(Y!qrpLGi=dxW<YSfy=PKD>H$%$z)g5c0#p3Zx?hy!N)
zHoheCtJSu5xLx^SyiqPNwxjV<0bf1jze)bfdFF0AYp;{`s`*nkJ#DWuUKxkW)wAX@
z>7j>Z`ESz0iwjx)oAh*Q&IS;$;yoAsLusAo!DVWw)hK&q|4gOi7dj6#eGjKEdJTMK
z1Ig;AGtCA>YiG{nJbO@@TyQFO4QGuS7$-RT_0j_#PNT~>htYvVr}aR_mS*tFmi|hm
z<ECqsdImbGl-ZmWaFD4WkdI+%Q;-Ai6+*lGXt7ZTSIrC#1L38{;|9+(@In_;?WHDX
zM8BL_T(%kQrjK(C1G5P3#bv0z?V*p!aq_KV{WOGtyjC2LN7+K9Ra=G;J)WrtrVbk^
zjqMD)(DLz%0F)U`YQ>cdK0_Af>t%n1XYpZ<&J;Tto`z^z)cEe10d3tj9!x;Te#SZs
zFwH|f?ZwIhya#GQx%Hi9V;LU`ng>oc54EY3Os&|ypOhs5O+r~F)iy=k$N(7;RABpT
zk3VW~*kp)L28wciY{5J1<Vr0Jcx{iPo-sdm+W28%ECu%~La*?5cs);-#NqyxknQCP
zWFwO+nI?ThJOC=ImxT3FqtPl?>ZYJr##210%vNM=p>mpSON)H6lR-bi$?%6EA~NcA
zzZ#Okn<ttH6Dp@hp_*#L!K?leI6$S1oBzymrQBKcVx<d95E5sA8-2zKktBA!EMzc)
zwN|s$D0w)paRp)?mMKDY2T|cRZAipy=n_Olx;ktm1_zl+z0#qG$WwF5c6Fv$T}B@$
zw%e7{b$GfsQ#+Qn&Ll|D%`^2S{A`1yz-hSxC(34^(oA_0bT|-zi<M01&c;JmI>jow
z#e$*X6w3jq(%Y&Jgni4}zkyzfk<IIr(Z8w<NJ;8uT!S;<=QL#V4}GPDpWPAG{4*W=
zhED)OY9lIc<3$BN4ztamCztRQgVB)3^Iw$%{93NH*<tECw1K2Z9iQ<S4F@?3m4${V
zL~_~~Br^3zrS&G#lPvt~fr2=<`tag1H<K-DGY+9YVdOGaGM!Kibr@XRdL^8`R4iDZ
zgpI0xfrDWM9x-1opm{;MN3Do&*BdBkR6V)PK~?zL8NVPY45&B~Kum&9^*MfoX){cy
zH%@v`MS*7YfHPyK9!>)o?ckht7$qnssut%l1BuIV{Nqq#dNeK2>==*XFOFh<sFj-V
zZqvO)aqRL1pz&~knqcE;^o`aLvRIMn!m~NFfZuFu5^`rS#06;?)@&D1{L*29Zi24V
z@k^bIzk(A~n+>Q54BC!?!PWE?E?$mUM-SlTVx=RUvo)XLFejYzE%l6FDrFi?>0)?1
zf<ER+cIZoj!%T?QyCkRmKwUm-%|IZ@D7DD~`oE@H<xFE?!OdB2MRJPeGj0<mV{Mof
zYqadUZJ2UsG$MseIfcbii3<?r5Tr^ElrZOO1_(tnsDsW@t6s#*6YLi%8e8Q|RT*)^
z5`2Oy9*ebtqYEI8(MFCeQ}JmBf8&}6+)1tN$xj3vu`e@c&{a;K#)uIf1WosJlIVZV
z5+JO`(JWjV(D1s@F&!(jh+~&MbX0Ui&{*u$siCTW#>W~>smDw7$GM#|fQ6m)YeY;S
zc;6uSHE*W@Uq``glYnZW(W>Ee?DfddRm^Z~CW?d_3+Pc;!pS`11ye0oOC29Wkqlhn
z*dCk>jCESJfMrv`90|-rfN@$5*Ib@`JICW$yYkNrKV0cKN7*tFoH@Jha9GK3PjNLF
z&T*?ILmqdUb6&#(Ov9s&@WyDEFz11WX*s*oDX;O2O*hT6FiqN=SsB7|7N1F)BOpUK
zR)nM;wj`9x=JZ2bp9!Y{7R&)j!m%QQ%RQM-P}-Ux!^22L%jUp4s2G{{XgWPZE_&XZ
zXOCsWn5f668Bk6+GoTzsW<WVJ%z$#VmjUGjE(6LzS-gp`=UEv!<=9u}*eUmXC{GV^
zqW=V^Erll|RrL&`YH-*P52P?>>2T(RA3;iyJbu)Ud`#h<iGyJ_esYbc2h2bf<`fun
zii&$;i)XR|LWV4QqdotGI!8(mDG8FW20MZAe|^_Wj9i1X5CZKu6M7UfghP<$Lur0!
zIL#69?9oD+$KCIs2{O&uhe3|?O>|4!SA%?b2fnWllg7y+dC~`Jo?Mh|V=;q|wo@*s
zFQ7z$LSYN@oifY7geGh;zA-L9KhRpuj3orjG%9((W=&{zU`)c3uedzl$5da#4Pu9W
z<aMfW{cN#P%1wFZn@CT71Z$<hj~Ma#yd+mv_=y3g6uFl+pBwOo+CX%d@DsS$2Wrl@
zW6oz?&KFk%Eh6VTC9#@*aU%)yIZWgW87+@wntE_ki<CFwhR@jNAnunM;a3#;#Q;}x
z1%8)M;CBg<YmP66ThoH(6lnLY`|yo;BNE?@citwq<e2Nc4{hEXb~4Nh(%8o_CBdu3
z`rdEkom?;SmaI+L_f|Q+6oM6`oo@ItsQjpXVP(F^pWTafJ3GKxzcDF}Jvq7|eNJpB
z|8t&sL(R%)F8I|?4v}C%-UqZPbAf}gj6X$!3w}A27yNiAFUQ13Cpo%c!=#E1WZr?1
zyE}1m>`^Q(!<O>Ki7+rF|EJ~ujI__m|0z!_A^!zq&NELIu|0!l+W7w_pZ^zISe@X?
zHA)*)QHK90!+$BmRm#vFW%!RW{FgE)1Y?K?t57ow%km$~1Kt&Qu0L{12(FaHEd`D^
z^HJ=8U=KGY?PXKQjg`p|%ti39mKoeSGA3YzX}5W2XzXc>$~y{3#9JbQ5J15kRSS)^
z=NZu<@FT?l&_@86-*ZG&uTiR%u++iEO@SLXxM#v`rY5+q^yC-$xDNNY*Qj=upD}{3
WY8s&2KiZ%0aDUE2R!;@Hl=}Y#_jHK>

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-evm.dtb b/arch/arm/boot/dts/am335x-evm.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..0d5c0b3a96fde8ceeba73637a1353ab224c9fc9e
GIT binary patch
literal 93853
zcmd6Q3!GzDdEeFS?91M@_vHu11Q{>Hffb|C%<LoKA=?XHV;fIw$1#MU(MWf8l$Az8
z(ma+zI#4%tgOe-?O=#jIla{pPMckA&)FJ7lgv6wIxG4piQnL&sr3q=AHZ6~)r2qeS
z&Uf#*cdj%VjkIunzoYw|*Y`e;d+yb_&m8>PUwEm7pY%NMw3mAL8C-8eJdAh<5#fg4
zNB(;a9QjSz)Gl0aB;2l?DApz>rdBfkQcY7UD=cE2QN*he*-q0p$I>rz($@e!_0Zkv
z+wUXJ^lKiz4;cul(tN$;F9=LLuSI<2SiRI3t1PtrW~sig;FsF@$;ncdVXWn!ulWn@
ze9k1>#pZdxovGE!i&Z~=#?)w5iq(8pP<kV{q>9x_vE{dzLmGD?-rX;aS<<NFN|pfe
zy&CcL3HVM6k0H<5u_(K_;$~cDf$PB@aE%M@7{W7DQplX@^N|F6{pyoA??9YMz`3Qo
zG#V`E+DGxt_k(XT8Q)#tuh9d(L>(4SZbC{PiF2iIoYYKIaK*XWH%@V$h%$+j{_|MB
zI7{L`rQ(8dZpHUQ{o*S_?Ce+s-;2TDj|#qMUzj{aW1{wAYc@X)81)#)1Ka$>mTjP8
zHb7vTZ$Vt!qD`hTe=$Ekv8mn9_S6mo0f`}y-u;L_FYTh^7Oh0Fbli%M0oDio_PpO*
z@Y{LRtQMDij&DRA;QrtMajV4Sn`75+B;ekvF9QdqYE+zYkiPek9&jc1yC^~#w@Zyh
z8MLh)IOinIG04U|(pc0npK@`&@rupbiBi4U_E$2+)66jXyb9N+b$-i9w&<DoKLI?<
zAr7WDm_X3<p8_Utn*OSVZ8}9hkfr6RgWl+mTz1mW2TZ(LpL67HM3J{ruKJl)yVy2!
zRjSrlESyIQ<qT|dEdk0E)@4qB?-XFp`HKG>;5RzyN1&<`HjPWF;*?zkOy0<g##Fu0
z$h3>IRm%kNQU<Ty@SDYUW#N3LQHRU7GE2EkyOOcu2lU^8s(TQXAJPz6fp;pK5jUdc
zku7!hfv3lqIQ-dvs(A;H_e0(_-}{_*&E$u?Yd)s(u`bs-#D55pG!RlBz>m^^uVr$l
zrbr^vUjsUa$}e3<eYQ1p4n2L@JJfv6JN!-0*nFkKwa(w#JX|)>i3sDgeGKqsc{<af
zJZZ#E@>pq-<$1yHi=}#$=Wi*Gt1Hfa5|Gb8Jb|um{m5%IZ!29<hCE_`JD1ID5BHJ#
zSG~i3weB7HCE`&&Xm8jd$~SPIG7G|FoxJqV9zrw6#+`AK?^Q(QyS><)t;et{FJjkC
zxR0K>>>c@J!#n!Kw593zPlRuS+m5uB^9b&-Uq(}x@6NcvH{CPfd!f>9)-z_Lr9Bl-
zV9Rg&@!!=vW6NWwp7xGDbJjcd)Ayo4`JlcrCQu#nBYJ7n7W0!_2wTLq{t;G+jJX-q
zWTwFfJgKKFZ1H;=_aH+!4{3h1?9VQqZ^_Uv^jh_j;*fD2V|Tq)Y-B16bIl@4fC6JB
zuf%(hfUPr;u?4n_JbcutOMUzy%Jw2s*`y~laSH-a@Lf%yRjD;FI?vh}iFAM~aXz9r
zEJsLv5<i4V=cCn$LakVln;qLe#qqGliqU0*U7n)=fpuR%z|L7KE1BwKX8FQmBhHnn
zn?}`*v+MW;*|X~ui`PTAj^cVuuJ|Ed=ri?fvEfyVUZt2t97iUC<*%!J$E|$8i55hU
zc=j0!rvYEKaDY$br2<l9zfhaV8y7{6sUtoV%*`TXrZyqP!V{@%2rVyf?^M$)CBK;0
zQ_n8e{F+zhj|Aq6?kzoLGVcb|{er#0ZPYSzm1b?Z*z{lSSLawo<rjW4NQ+Mdi#Vww
zb^7&<tm@97GBy%c$*w9>T#WV#Y!=}orn{Z<LhVwojE8td2HBAvfiz&m8xf5GQqd(m
zL^682o&apvy4WgZ*ik1n#R5}@ST`hP`VnoyzWHp^Ut+dRclAGxTkKyp<auSg{mB1P
zxzggQrOZqO(OZ;X8F*R7Hsr_UvJ;-|@g-Q(L{0j_gZhw}uUNDbKT53zI!F^0e-P8W
z(wMMGnsy<a2aG82G+;!5X8<D#+yIOy@G4+LfiD3@6nG6VqQFlAMih7*FrvWE07ew}
zIlzd7IWpdY$Sbw+A`4Tiw<5C6F2q|A1x^D-6gUeQQQ$maM1iLPBMLkN7*XH`U_^me
z0V4{02{59-Yk(02z6=;q;O77%684anMkEXm^^PO*O55IsD0RGVu)dHcW2r{7RI@il
z)G)?8okKD#iq9UbL#Z}c4?^>Yd6YKkzKd35d8{9%k)`cq{H!CLDpl*H3+8UF8_sy!
zhG~1DFp)cT@^qneffW!ej?~voQu*+_xyp)P&ImQ9-U!CVRVOWcaa5xhg0~BWW@#dK
zVMqAi9>-683;v}_vt1ZJW4infXrzvRIZlHf7}Cg@O_c0TXe^wJ)8Jl;L&M&F?1aYK
zSMtEAHsl)UrBNF8R$(VJ9)D^zM&o5lqYZ;s76RnTNAJG$t8xph?Z`jpJke3PQLPrR
z>EHu>e)3Ef`3zdurQ!BRHp{SC=(^H|{gHbNnA0Q@5BeMX=;$THHzCd=t@z0c_cvm^
ztmLe;TF>R<I@Gso%Z%``l5@BSa0?&AtvE=FYmOML+N6knT13~nE<HYvAiZ*BsZ#cv
z9cdA_Z9hVVzc5UT{Hr#N%g9T@GU?k~N5=V@GJH*<NbyF-k3sSEsKrkf;(Xo2OvF^^
zC$*EpSNSxuhsxKdEPh-z@%0vFA{xH9@kIAM-H|6}oo;+47;%jZ-Td}3_-q>S1n8-M
z(3c2Dd8pBC^OJV-PV4sLOKfY~C;HO+Z8=$p+pHPkt6XjhQ)fE*5p5jlPYd-7xA9y@
zCokP}^d9I31V;0yr*czA?E9gP$cyU8j5J!e9~}{QHyy3na<UND5%0M-@r4fFZQMDE
zHg>+AE0)@IcO<ZU$e2Ui%GWCa>$(H$l96*rldj559dVW6@KR|tjKRd2ow}}$24S=J
z!d~EK^dW}^`Qe^Lj2|^xM<42SEFx~zP0|?oK3h%})MkVq2;0ecd5oEervGDa*Yy7q
zvJ`)0th|K<=04r@fA#V2$+RyvBCam&yZQR#&{+fV35OQ-b}eF*CsmuUmB?4GdL!;`
zdizCNP8L*e@Hf%bp(MWG>yrg;GL&mj9cl#lBYNxA=Sf5POY(W}qUFL<8|h8D5}ph*
z7S|Qwg&T3g3)j`T$=du|k%2Hw9_U|+pT0vsP#&O$E!XzF+J$(#*k$C?VY%3an;F6f
z_WsU8A4qEZzHGsHw+nrDY!v#GOXxS6i>+1xyPCpAerlrge8KUSeY>`};!asYSNk#X
za?G&2a6Pu07+o7IBQ3ORwZ+05Ch{}m9mhM4W2BihPtw=Fis;JDhaAp4K>GU~enj>a
z)DimaO3iPM3ky>@GYcr6?i|ofZr=Zr2d=|qy^JdZ*Zo|_--zhy;<hj?yihkGFFC_Y
zwm)7dCwU?5I6p2A@jmfw5gsNi4<+OVyhnVpn?8Ew!C6y?9@sZSJxm%N#{2WdUU@j=
z$Vd7djzS)$EDyuAh2tNhhrbiy;iTnZxVE4VTmKLq-WK8El=X*6<c9Tn?H|3`B0g_%
z(?o26_de?F^TNaAsm^-nWt?#5c8(KHKal%I%I)gmdzA<0o@}z<EMA@Zu0DF5Gu&}2
zX)dSyE<evxek#82bGJpb;)`Llp36rsIw4Nmb|hi!^gbV!i*Nj0<zczpwj<|+=^+80
zp2rIIKaN)%C*85r@*{HxajR_XqpOJG7uCr^vt7C(b7$NR?+AIAZv`BLe7ZImlrK1Q
zn%Lo;0S^-{3xTfs;lcHVB!7(a@b>~9Cg+w1q=)VD@My?G)m4Q0%$3l?3FUzgwy?Ct
z2%$^;9ob{6@gZ)Hzps3h8m;BRcy0<SY{x7+;^ijbwmKb2@{M>Od0m8;Qls4}H0Rm{
zs3$*_Gt;`_>v_D;H70p+bR*+LI^<9K$305_e4|p&7Rs|U3>L1ueVv*pp)`=EXZkvq
z>AJ4dnDq(=H^;2+Lo{PnsVw#Y2WB?iJ`Y?sam*wy)Pu8z5j_wu?S!!DUY_&3@KLLk
zXbD!@Nk4ID_v91*K<S^KTfx)?gCMqiY>U$=`m>4p1pUF~Ct)tz&3>x#(k|Q=5q%hb
zwBvT=rPqA~;<mKJE)H$kXN>ok$CMW{hSV3^g@$=na4Pcd64puE_E)YkIS+B&P94z?
z9NzXKscGpuFF;!K0`q{8oE^~e%8BaG9b0?V3vt`_vfd!9Y3eMtCfmf@H^q5_?{wp<
zmo*S^Di8D<618dCZW9mx(DGn)gy)xKyv<NqXd$1$wiR7|KhjbUTW6WzsjI2OzRY`D
zc@+YMOtLL?0J;n?cYtp@&syDf!pFOSCsm!Sws7Zuq10|x^JdvbdRLPO_^>5R2_Ia0
zkq=(!zg5KB5PuPoyssnDm%fOIbc%W4J(b0k45%LHC)9za+4pibFIAlgSsE`P*VOC8
zQyS&uiF8SWw5YFnoBp!BDy<~il!yF)cA$-%9gx|s6K%>)+Q$(o>w6H{pFWI8UOtUT
zUjD{jyYcW4>KGm-=N$#;)F`^@#0P1Bk5n4ht@Qjj>Ifa#=gDB7ClJ}E9vHgGY-xF4
zK)tPKJ%Bnwi|db!S$_o7XefkUXtCanwk~MOct^adPx{Z@h(fDcDwhHx<04WoG>CsI
zdG1mg=olH<uM7!ImQaY$1Fh7(sJ9g@t|cgs$i(ep4i@(B4x~YU>oQglJ(q*3qh7~~
zcsm&@et^jAn}mVHJ=l+ZVS`K{5dI+IaYXVDLWy?dvs+`wiA=G+5RfxFf<5UscnPi>
zogWP7m^UON#Ac0fJ=oHF(#X<PrXRAjL@qosr77{^0&<N!Ti9|Bs`X>bcssG>B_b0Z
z?67ax=*4fzu8e2h^!jepp`6BslNsETQ{3QBH*C9wyc}ZskvHB><o#hHgYOC-QIUI=
znVq7W%;P8zWX9St!+E5}e;J|xp$D0{J=>4W@pdBfj}V#i(WlH*W;dBjC=X<YeoOw`
zVhfM+YI*#V31tjD$j#S8`jI={PUPnNOIs^1uIS`ti}@2ZwjQ7U5$XhTH=4CP{tCx-
z#D5C`tefz<Fy5Q1;kENtTgT`ygOyBu>UhI+2UiCpP2@9!I5|#oetQs+bn&iUEsy`p
z0o(~qF8#Np`J<>5(45;bO>VbtN%O~Cn&WtJ8EJ+c=$E%55xU&7WU%^8)OQ)>YG=_w
z^qpY-g(tv4JJQa)RU=5e=$M<{Ew=P}or_7}5b-6@=WZ{Hgw~MgPXm1?`nbgk>GS!L
z$}jJ6=QPCv!z0&M8~D2|)9~pA5##!nW9BMy;NHx<*DZ>~kG+9XJ8@jodoi>hSwotE
z#-)x}PwRfb<}*#&+#})ILUiT8M*y=929#6^&mKM58A1kv#nr35C>zDncG7R(i*$;6
zPR{$adJk&u^H|7MrrkP3`8B|4L<X**$#dFXCvk<|B+YsB%}$!cb&Z+^OxgYcBK4C-
zJc?LFq^{D4Tw`+GtmU*LX=yq4lQ__7n)g_*L)7}bcmH-L&HHB7QCkrF9sH<GJ{c?f
zoKyB?r;I#oAR<Kc`4lo{5G_8@@2im}J;vC()%=$~a!vhh_~@l+w1JK<J!G$sn5)no
zl#kMO>XRP?%%F0KABO2({qGW*h`v&he|sCev=w`${FNn_Su8e#scFKbSRvqH<m!=6
z(^Z70ZuU55>+FX5zf`|a<Xpu-S<vrxae;CRB7KR0F!yyBSO<&LUDvc%yyl8zDZO1c
zmi@WnVzsUHV2@odLE=S-swdL=$A}&5&p)1_)YRXG{hwqT$owRg$?GL^6}mmxf7f2r
zCy!`9vW6=I`waPHzU6<!9iv=-_z>zasGNQJ1LdFy_|I5y429t2<WFBP;|~g%MzHh}
z{Y}fe`NC^0jwD||yN))!HKdLA@Aura8m6U>|2WdAcB7Tgl>vo(ZUD~MH1$WBQ0?T@
z8S|omm1kELMaOMD`q3+5>2t9(`@LI#CYEN$aLehsZu-$^T4eYM<fWSa`Ne7xFEE;k
zZ7Y3;_08m=^(i+4)6n&<cQ4`YMsiFZi~gA{9|c+VlP3`Ae-2LGwgfgOPWq^&0i0%5
zVw%};d_RfI7`~iT#1Cl7_|5W=$8uQ++C2KhQ%mJ?!TFCR+U@$7ckqks^vcI)o&T9K
z`zyALmpD(*MVzMzWGOD;iFjR}glU_HvC8no_v_gZLHXFs*Wt(MS1jkH8(%+#3Nc+x
zN+bNJu6T9%62@&FFL7Ca8ksSiQ^-<&MONyAIQQW4?xk|&yfuLG9LKqax-pz5krlxS
zTv41>ft_&v%x0XY;y87@G`@^KIIsdjC!GHTWidWaYkk!x$0@cqILpNnD<E{j`A<<6
z!+A#QD^AX3Y;W{gTwK{gpYPj@)4suE@F-rcu_Ac4(CN=6;C1_!;^qA=@j}0_Klq(6
zUd23wO+H0`i0NS5?H`JlV=ZwQ-QwXPU<T%)4*Kx(m-9~gvtI6vYc|bG-0xnA%s5@w
z|CKK1Ev519rP)~|H7#S@Keu>@%Z;&hAy1oOQ)#<tU6Ak}R8FEBp7#vffR|^OCQsxA
zKH=Q6AOnH<sMB%or~Y*9_hB|buyUDukT9J%7wb5EBWQC?jX>VW7UN}m#hlqH70Y@8
zm7#GMg~2-TOvcn;9s+q_zk#d_#1-)Ml+9or*uCpoPX;2?y9H4?5w2_pxp!SNSDCA4
z@izZlU0hb>zKHVoBa&xaq`uxK$(mJoWl6x(DE(XQfa~Znq@Q-mUkVt!3N8pUdOKhS
z>fl9)^f60+blRXYeh8(ZC@7l&tU8bJWNU^rny5>jNS9+J`kvwuAN@I`yZEO3QyW#J
zO)tJ_>_zSjUDfAy{vRFs5%Fjwmj-XDg>AhoDMb0=J{OAOe-9Pj9Y0EIJL-k^hs0|6
z^j;QCkG|7M!(Y_Dk?W=Tqw>*TejYK^s4U<$j$nhC<=klUkk7}OnHG+ov4_&I%<{#{
z2qz7TPv}x&O}`s(+DZR1;J<6rXuN4HOW%G8%3qAg>o?oFkXh`WMmkk1wwsle!Ug|g
zqgXDqtV)F@)}*7qhdNw)GSF`x5y-%0z-dJ0&pU9{fi3Ssk9>#)m+Dm<bwHXerO0})
zIq9X~_lh?~+G)hN&r%-2WprJ@9YeMNxP^QM7vEz@Te(t?hp_5Zc)Jz(F?{2l@KFcE
zhx(~Eg>VEP7gH`i-rTwjy8JaP4qQ@g{AgeuwbhFN$MLxgvMzWM{jC7L4G|&rHggqt
z6~C&7N5lLG-yDBjI{JDAR4Xk==YXa2L5qWVF0b@6!Ld+WD9=@kt$ER;np*0jt@svE
zSe|5zQW*Xm<bz%SA9CPh4h-K3>aag6o`wTcx6G$6Q7@#ya0yZ2_c-u-9ry_cc4eJG
zzQ{UTEM2Hp&d=kW81+I|SL`bq-1c`OQ`*b>aLxt;@>vhOiA^ah1L~$IYudt;m4W$b
zTp0)-H=w}Q7X&`x<Wm=EMAn~l;L{HL3J1=IaKzsCAs;w+jv3zRYgK)}fz)RH)5wGF
z1O5q<f6eDrVe+pq`B#|yE3EtzkMd7g`6sOW6V8WiBmBP}`NDs>xP%e9QmB<H^}=Rb
zK<{FUbEr?+2=d(gkbxsOr;)cAXH+*XzBKBS$9r+La0K7CBVX{@@eV6oxBE-o8OtB8
z(*J=^-t(}$dS6Cb;lFm^=R!C&>c9ZCergRc?Z9%^e_w@kjIW8X2bj9hm-O|ss7v~6
zuR0`5nKggKfgf|=#~s+E{|4l{^p~r}g*g4=mVO>}8K~zcaHTwif03C8)R&9<jYtb_
zyuaa&V5q}6N@Pl-&OXExBIpD#aclkw2d12wPoGuzv;)&;HGj>*xOne#;P*Q)`DcBG
zClM9?paXx%fj{iP>kj-|4*awO|DFRs<G>$x;7>X5rycmR1ApFuzu>@MbYNHi=aDb^
zua%0eM(FOW13gM#JODV2I0_RSa$wZ~^UsF)5&QB!AdcS|zNBuP4*f;x5GI{8B4MQi
zI6~)Jkrp~-94BhTh>R|j=SC~fJYeEP{Ztj#w1Fe|?yz}+6N_CO*|0E|2d4<cb%X$)
zSJfA`S_g}otj@cxgP~`4-RriK^%L(aQaF<|bG}xoWbnc)c|aiU8wiB^{F`dA4iRqP
z_GB7Y*i7Xey$qOgS{{Ygy*97kb6I`??NiVXU+tBnH1HA=vH}`kV*-IRbzeH^|Ah1d
z-ZS5Z_$`RMx8uEo<yGDt<^7UP%ROv9Op7eszY#m)uC0LkO#WR4S=uJ@9_>*Um@{I!
z{^y)Hl?U!)aBR}_xoBE=_(kLi5A;v@!wxbKY?~{>Lmu=39^_9u<lxHka69M;4>I0_
zinx+`_@xLBp(3s%4<Aq-S~c9YH2t}%zY=QW%G!kYxMCBBmryHLmX{|3UgnEmFMa$A
z<)P@ezFs{1it^B0kUu>lc}2&Hf2s8S`DSCemMygT&l#Mv?~i9sp5&@3nIGLJ>-InG
z6Jc8!za3mMKb6CB89O=Wi+>tk#)rv^Gma<n@|q|wxnc4`neCXA$jfUjFRUl}!D0lb
zx>oZi&FkZAdlO=?E?CLnU$hz79y4D=V4<PGd3FP9gEX#y_izr=H3HJ9XR)Fvu%)+L
zyx`+xQ3M??xhMA~MB%}nqgkjlN;o@RU#FM4y02;9MUc0fv6YCL#Afi>HOkTBNHZ#p
zrvURF(xylM9B{^_(Ps3o0lyq^%;tf2@g1(ug|Bk0m}%l)EPgXTXHVTCF02V%{rId_
zYSvq=*&?@eg`VZ<+Dl01Z65HC{$C4Qo_2G6mJZ8zb1iX8m==C`-y!_Sc}SiAFY>Q!
zJ=T@_vG>rpVT>Z-?`8s6`*AsH-owI4+c?oc^Rymi-SBq7oV4w(Lj-s|CRc+C{nvS}
zk@zmwF3QVz0IaRy%D{d@KCLb~zT@y)tc+mmZR@!Q=-KtL$RKhM55n#j;zwcbuPJ`|
z=D$WviAKx<o@JET=@(L(8LzdN&2npVCSmFjAN}x7o5p1~@69bOS*Ow{HXWC3H}`Oy
z^4;H!w6l&B|M*qpb+Wm>e5m}z?F(ExeD_dZnGn4u`JBFdNc!5BL!WcGF*>mRHjV1^
zvuPscb({Vcy!(UpiT-Bw-O=YhP6iM<*rmsNvR#yeBH(P|GCssW$l%ob7rs|BkwKv;
ziu;kYRUYU^-(}nDSoI;KJK0`eykvX&rmJn{4Z!vdpb;LEY_BiX4Uzt(ZuEU;yn6vE
zs{H2sU_9;N>D!vgas={9fiUJ>rcK~`msjL!%BVAWUPdQIK7(!3(a$gjNk1Q#+UAFC
zXv6;A*V=U%%|-7iyw2nLmAo$(-qZ7CAEe5~(-T?#uR(~Dwlh`<9-Aj;so#V0dl8w(
z!mlE-UtWi(!Iq^`{z{vFyzy|>xLi?zW$K^*25<-elygOi&(aR;qj@{`PjEp_5R?b;
z)9AVA_ON`ZCcNm}$Tf#K7af1VjP2Nv=PcsJIcc{K8>dt$uT<G6u4c$OC#qwbXoVTJ
z#aI|WBfV10;jDB{L<m-gUB?-aHglWsK(dJE?3JsEbBMxD7BC`VE&v(5JgznpMzAzx
zPT^RCcSFsGvDg%W<yRBf{<-xdk14NgZ`{x5%fMjF>dj2EMt8>T=z7!}^`|;q1<c5H
zmuv)_nlX|2sfLM!N75z=oCS<1a2_zCz|(*c1zrP;DDabj5ee^FHId5QwPqsoQ+X2w
zo(7C4_194cQR-g?jL3Y7!zeJ*hytepBMO`aj3{s(FrvWIfDr|r0gNbc12Ce%tAG&&
zz62Oi;B~-=0zU&7k??L@7|G{u8=1ccS&RZRjYwEcmqHS~R3h{Fb`m4==_%qZ$fxHp
zvJTf_x)vK<0}qJIAAQn9!UtAO6!;QgM1j`<BMSTsU_^n}03!<gBw$3quf;E8g0IKk
z^Whl4iozwObEgGzzVorjTLqd!h~5Zdj6T0kB@B?(aOkJ<K;4l(4@XA%5anmz>_|Vy
zbF7tq@9V^o^fVfcdL!wF?DY}38aaBnFY)%GK6MVoNQVa~-b))XpHb)U9N<Yr2Iiv&
z_c?!$q|qECf#3?he}6aVk#F?$uJ2^Y{D*qCAj-PQw!=uUt@rQa_f)?IJk)D~|H~oc
zC=&j*VgJ0ff8N?ZKWzJ-CX)y|w0|BbuDJbQXZh|lmSLg|{)6#NsLMbf;C(U!Wlr(|
z_5<ECe;BcoefiBg6mQqQYizR*U6ab<^^#l-o*w%5j{aZ4{w_wsb%*v|Q&d;#{}p#x
zo|F1I=9f+Hq``)}UV=6p->j_oe?{v1*21*d_}7t6RV%HDiScrEK5q_9uyt<2)oZm+
z1jU-DE@kcCF%&oV4P{|$Y3*(!&38dH&G+Xt4RH4l*fPRD?ZDi3*ESyk%+-gc|5Gge
z-<&kS-CwbFaoMBu0Ab$e5C_7Z<M>fn$1~>N;pFoj5Un#~Vd!&D9q@{i{@z%cGCl5;
zKY{K;8(9AL{6Z{^HTlT@2+PGDzk#$FPg~X8)KoS<aRxaChuLE&)>|jqrcg=({9*&v
zw)6zwzeU>Mt2OYAI~><;8nF&_%XLv(io$%zD!9(!>f%~Q+Tg0<u-t61QkuYnfc*F@
z@)=alkC~*T4-+O0w~14(w0NJ(_DTLt-TyJlPTD$5|7k4!zoKcH-{YSRT>h&_lYfn|
zHJf~z55>}^_c@CcxOUi;;@HCLF}WH%y^LwZz=(Cp$QrH;DMa#V`A^)};&?_{47OgM
z>le1x`78Kbr{KJnC9t3QzgVq=uX!>@=_TIJYB|@v8%)U3Drh5n61OAM^1PSpF_kro
zY|LjePw80AIZOP=<{!b8f%!)TGPqEm>zOS6P?+`F_=iT*{7Zv$I?a*rCFv)>i8`J9
zLT@IBr;mN7RWzettkTyRm7k=2r%paV9eov%-52w^1gpPo*&J<k|9lll(vf>AWTfPo
zyxD;we(eW#??g&7#YMchhe8C_p`EOq4L&cA98(4#NIlE{d6kQt5~M!!F!p)Vh&t9{
z9kTbP*ndGg*$grSK0+U(-RKMS8^YuX_%^L=)z<&c)??lH7{IR^BU^CvVe56ag{{{I
zW$Sy15MhV5UIz-;Chtk~a7Ea;t%--x@Yl`O51`J2wqBC0lg545&YY`gFWQ;A5QMwf
zdC$jC&cHetgTwVv_-d%?RMtt(yt((KX!EVME$p~=5-@|c!QNK@R{HS$y|0y0^OJJQ
z*p~jCM%1=%il$}kxqv+4V~qJ@WKZ>Gl<Pi*-Sh79jE^2jUmTVG$?G=fC7FZBH)Kql
zmsqCb66d0GhzwTNZH-I7W5*@o8zc=LT)IBj`v@w;pX*6u%vth`dBr{lwfHz*Y#<^C
zA?20h(OE>Bma+ER!gO2~d5-6lCqBpfEwt}sS9gD8n|4hDE$y17oV*U(t~(in9J`Wl
zG0mXt^%@{l`&|V5QN&LAcK749sqZ|{QqOs-@BFa!JxziLDqDZglt%MFF;IPT>>^JH
zd(Y!X`J?WC8?lq_-Mz?d>V5`jsrwnL`<Y?u{(~flptAL;`x&4ZsP4bp@`TGK-Tw|U
zJL%qCyKYnWt3XTLuUg%&4qNvhB0+>5>V6d{2CDlvTb^*)r2D6l*-7{A9@#c^zXr6_
z{hHPN+OT!cxsPFox?cl|f$F|sdBSCr?zzV6q<eQAulF!pzo#;~4wTgUy4Cw{ZddPn
z(VjX)`;KcSEIcCj^H}G~dV_1IHX?(<M*tHa*1u*A()SrvBAc<zHqNBVgIDhJrx7)9
z4V6aZ^^J&-N77siGLlFdkv`9TXO>e2gb|Ka*2hNp|8?3=%Rc9nec35<)@;JRZ7=tb
zvtb)qOZ&DR@y6ED@=a1?3q9i0wY27Sy5A)KlqH2|X-EFM9IkP27h^;hxnlI?d!?*E
z9KHMGo{_&n{ZVg^-Cx?X?foV7N${EIlW~8f4Zn&=AEfLIs`LKlL)`J{xPU*@ncW40
zQ}>r-t)6L>=SvmV6?(YrWq%;;G%m1@_X<Sz7Y$55PZPMZE~q8m`*V$-w{?<y3f9~7
z91ZgCeHYri(zavz#{g3=qy;?Ty=7QO?kQho)6nPMp8@=8L~6qEBk|eaMIQY%!Dr=N
z78D7s-hD>A8$9llzR2q~$FaWO@1)Nd>V{|NDSq$NV_zZ`Y6`!8HF5?4?&qcNiqGUS
zC}l=q552!jYaV%^?bT)->@2pJMZFHT;B=l<oFXIcG4-`E`ohk~5AJdpnG<}W<gVp5
z`9jCDOAf4(=TYy#DhE&10eMZ@e?<AnkD#9VXs0p59V0$P0tnOrb=}_>A$-dCj<XUf
z)!F)rJ5K0x1iKGyDhSn0cBkqBUTF9G!t~ys2duJz*S-H5Y1IkSPa{p+sw}*>c{yUr
zzS9m+%5d5H#};P){tFg3f$f>kc}xTIT)bmQtFI;5+g(3yvUkUGHV>?k9_+nl?0sOn
zYscUjYbV=7Pm%SD>kA(zaRimKPhVIA3gZiS;IP2Y!dqt`UXEqqGl}_St-@@U(|#LF
zSR9s@eY`rhm;V0mk*79@&DSM&4N07XUoRY32Ud|Y;6dNflha_bq$)CT&$EyB^iuN>
z`IFwhb<CQGq_yuEz=#5028<~1bAS;E?_bBPiYPGZJ`a)bRWtZE38KIaz=#5`0!9@0
z5@1Au*8n35{3KvRf!6^e3j7RUM1d~@Milrtz=(t?J)aQLdi1uN5t&c@-Hhm^0bd4;
zNSIGbW%r&i;tLQZe-$ty+aA0G7*S~9aucG!D7y(!;51-FfwO=S1<nIT6nGjiB4KbC
z{g1}!;rkG6YiK8oA*bDUribIh`!08(f5w%+_c4tA$9}wjol52Pl3Yz+!2IvbU6_Ge
ztR0LwoWFuG4DA!wymn0JIF8ZF7;L>h=QNSS_{9}Ehm-eP<hjdQM8>_}L!DsEiTZ40
zozuI`xOU;ZbCtbMxoX?@Ddd|Gx=*xOw|PhJ33g^Lk-^vtlZw0kxR$~V;W_x*t;}3|
z(C26q%8<ncHk9XGFU6JN7Q~kcWZ)AHoUt(5LV&)Xga1C-ck&DOnZ<C%lB?2&eZxa+
zEG@cw_(P(f??&I<$KFQ2n3)Dr^oyB??DY}38awwemU(*r4!b7y3)^Rcdv@LvGwiT0
z%m4*QVz9k}@3hjV$@f;{*B_uxCqM0apVV>PeATM8)2g-8>agvUhYSomw9_h3TyZ;b
zyy?YGe~5aW?9|`=%~fmGPHWaqYs0n^M3AsUJFNl96}QvNL9`b;J%f6k?9|^H?y7a5
z<hZv^p>e(9d+94=0D*f_ga@~mF0vV0ZeuS!3l+P2=`XT8rS0`TT(J(|jf(6KpT?Cd
z650=8;Ctt3AXT5{KF5C`5gX%kuX`V{jk)hK(9!mntq**b_wJODbO$x}#n**50{2%D
zY4^7wGAKMiAGi#(+xCI!m=D|mBz$U+w%1u)X#=J?@85%{>4SiO05OG_Muh&nG9uSP
z!}1Z`!-kIKzTvw-i~KOge1zXzfQuVmhO<7qnp8<5iGF0iW|NO5?2nSi4eTMLaaEtB
zobLI#G_d;8V}Kd*h}1XQoBP6gcy2NAaCd@S+P>A{S<!)YR7oS^JjddKd#@o*rSC80
zGUWowS<lkcy{)w7ktTV}BU+k~`_%(rmHVf7_ORzHt_)i5DZrC9z15oQk5I3J?Rl<t
zVEf*6e^3-a{*|9jx_=yX7;Z<jdf0*P*^>sVd*utVbk%*z^3QtIy}qN~N%!!vj?b6w
zaBy+_{*Q>A?9<<x_~1ML1~^B(gYTeE^199OJJ^ST4<_EbKo1@FU_K0*4C)*G?Ij;v
z1q$g>sXm`QVm=A(#i?J0TM)??1FzklIdVL(KC69K_+efryVE~t(~l#nO?eIe!_Av<
z)8zy=N5<{$4@dCHzaOLv_l*zoq~IU+Jx;+zIT5q=%08Dx6nmh82*9#DU_{BE28<~1
zWx$96KL;3*aB9`_#u3>rwGJ3j@^KkQB%KuEIHKfF14a~h1~8()4Zw&3X8|J$oCl0Z
zm|Dsq3XF6PQQ$OSM1j#x&Rb&rJYYo0p9YLb7#v0S*|N-|5A-r#62S%=Aiy_*s6LeR
zEDvq=rP%<1;|?WZeMXce_D7bXuLg786Mz|*PoM0s4+;v3fM>ZlNvze<=}vhGp6B9x
z2C2Zhq-o}8ri>CTA6@6zr02Vk$@*o0Dv*i&jQ=f5`K4kbAN}qi_fxs=r_Y*ELz7^Y
z4Ok)2&py51a(Jiez16Ue==MaIj_XwBg%{d#j4OL@BAF~QY+jOl-R6lqZ95%P=8&c@
zq)PS01s;Yqep;}TXWi#idEeq20bO}kQIC;%z!{MT_bVx$`DxBGM<If(Cvx3y(_4*u
zpFlm~5#Er;Sf_YiM8L6!oJ^+~w1~-IEv1`e6QT}eppS9=bQV$VB67%icb+{d)Zp8S
z?@s~;k!y_gdEG)4-nP;2(?CgGr>Sp7>Xf_;tKYu|_!-o8efIk_P#hwjE79*e*=DQ0
z|0&_`8>jD&fgkEU==(CIg*N|ExzZ}mR{b*SFsO|<j{Rpu`rg;0Z$Dyr>0}4^t*mMO
zSb4mHefu?_xzoP=Uo77p`nEov5PNK+Z|8xQeLBy6%{c77y#^W#>NkD%?L1I?!}sk^
zgUN5Cd0pQl4EnY#Ekm1k>)ZbovV6Vz_8UN3{jwX6&nk~suy4N>G<Vv!KV$js(6@E_
zbGv=}GSIS5Uw+73105#K+nA^JrP%<%U9TfQajlMgS-0FJEzHjj`}AdCF?|}}V$c_L
ziIe+B&N8cAVL9^<SnjOTrM>dOJ&xnHPKR~tzB6*zs+rET9p|#kh^a;$U#m4C<u8;Q
zbsY9)?;dR3ecU%chv>GgAg#94Yiupn{d-#p&j~5mhL?KbWn4#b{k&YmevxET*go<;
zCG-@rC3#jmawy;&%Am6JH#W;HN1Aw2I6GQzwun=9zJm7{P{>LMEOTs_);#bp>-M^>
z!!&L4S;S6y9sU`msVvBgpOJ^SUEMQEDHHv65bx>U2vS_%<1&pO(nn0qSlEos(R+N{
zS%vp5gX9H1qr9wwejYK2zU&gQOzk@;U4-;$fsVF_oC7u-`A5>-=<A|vi1O!M`qTzv
zDtad6DLz9ro?vY8eAIEq)9PeqZaHcH4nF5?+_lcy`@Fl>sX|`qd+3S=7w=V{#YRN6
zi1Q}1%r*I}z`aL~29%%ampSRchQ!ZG2)3T|@eQPd{YD3GKYNY9oBBAS=|4is$YO>a
z!jwtnS_jO?^fNXRzHB4m=WGN_=0yO)HnMGM%|wBp1dK>{ByXa?(|{2Lo&k&~a04(R
zVQPg@V5SiTUImOO@Fl>A0<Qr^6!=NNhyq^*j41GPfDr{=2aHIVR$>%*1~8()4Zw&3
z=K&)MJPjC;@W`r(0$&1*NO)J;M1iw_5e0q*Fe2em8wE!FQAB~WfDs9&@+JyA4H%Iy
zpy;@#uMCLRhSTo@|4175BI~sw(Z8&+OMj2bA6Z)rhraqdth`zOU-$DT-FJJ2B>!3$
z{YTCp91i`Fd^h^;yMjZaKhur=@Yfw2YfRry@W04eTEmfF$Kyo*$MIytUUzX!?JWQB
z^{?|zvi!sEf4kPY$*&Uttu!S2uXm%b6TlGZU+zMm%g!vyhdBS~8X?jClf(CaT^}UV
zAO5;~G~Z4C!ykWjU1sFx7%1alblorirEu5%@~<TO{K}j~KUZwE<12sTH?sDB9T2k%
zy-vCjuUv15@#)(;Ui%ZjEF}z0AeOcN=a{YkMH5dp<$bRGy+?trx3xdTWAs*WwUHUr
z1|zk6la0(z17_qXbDNFK&jMy-{%IQx;@Dc%`KO(cQEkLMgRQ<TAvW?39RUFt<<JpQ
z<CO+tq>Xxc&k@yhtcdIZ+VN{-jTI1RD&_%q;(If9qwE+WgRK{TzTDeAp;6T;@ud9r
zyx&~#-F>$kSfI~gS2Fw}F_Us-k>y+VC+TAM*u4EfCwp3@M!Us|2$s)%-wl}h({$CS
zFi5W$LkH<cQ8(?>zXX`xq3wSRFoUMwx5`wQ{vcr5n&og9eZPV%(4JJaw(Y7jw3R)w
z+fe^o5MPSO`)uM3?y&(Qtn$b5lX?f>JvL3fblX?|JnE(Ry=1<hK(|I99`#i!KErZa
z!Tr9n)C_nLd-UrgN)x`f@1x$ecjS>l9;mPlqryOETgme$Xd~lgt6E(0^$EYh2c7Ku
z1C(p9dfdn7hW8?p2&3we`;mW&=-|Wp6B!7svlTvRXX`>X8UOwp(#$tFmn-ekeBPoI
zoG(UM%>OejsixgPldKrg6O(!VSh?JBF~|oWLElk1x3d>aIb8qRjr5o57mCys195iq
zTb!A^_on7bp*`R9Tk|+c6$h$%wMyh0IT+W%cN06DtH`~1%fFnf`1&v{dj0~^!T6Hl
zX1^H~Y@5V>hbHE^K;AqU*SZ_bM`W5d{|wPN&(62<gP33KqmMf8tL%HODIeXfl#$P1
z>F)aqV5O`6^WTvtzC#}J<{_WUC(9yynkqqFH~$yBw*6N9?9VJ8(q@O_N54J^76M&u
zHE#6cQ_~?n@u_bQ)8bQqj<n-b^A~N;b@h)b%9FIAov9<y)8@HJ`l8NZ>`N)9j<%Dw
zv3(%k2fE`1$4ZV6gLobh&MmqwviwJRkY@nH=OGQjL^`9xC=brtrAF_O_ahq3Mf```
z(Tb^q@d@)vZUz^ucXBiIKStV-e&6kR8|7s^=xARWR|fV`+Q{Zd)>KZu*!lrBu)+FG
zWE}-b_g{_j2NAXJGw(>V)s|0WBHy-49K*CtXhU*r^v8Bv_3JO9PQ>q`_Z_pc0ced*
zeC~UU=Dq`mGDGRHPd^FIqW61_okg>hch9kNxKiy>hA}ktEFLt(-h1p##(QLCx~jN<
zRQlduAY+jC8Z$tLdkylfyi+8NX~2w3=WV2X(>98%fEidPYa?MANMn4@oApFTtl)a{
z7WV9_yW>U{Vq_o>ZcHQ1$h=Pdjzt6KEA(5@Pe5ON(melaE;jHLIrBx@s^7%d2i(Dk
zdbyU&q382`Q}`vkxWpXc7nhOGSr|qc`7&VbH`MXQxio%_?8JpS;!mtYK4SNIll*?6
zj>fDX8H40tA=hf5&Nl8wWdu5g(vh*prlAWNGakbAy@(82Z#!$YK&L{FQa}cLj8+$(
z#EJP)^u>?VPGs7RQi&N3uaYutS)b#`vr@UBRfRXw;=38-o$mw?FYAA^yl+h8s1Iv+
zrfm&h%xhY>R07N*2DX7-<h!@|FfHH3r43k)*=aw=pYK52i})}i=1}iD5gAwq_S_HJ
za_@?@r{WcR-hy=CSJ8Q8@{CNdS=2CXda)^;b>r?;Ht|MrWm;`3`fB=1o=(sxvoc2B
z<3Rm=X_PTo{)72M<#zqT)C_P%<`UBG={c?NEM09&zp&j%d9(MnrmdAn?BB5bqaWfu
zbFq6n!M<V#+OMM>Oy?3YiNAL{T#`1UcVD_9cKDP~+o>JMv(e>N{j*m)yagDkw_fbP
z{?pM8X2%gV48Gp&uqJIr?_RqicHn!N4C;&hjgxD@FjzY@El<7Jf#X*vJDfTlJOUOO
zH`yWK{W6S`c-P|{=Dg3l-jSkYqquU_q~jCDX=mMwLCS8TSv^M1KEn7Dj7d5tYP}Bt
zC-a!raq2YSf!O7)cL0+yOuzrRgS;|6>HeI|_rz-PlJBHFjWk5U7%u08QZ5F{`3gkN
za|}8@V=bF>PN<ys`3UM+U2S>ZCwP<dKHq>gZ?x@j+5c(>zR!VYEZk|_N3qhDarb{9
zom#Gz>P=sl0#bezD`M@mTpd3>F~vmCPR4tclXQ5m!vAhlCh#k|Jq%cVfcoa%&|e~|
zPxBgIL!FW*TUnGCT$}tl;eXcj<BhxWYyyAIZ)<!Zzl^YDFyE4Al?}KPecZN@bs7Cy
z1M?|sU*nCDVU@TP4|Vn&VrsE9n`vOHVLaG+lsZRP*{*M=Rx-90GXq=DR!5PfSOMN=
zfy+tnUqa$dVfpA~79zNOaQ|Fv1}b^p07?y02jiLWQ6mRtu`Q)+4;_*R9cGv$8o>>}
z!S{Pgo?XN<JD|z+BjqCw#JxA69s|?R@&0$#+vnZ%_aou>+x{nzCNZu53xL^YHT`R-
z{?}nz_J1iO%6YD#^z%0(t%0y85m&+@goTNdf%)tY41_U;NFa>yAb|HeFvlJS*5TN~
zKv?>ph1tItn6KjwVI6Y_bB)bFn1Q?!=2c;_pUo%Fnoph;CeI3!XNAeL!sJ<D@~kj<
zR+v01Or8}c&kB=g!sO*qT(03awVEqA#0kVn#3{s+h^G)wBc4ITA8GL;U*KZZan>DY
z<?$)`GFKZI+Q85ThBh#?fuRiyZD42v1HRrRpYR$d#Hzr6A65ni%MWxSW7c0GEqV+3
zAdaG7B?R)_V;|%znG{w1FV#;UETFye!v9seeDu%<Z$@*Pno9w3U-G|IALQV{dWexe
z2tV2X&iOhXFPp$RK)!zv{g843U!)(3e8{IyvtKh1<~+kdSZrZo^3A|}4n7QodH=^i
zSmqZC-@r@+=2Jlogr6snfp2nPdB@h)p<)?WU!Iv+m^`bmlV^o>Ze)G(tob@nGoL(b
zK6zG{JS$9|6(-LLlV^p=v%>0x#7~|zpF9($4Zl(Q;r|40;`_Lbba#E+cTvO_bUr+T
z=f;i7<T%<fP_{JU1|kB@k+xTMBc}5<O5Izbl4s9X7k!<bu*KxHO7nhsk<eQf{YAfa
zzKJFVH^&RkS>%DV&_DLxB<+zvU>@p3_Ac08o<{yRh2{G{VN9X*WelRdD7(ntY8Gqx
z$*jBSP24hH)M}M_h82*3z<iF?8?v&ag-ssDWAj`vmJfaczp(s9-sz@{TsZtM#8jgO
zGn9QHXIG9&Pj<R27n<kjUHAfu{h!B=r6YJb$B2x;jZgX&4esbOX_+r!W0lguPa84@
z`2Whn$~W5vdh~0Rx%{Mgb)Fu8KwLVGvRKwKQ@Nl_ba^k5MwL<@c20eim8DiF4}HN$
zwEU(12r%U%4(1{3p1==b<&WzTk^g)HA2N_nO6ZoN)KlK<|L0i?EesCfBghG8?EgQu
zTzH?B>S_KeUGiDBY4}BO7Re+lA+R2Bb8f~%S`%#Bt2p;lCQWmkBL6lmzT~D~hBB&-
z<p`VhU$rjFeg{7mPvl!3lr#RU8M1}Xio<qt-!x;>aE$O-IF;epQ1xGA_Cj%?oX?)H
zE+IU~+6q3$ZQNXj6;Kg@{Bdow!GsOKrF_eM5pl8}=~LGlEP2Io)i<Mnbv3XJ)=F1p
z8%=-C#~T6}41BhbWzfS_cg&XNPdj;_eboa<&myu8({I96eU9l1NRzgfza21xrhm{R
zgY*+fpK!`Q5KFHk&2^%-|3knpa?;d|+x~we&0y<a&FgJW`UndVv^)*?q>~;4oOjZ%
z0!*2;{{6A^4AKl*zHE{~`rWbg`;m6}QJdNJ9mmI1qu6X$+LgLJZHx8MKlXj*^|!zN
z?8_gVzSp5cdr&W?x0qk2y-ZnbkGUjl|MJ;l>B3?|3Q@*#gJ+}@o*W9KUJ@QDwB-g5
zJ(svP@xx)NBOWQV<pvMEArX%ZDdhWTAlG7Mwq9>%T8(O^-a?5h7qOA2P5ewTk9g4c
ztbPn0%{P3Y)JzA$jiX<>le9;ljI_`A3rkvNaB!8BD9b6WhjrH`9ImNCJ8_mz#3fxg
zD$fPJ5?56khL<#wtIUeabB1|rAKH1YQpL=CvDNnNQb5WLo;6HzGpKFwkR!&}Ud$A}
zz8!g<CF@<zyZYYZM5Z;5g@(-{I-vo5cpDEMlHqL>SLoQ|mFrnrlYC-4-D;mv>RFwP
ztf379k&;*D16SfZiVvaeZHNrEUVr;B50dk6Jpp>MM&bCCqU6q+$DJQ0jat}N=o_6&
zQjD)Waa^Hotc=0Ddt9oTe3WtCl^oVfn){S5&hs5@X_gWJp6dy@w(PWD{NS{=imIcy
zK5DOz@rp=(wqr+VGtrL31AHBA*+4mit=Fe5r-?!gs(84L{SsoT=m!Tzu?%yr=*D~t
z28B!`u*|Wgw`TLeyUgq7Z5sX`*pee5!!3xgodn`R{-(X*Znph0+H|t5eE7@m1Q7Qo
z+jiPBec1aN85+fvicy<l&T{%DYZ%!%)}|$e3b<-NM1G=OkuUqBC0vP{f&5WlvHj7j
z{|NbITMiw|yDv;LunqJ2e)r{JAdu0>(P7Q6)teXd=JBpk9_j2w{Ddh36wvlIR*?|z
zF*s6ll@-6-^v^F=i|u+dt97MHke!iQS_b>>dTMF5*k%TT)y1xldH3FvchaAA(#-x!
zSSI7oaippH7!R^6AkJ<)z_z=ds#aPP1u%)a3~a+ooDL`11UkW*q8ptfq_bQtE?`2<
z1o{v<j@-{*&XX`Ad}7yUy)X^mx%x8leMF&ytF3qSpLnUm4V%X0YL0uhO!V^z(g}QL
zmc|RGU7za4Kl|rXP6Lbo0Q47}H$k31=I|Vs0cqif3xz~}CJGbV<0ov;nV;Mn*Fevf
zL#L6n@N-i6sTJGJ%1Ysaf3Z<4XOU~#VQuDlJa;-{Dr8Ir<|^I;oXa_$DIYHZOc|Lz
zj%C?tTxq-KAu<rYNgxC3-Wls-ygYD+t#h4IN5(Ovwa&eO--UksQy^49hyI>a%DZ_a
z<yCDR)i?cE^u1KCF4la?*D}%>T(VCh^05S!5v&}EYkMun^}rj#x}wXkBAqfXW}ne|
zz`yS^hIVF=j*4LMAE3QSl4<z(-uL0k=Xk=e&1X?v^9*h|I1*XfF2G-|FE405<QM$S
zuwH<l^f(0aiV)xzy1cEZR?g4cfr)iwJ%clLG6`kqHwSpnI7dvL_mOFH72L;B_D-9g
zz?EYNeS!CA_aM>_-i!FRh@?ZF--9dXRht&Q&Lb_nHHvl>Y|6za+H<87tuv>x*=Bor
zX>y|7%w)%B(Ex!sfUDzPfX>mR`%9=xI=!9&Q?dBbR(L#zG<npRYT>-YGBOaz2gbnQ
z%+%r{{yUK=6`M{u_T3Ns>h1SUOyI%YYaYIjwWS^U(t$rX=NHS3`TBzI1yK5Ru#<Oh
z1$q2Q-z}CmZC-~qUx?K_H+}E@-|<kq{kiD}n0xQtuYb+>y#XRgJ`f}WUN8<G94WUN
z1xLS-{~-JC_gH?Jex;KJc#wMzDf{wgC_DbYvxou&YwLsW0L=Xe>M*H3wiin%iqv=d
z`@wg4zbZqC#V2+lUx7^uh1SK|Y`xkl@R5SxL4$+;WDKmd#wumrB(;lezcq#zRtx6=
zv6|F_eGdM@SiRB6w0Rs}kiQ%GPmR?}wrdACe}j2r(HCXy?qbmPrD*%xo$HO+&j8B5
zaO{#!@ZXMhf6%3!{*}(W|2P(Xi!D3WXqNPD#mENVJ@_AYif^pMFXzb!O8tKaaDHY$
zIDz^?VIp_x<mm!@-UOxb#X-_&mL_r+qBJnZAN<OoXe?El?ZWsOW0y^IuDNQUbmUk9
z+_P_{^Zdcmu^ZEy>6{oW9eZmNrSkx$r&kV&P8*I^SqKQw$6)_!?iv*Sa-&);@YNcS
z$m11Z$Cn=goreZbXC-H)p)44OuPG0nMr~5W3D5N<o%RsuOc^?pRGZ54=n&|f6gp)t
zRfG<0^PYjy;q*cmI33XVF3?yTIE@<3pPwuWnLw6b9w?o1xhX`>1a_e;zcz3hDvRkg
zYX9FI2Ay(c$?Z2B1D+i$oeEY_G6opSg#P^JgQug43+zLG{=WmIgE#h#KbN%6zz43~
zJ8&8*ijWb126XN9!=M8nm@IGwR<1!bilt-Dwc|shX9&@^F|S?wnnBUw`YAVAn}4f_
zA#z}ScJ2KG#1D0CT07xh@Y**Gibi#!a2|4~9q3;Jo6F=sfdwqsg+zX8A{=8L0-e^N
zWT@2^3pn9De+Dm?A<)j>3H*O&Q25)Gn%^835>vTw%qNZS8z_yOp^=T!c=teQOjsIW
zU#A>T43x&Cp<#Da)E@tQpfsi|ji|1EWuP=pS{hMZ{rW&@oU-;1*A0C4=|R!J`;>Tv
zS7=P03g!52*nCj;reopy8*5f)lDB;k^WwE%7?eB}-}iZEBog^Sf9JUSzXwHQx!ktB
zeZqK`8B;iBeQi)Qs*{CgyA&CFF*h9=*u83Xa=sN{H~fD)@E;o({}V2H@muo$f`Q?m
zoLi3ZPyF9JIQ-bI(wWcb=V9O<*cyZn@Uc8VZ_s6q=m=}xL$4l`3_LKVFrJ&j3d9jb
z=)4(prUy!ghb0u6bL|4e%1_Ccl5GFRrr)92LDAwfgKVKZOXbxTSGfG0nh3`&^z%cD
zgQA7=&qZ&bU`Ai#2UuSn`rbj&!1v0iF{n!HLR}4P&2WBh1;Zc|h1l}31wzAwy24uS
z&_5oO9EO%Ubc7D(l0)ww6dluV>Wl3H-pHdwcmzS^A?!k=O#fz3w4gQ+%GpjDP$C_y
zi4F~H4pusjG^Fu*&=}AhT*iA8l?CTH8=h4h`jZ{&3HP6wa8sK+zY%zMzBjCR$EuUn
zRtD<faT|G^Y)OaX<j(hpLpl>7neh_vGms9}CWm(qOiyFgi9niMur`6u9zHZc8kpGw
zD&uw_rYsm+4)1*a4Rj`VZyDUZ1;qSttvv%;V}p}Pjy^LpSwKy?J>`PW9lmpLwD{GF
zfXKLA;E@hx+WDLr=nrn4k==oi*klQ0#P9GV^6<{*OzxwwgGT=+NI&?V9qY@%jc%GT
zN!wGy`*_lN>tJb3WQz3#M`u)-=nRi_5C6l#(z0^71ZM-k!@CfNe{#q4uqRCu;VFyC
zL4SVV0P*svYM?J;8qpWt(LVg-j_JVmxKW`9`cF9REAo6c`C05(PtQu}S0U~o<vJN@
zQI3!8SPm>;G8~?3c^q>=Q;3dcfP3e2a0K_5rs8to{^jt-j^%*PO8(qp%cm$fDMCaM
zS@5pN;lCU>ewsxIx)K@v-Hlf;Qah&EXx8%hi;xjTWFg-D1Hp^WTF3An83^9F2wtqW
zjtpS#g&xN7MtEpbyz_D7#r^V&rL!yhS>Vd;1lJgE&ddwh?3b?vzSI5U<5@EpC7P9D
z)xP2_cE1yN@9q~Tzg|C9$+_RWqFr9Kb9`g%Mk}Ag1jInui@<xw!0?U*Z*R6jP}LI9
zyJyJs<mFaJz6Xa)FGpn}s6P9CrV-lR+9_0`t53cw$Ds85A<O6PDbQaQhD>kDh!@DW
zGGuyu$CW|#`OYEJJ7vfP^xidOdhXsY?br9a3O)Mg8Am?63V7tFhAf}H@JjoUUf+8-
zJ<5l(BqS)ke>rUV>;R+mK0IuCc7P#0&W*p-FFh<-vSaO5sTh2|QGA|r*}oqM&M{yP
zZNYWHC;G)J|6dzxVJ#|44a$!7`jI~#0KTzCWdU2j@%xS=eLqWbcy(}(MPAV_nAg}T
z2lmj9^t}hwftK^SyrpEu&l&t(bKhWfW<@MuL6j{(mBBltq}BHtxPx5ARHQW?p@nht
z=*`2CYZ3nh4h4g~Xfx95`x#Mp*+?%G&eFrUd9?2}b$5EYYYf$bn59Sg`d-g=pvQmO
z&sB@9d9hsJmZDGefunuziFKeC{M{k&6k|KQ-+1)92J9>Hh^*|-6&I^*)gks@j?NE*
zPVD@A+%6n#4VaGmS%^YRF8bnQ!=x9JZwB;!V!-t5ID)5UVOL|nCas?x8m)=I6O~rq
z?{aqVc`FzHtrww%X9Gw3exB8V79VSZUQ2s2Wg?xA4p@J+QnA$t%@mBk|6zD^3XTg3
zJ^K9T228J9DlQnY+#Y7eD6DOc{+~h6!-@&7tS`*jyL{S+<KN#77WWvAAk4@YFYtUA
zBt&O;&*9jC0n-WprDAAcFY?$8L!mK-C&YZ<Eq^G$lMhN|Xu=nc9Ul%&td|Q|kn^RZ
zklqaFWrstLE-0@!scfY6t;3@wuRAF%tTB$A9S$uSG6KOskbX~keZMp7j)7sHvj3VI
zvqMy1Hlc_ACmws_aO7*%ut>y7LREhyl#()%=7pit49qBU;@RA>w+)Hrd@(8?Y5o1-
z(8A#mQCe7&9{a)J&}uHotCH*q#y4xA^`pa~<<B?q=ih9h&3B#hlau~<_T))-&yckH
zeoolEUl`is-D&^IFy+p5racY0*9Sq{9(bESX<m|GKg9cE$9{hhxcNN1P@5=J8YP?;
zY+m-TKJy@G{O3W?;2DffyrG1zZp_(#wNVDV$9ZfZYaW@jBd-q0xbZ6B|LcDFmjjK!
zBm#NGKG=05JHj<4Z{O>~5aPss)pdP88=T<F!(({EH{7oxzH9pCkzc7D!&B@K-}8Yl
zX@A9@gF@AaZtg(6=Oxg!^@3;U*b6K+&-?96t<F<1^Ev*}HR0JA@x8Dgd^`_40pF{^
z=j;2y$L|-!p2Oi?itApyGhAalQe|SiT%E_EysAU&iC&lV9@3UN40*&(Yc)4DmCaAs
z4S4z(o<CoAYKQ!`YmMBgDf}Ce%pwpk#<uH{_HVYuZx#Ou$`&gn^tF?Db1DOI(_X*P
z2hVcG=~$~#aqdNK2cP%$gNuTgWtVnYk(>CEo+oZ4_XJN4O~40JU6-_m+X|l?eGfe`
zP-o;TX)mZJJkg;kz*p}>Z}PF{4)~V(!6$t>GIR#~y}ciN{FitK{vPcIpZG~Ke@V~v
zwzP-z=gs)?u<sA|!=LzF^nC~Puj}612QK-8{TQ~ioc={zN$-|zC8v~+`Bgn>f<AmF
zaQ#dle3irocyYKoTVHW_y9fAwZs+*)oDFbj`Wolif7K6Ou`R}@1s;WA7^U36=k+qC
z$Wk~yiJlPy2QP~#zK`_4Um`y8h)GljQR2G`@+Pfg<2FvlCmk;Gf{fx!I@_c-oMP}q
zoWIw%+{QTWi#+7>HIV&}`o<aSe88tTKh-x*S*L{^+Tx^7KHD$OlJJSGnut$c_xXPD
z@wsnyY!kje>l>fx;5zV7hj&8Wzw7~@Irlua@XU_+xMOYUL5{@7b={YCj&IB_6&pN|
z2PnnX*k`@&{|x|d3CBh8{t2IPAZo#l@$LFu1HcVk1RuSoE^x1N{nh>Al{I}ty{d=n
zj}8Q9M8$#|@1tJd%l${9FGTnqi>q1i<Nqz!_i{hd1AbT4f}6Tddd?dk2NQA2+9+Aq
zz1&M|jWb!-Q~la8!f$6?f7@X2Z_+i!$m{Ry7q<+%{L4i+Mm_|5=LUdpjNj!R^B2mE
zIt~O2@sr>C`^7Jl@fh|2LwvZOzdmW5af-vgeZ!XhpY`65Kv$LqPCd+x*B3k2>v-R9
z*9m@mp2t>Of$f-v@$!0q5ID!89~h@x#N8YS?pC$9g#8Og7sQ=(KVo&(yDr8IZuCuX
zY{vOJfjjAWc#pWvsgTAEWX!>T(ysrZ{`H{v#?*ir`fp3TIPboDOFBP3Bs%UpxA+gz
z^*=iRI#G`?y2rE3>yy^{+thvNjgHpzWAOCNZv~xS??VPNhKs9+ZP|B|*46GuxJmC;
z)ceDbUe}K!v;K=v|Kn0Wx`(G9G9JSouXQougZ0hcalF2n*^=s;^=7=j`Iu``{l84)
z$5<w*{#TRg+mB;9x3$9m%fP>Rh8^Q4QhzM+B}D4!X3x7}Pa+-Ju?g0N--3GPjD$FT
zQ*SKzewdB~#vfk{8s<4p=XUY$?U9yQdv$JOz88oWV1b{3vXGW}FQ#+5_;<z7{s!}&
zT!%J%7T|n^o69eycNA@3BD&lB(IV@EH@tjv`B=iIg_Qpr%vvIXkM)y27bI=SgPGGe
zfAEJqu>3yZVe?0K)cy}7*x&s?0_)uhJa6t&Z!GrB0Qyxav3_`1Kk=g9-LTN5-dODX
z`opN-97{N$9Jq*&<;$^hcZ_HGYOLHHn{fv34Ufml-NUs>gLQs%Q=RDf)rU}LE&7IQ
z;5XNx>;q%Y8>v!a_`jNG_l^Z`>VcZczX5GNG$scICoR83_7|eg`j{NlJC<-ftsXZU
zoFBWtRIfFP?F!F-m6Kg%RK<s0e0-q%)*=qV^IQ1GvtO;Yyjxq9x8k2~0^@NAUTSHz
z%XmbV0fKptue$PQoIg3w>~v)9b=+Pxf5N6G?RCm4<M7~xthtPP7)i4H8TarKO_o37
zo=)A_00P!V1tc03lrHcL+e{6$>SeF&FI7r@p?$I8dprofj(-M2%7yco_aSC0vy}7f
zYcq1e7msTA4uXMk;=R96y6E8q-Hda9F4NgeYq8O&UIe*z^J2!<#Aiu8f2GoP)3plE
zg>O~LM8yjD7=<8{Kl9cmAQN8wgw}cJLVW=oHZnNOjF(!a)U3lb+L9tctX2GSW`5ab
zv>I4=hvpL8^UE+v%fmP!pABmk7tTW<$Zkagd6dmnnzdyZ7nUow!PKorVq;SS&ozB~
z`Hk|UNv*h&!7(br{6g7Z;aS31H)V?L43BO$Eoywf(}1>a3lGeoZy%l^js#4zP)}>V
zG6%1MT2O9%s!?CYK?mkRsLexdDg~#rw=M+V@PH<vEK}4nMchyV84*<AaE$hDH5uZo
zp<lZdoLs4eLB8d2q&KdB9Zw#N5KCpfrBZ2Jod9sof$_N*;~dDxH&Oz4%7ITh@F@r8
zN9|05;O}Uda)PcIW)`c<#fvRypSCq0XAmBpBwa7`p|Bc_nUpWzCjvq!cew)N5Ln4H
z=-lGMu=zqsbYH61o8`)aDJZh<OJ%m=1UXkZ&$gv`J~GW<fGA${ZsoDyaCMw=9-0@g
zbZI7hP*rU_LQ^gD)~bI3>{sxOpJrycQpP9~E1g?}mGD6-;}EezB#9kw;Tg<et=VYS
zOCHY4UV)gm%Dk?|hp6!T79?UeoB>2dx&=6ycr3_N7AkFuh&=U2dG3*cS)jpUt5rF_
zfUYXNp%qKp-q7+ME|=BX01J2Duc=o1M5$USUC0>WGb`w)(VUB$a^4!|wCBO-yxYp=
zIIV1sw5l}UG7eTjkT{Uag{kG@1s?|-;D6h776!@rij%|$=$2m0L`vTpEq$vkrF&K@
zHH-%$UYHav!=$iCpLHt-NmDsUz7?|*Pp8K!sbbB2`@?6?s$%cH-$|T(z)d(X42!uW
zv#^NoKDNT~H8uu}V-)7=0O%2AjJDM}T*l0H7%H3i!mc3jm)iJTZvX<daTM(Ehy(e4
zxrL8{`6c`b*Z7yWgvV6M@a$sCdVHyz;aCQDrQ3$CEGe>zzoQ#R4RYoxbEprJlGDOu
zky)t2yg?Q|bEu{G_R_8M%Y3+FQJeV)<0>p+oZSq@;_tVDeOqr99}dl63Ip?Hu-Zg-
z#TZnpW6;oTA<UTQO9k8g(H*LOffHv1oo}{W0Eq&Z6ke@}bDHWXsAEaNZ3<LHw_ft`
z$}v(vgX6EHOW{~5&NX4$OexS-f%6tIW$dDbi-wk0EzV+{!ZE;3w*-yxDksW|(7n$#
zjipK%++$wioXP3Q%mOr9qYY;O;LEt+*GdfxC}u=!c?%d6DD{$@ppT7oEHF5s)#v80
zpuyJ=F8IFY!S7p(X6^<$&MpOT;^C}eVW<Yx)SD+LVMSIcp3R|={YFcZP+JDGX^<9z
zb}&=6WM~TpGz@xeztqn7EBM$zqYf>Dz8%6alVrruyf-*uT|a=Ai<Pzvqs>|Cg=|Ty
zugpP8Szl?6Un*tl4H+Ksj1=ReCly0a7OZAvW_??7S{E1OOqdKrl#CLmw+zN^O*PA+
zPbX*DXjpTK<t4WXld(3;iZxpH-8M|YW{R;MDP+niES5@K6>D9PDqSpL@u?Xg6wROx
z+KbJFBHk!tXH?PHDrc(7Y#El|{2J*3ShPC20OA;J<j8#?{;QWE6`*!kR3ud45RFwE
zMsq`it5vgFHoXkv^7(mhN!(Kww`G48e3tAKo~dDBT(4&EpU8y}L$khYJ%VLsgsN5+
z7FSN-qcix3s8?KsH~S4ApMx^_{FJU|=Mjw6O)M!enqVYo^3yB})M(XT@^PbK|67xZ
zmw4el(dK&_c35w7HkJ)|eG4OWrPhFnoNsmT?LH1#n@i^EP5du0p#a^^E_r2nkWga|
zy%TpKor(hlm4zjY+OVw`Ok2DYz{d>D+94Az!-Ma3@cyHK8-#-STn9hUfs-tGKjGOo
zB0YWwLw?L~$vYb7GZRb%--Fon;ReZYzp!93oKGQ`40)x(e1jqUxIlOeDHao9!kpC~
zrsZ6Hr@Y4V@7*-dsW)kJo_q+)IoT#@j%N?ySP_zX5UNlvo0G|HeI}d+xG@Y!5{?xa
zT<)pag3{Im8Ga~0v}_KehKiACkB!#zoug+ld-lj=48nS}u>s`-Vgt%S!3LD`d<`ha
z?ix@|$2FiFV#}Lld)BOxQ$ESy90}{5-RkKftMs4XB-HTK(yE>>S`7{Y<zaE=oJ+0-
z;75>BB#$41DS!HN&#ROXD0-@-r-wg673PFSbHbr}nxbd20z!r?x~x5$kUB?74-gEJ
zum(GU@qc~4R*YPOv=9RAIQ4oIGK52rXSZs8XgJMrkNwm<K4A-*Ak&;n9^^>hM7Okk
zHOPl|;Owg~X`C#QCw-vi$wk>V7Bl#0JLQ7<0!kDp6t*yD2(b)IXu=lb{GS5!1FhA}
zSVF+e(vk;k)`Vtv)FeFl2e5~uS-d53f!j39Aa!#sm&X;zDPTUxw^Xj2*RslaTgWen
zNc%F@fdUj4S8OdnwiciXi-cYy^=4<~YW}Y8$v4AS3jBXP{*5BZl@<OQ50fKShR(O(
z`0qSt?~O@rUzvXgau3Tu&cB?UKOjTl;&?zTE1c-xclk1fMHKn}t0c@n=o0@&8p$;E
zAf{ymko}uv_$Nm9pN96YHnLK4VEd1~g#Xm(zje4WF7Q8U1^!1(a?K}?(B0@+=F2he
zKd{1oM;WyIdykMb{}Zv)nY-!#I8KK7vkdl&O{?H<Ci)+c$p16E$Ui1*%KnFe<6a?H
zO516We+=-rTraH57Mr11Ivm)6*ZQ+baZJp4aAkH8_6M=J{N}KLv2Q<n_I+i~ykG3K
z-PeJw9?WIj49;Lv-XFIqbD1y~ezp`dz?8Y1G?!D-zs5N-VpFq<&TrlkluZlipx8T{
zU&ei^ypbmiPRQ@1{7y;xocvCBVlDX<j5*J|d4Vldx~b>C#pkd2GmI?*Rg~cuW%!jc
zT)9+hp*_m*i!%I58MK4(Pkstn4+f+H=a%Ic%OKv8d9HKg?hPj=^R6o!g5VB)zqM>~
zxZgP*g1Jb0*1{$)92fh-&Ba!$(3W8hgJer?+KuUr{dw~S0qF_^A%}uFYIwpk55wq1
zjOe)Y7YU%>0Vp*ZmC13m@am;n2`f8nuNJtyin~>;Wi`PCxW`8?P<jnx55AnNRwwMi
wyEP5alP{zOpD2|M?Jt<|j34kc5T7In6dAX~s`9-@PaXq6;j(-z*aheR2kG7{MF0Q*

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-evmsk.dtb b/arch/arm/boot/dts/am335x-evmsk.dtb
new file mode 100644
index 0000000000000000000000000000000000000000..0ea55dcc3ed3cadf2e4fb20b92c783c271b659e4
GIT binary patch
literal 92119
zcmd6Q4V+_Fb>GwMc)#pj@0SA@2(rBp2UZ@9X7<a0M8JaA*x<o-h~q#s8tKi9veHOM
znvbO<8K<PUt<!80O45XuNeL~bDL5@n2%*U&gvL!1a9avACGIkil%^zg+R#v!lK%ha
z-t*plPfr?+Mq0S@JM+%{I_KPT&i#1zy?6EGp|Ag`ms<FY=XvM6)cw!K^>)Bfz!3n#
zO~2u#UVl~4=)aVW?!onD;_b?*Vr^>b^jgMWskJU?d~MAXWVvy`^#In@`14}%mpF0C
zarVKx(=UH5>84-xhSz2uxCdzrsnTM-<u3_NTCWDYY@%LjOjMTIezR0xTJlTn{Pc7w
z%P`UM7i#`eJD)SrcCoqOw==bRdAaK6&zlm>O0k;H3Q2DamsGJ@DYpC;Q^@0$fV&6f
zF-IPiT*)#Zz3&3NE`i=Tkuj7xI}sH(SL~#90kj_IgVv<bjuAXhC56JNJ|9Y;H>f^I
z^A&*E1e)8nmqvpHUHd4##X;yzC)2wN@-_OPm#D+ynGT|qku=u^rb*328?H3h2c{{`
z6Hz8<(tjQulx9i%r&L@r&aL!*d{BC2G&?&Hq4z?__fDY~?F-XqX-t$}Zq4N<fukG)
zWni73+qMpL%nAss^X-6*ZR%tii<k40Qyul*+gCjd1Z0Lle)j?1FZH717Oli)>9`di
z1FR4F?M1)2<hS!ESuL*k9N$Pfp#7mC($*GJZjN2Qo<MuMz6=^{RiomJgY><R^+7AS
z-$e<^xLs;2%b;!bz<DQWo<TC^k;bx)`E1u=CKj8uQ>A*d?XP8u=a^vhc@Wnpbe_ve
zvgn!gKMgueAq~d27(vkZ9|Nas8h^&(HlCs!NYeb&A#ePrt~&AO0w-N9&w27XfV8(#
zuKJl)yVy2!RjSrlE-WC1d<NFJkqFxrmSsvn?<{c6{Yw8L@Q0oFLr~Qz8^<M8aq=z$
zr)-o(AyscQGVS7A)e1qnY=c*C_|0Owvb2zC)Zy~2%t|iPu4HWU1OAVo=w5)zLmtvr
z&^?{ah#S%JNR~4DA=9Ib9R2)zH0=hY{kV7dho1HhPk-1u{BN{<Ec^FSi1d#D$O9qu
z0sK=Q@U=|t>}j%y^w)sTk@AZ-QJ!@TpCeCP^^P>3_Ktq*lQv!XaJ}<aHVu~!K9R;a
zbsq)Z*`Drv*q$_?TYGG4lH2qA-xo{u*`B{*dt6;{_LG2g2GR+1b=${Yt!dloifzaP
z0@}H3W@ogI-M8)?{qs%l*gqp3m4o(%9inoB_F1zaOxDSZ|Kvebb8Ot5HsxLisNC)4
z=3G5SU1brwcF;b4{;GHEGY#+fyJjp;$A2Pn8`^fHwUS3@PkaznUAeo{hTL?|K<=eV
zyIIeek(TyUI)N>}<7a<Y(~K=ooPEMO{^SMk#JlfBhRQ*GV@#kr<e%uJQCrSWb0KUA
z+w#X)C^F_|P?Cv;9_XY#VsT5~+v1IYNFMV1c-fy@UTDeCFZ^2dlG2cI9b<RBR%~P{
zOY_Ylb3g)PC9kA=h=?sSm9ZH%k1~ARDNB8P5_$UoR5tkuPuzk46?)ebX;o?sjLvg*
zMj{{3N}P|_9OfgWcuz*0d_G>CD%6S<x!JMxQydRD2B)IS2D>~*1_H}IpNO5a*48rB
z>CEb-<wjg8Q#OsFTNgI*A8apdvRS+y!F3$h6LQ5r(uF=#PZb+pwdhrfS->O`5v+VY
z+jr8o4>VDO<N+6+w0Ii$Rf`Aoq`g0Y)D*=p)TZ*rMUi64hz|vGvotbOo04piiCngX
zmzVcE-syU2{-eB@*Hcd|*Zi7S=06Ec7u{QaOk~=#Q1(mqMz>MR%vYMV)ne1X!>`V>
zh_+wkoj_cCB3Q&p5h*jMZ)8<>hLo|9h)Qu)nc`x!S75V<95LPPUKVPXdL<m;6$una
z^}Ig~9AFHPiZ0>NB%`-)Ap#q=F1Jb<cGPK&F~gK0)h&scengwFZ$8!ZSD0+$J^hd4
z7W<bCd0tuX0Mh@mTxoIDQf4B8=q)O*47|)^9m?ZM*^SQ5<PxfBk|uwVL4C-~SIpXt
zAEnj<9i&N${{U%TX-wE8O}h}!0|y8`0~{duEO3C}4d4L5*MS2BzXBW}_y%x*;Ew|b
z2)+p%Ao!EO0fIjb96&sU%Pjz2sf}ALPOaVsV3|FD+W>;6fdd530tX152M!Q?1~@?Q
zS>OP{8^8gAuLB1Neg!x{@D1Pq!LI@b2>vv10C5j#X#jC}sCN>;D{Xr_K+1UEWPKq`
z!BUN8sb+7As9}tGI)`MK6`ws=hOOFSIW(I8n8wy7-FMN7%#ZcMG?KKQjGvbfPnD|m
z(j{{@*NbMnZq?MiRG7-0J#(&5A}t0>BlUF?RXIFwzOv?*Gs4X&H-@os-HD4_9M$NB
zknK{TS(?gS+7<mDjMJySh5kyV*)B|;H(h=gJW?mW8t3ui2#=iEM9J=k$I_WNkC#Mw
z*xQfY@c6;CJZP#7xdu8F<za6XcEjVbkF3XdWRyo62Cpmy#8r;|ed$-^7Fg?1e$IJf
z>vE%7Enw5Z2l@Q;`7F{Iw5-d+?T@UMVYSe8r4IWe_ZTpz36Ku@8~f<^6~G$-i-;?I
z%7S%JT$Z(*ZLOAb<+usu?b<RUa;)VXDFWIe2Wcw}@<P9g^Quit)6YrMwXDmJ&jZM>
zTv@4<{bpBQq;2buQQ<EL<I?_h8^>krMPZ)wZLT9@_NbjUa!n&k=|;wnVafG2OP?ad
z<+_=PfK=!wwKF1D`5cl*D%WQ%eOx-^;&M5ZiyKdL-*a7Ma@Og_XMz#ew4s;ZJ_?^r
z1K8))Kj=%uqcYU!w)tthd8cIu@g>%^^%H&ReKwyW#BIhKwotBexhX=O@9Iaiail*j
z)id12a~++s^wQBgpdT<8&!e2Sn>u3OkIJGtG9!(a9YjZ@-AhLsHlHHIb;Nt_4!O|5
zdyPBCQOC~L^TkrT?v4aj4jFSuTjhEga9wv`T{3nNaq`u6Q%7~1X8IUz1RBO*;>=E2
zS4YFJ+0VdUkZ1fshX>{1o`s_u%A-c>>O=jGMWn5|Ng5-6!RAv0wHfjI!+J7ao?s%t
z=nQ+irvI0ar1T?W<t@xG_vxnptB?OcrhT~)adoNR%hw-+&KiJsIlQR18v#+7RBa+w
zqFnvzjkJ5|?H6r6MNqxL-$YkOlH`J~PZzk!P_99BC=t+)=&fI$Cl8e`$>$-9=8H_w
zU#G4_CL@fcbxmY>v&zDCb#A)0_!cA}j8X>rm(r*2&=16SAOqB}?b^OyyO3@VyNrD<
z%on>fRSxX^EkG7Twf;c1;Jn*|zdJSxf3{2X&}c5VS_SNCiWvFRQ(20lv?8)_yk+06
zEw8y#mXy_gOu8I1tSnrQT}O(p4O)l`?^<oSFpr7+{AAbhj^h}4Ce4%d^=ANX+xd{g
znFq-KfFqBzy^S)$zg?;M%}EjAbk58IDyKUK^lCTne<=gk;j&)Fm4WMiuH&B#aCLEe
z7#CS`h=;P|j4au~WMMlg3wg)oab<}2333Z%n6fgIkQ&I|w;%K?gR`a(J#dpglwsP)
zFgchn_AA2?r+pk7Rw6Q-wla*?7LI?29#$hVoUt;D))w?(>mMS+T11Ak)*q&k8kXy~
zfAnjM_`F4Xh(F-Hk9vDSWSBnNT@U??6Ykv3al+{ba^Lt?r+wtl=}Ba8?#ZSL&f?W6
z@9Lx9Il~>dlIC*qcJ1;Um8atSK6hJ0E4~;;%eiv&qZ87!b;lCMPVb9hzWBypQyEsv
zZ98&KnI00*>3ghT|KoVYanc<-tvoV!khZpsHldBgCe`Uevt7C-b7$NR+|aW!EVcp(
zLOER<49gdsIZf>FLxBuat_Xpy29d$_g(QEB%kaa24Ab+gL(;=eWmpeosJe<!pSc!#
zxI<;&gDos=F+%84e^>U{ZhVN_;}Mmk)M%|1CUd8;!gkEED_L#^Z5=0)d?VgRE=FW2
zHQKF0bG}`Gdh(}pW?ENzeUBF$uQ^^&7DqQSPNb2hHs?5TH$eL6LZed87Rqxp3>L1u
zeLX!@LT*^z^^sm{J)O&RUDs{QdZ|O3viu0Zj2ES{*aH%n*>vYJaNR^5P!{UJS;L4P
zNSAs*=(v~XJTG$8Y9(5Ng;Zy*4*DIl9NuI7_{3jV{tNSKn7UvPK+DIrIGtiJo2XCF
zA6$77=CbQfIqjugxG!RSMC8$q+f$Z)_Yp|j>Q?OH@Rof>@>Shamba-aW(=t>w+jvP
ztl(_q-6gD(`tC34uUuo&ru1#<h<@P6##dZ4E_2KC5f{C{JP;&j2eiCOqH?=F)307g
z+t!!$262s3XR$R|hiu;(mkqwtORj#_K%}WM&~M1p#%a3_8Gh8tV0DD&mu0-oP+4jr
zox#=>UH%Qkr5v`-GQm?<Q-*z+_qOsX1Tq<AUFraQ8MrJ~dOLa6>edrE-VQpc>U6b*
zJNHYacC(r{%Qo`k^AyTqa~KnzTzgRtUg^J8!0muv1W@)(0DbAp0K`*FgY2m+t`tD^
zKtG`lG){l#I3;?iPK6>(mXK=7b(1NLe9A<=<UwB4*P@Mo)n1iX67SO}V|fSK$Wb5!
z*6YTbZ71)O0JilV0QRSk0w~Mp0F>ox_S#E^2T;byFumv~K&Qr@a*zk)NTqSzPS1~`
zjPQ|to(%SRf+qX4D?_g~TVCFmP;NV3uSXf-#q~$VtUm&7G!#NVyjbqpwk&wcct^Ub
zPx{YY0O3_Fl}iDWNoi6)JV<}L_Pk1YpkriYzcOSrT|y>8AG}icqTF`8xRzjhq)pr|
z=3rqzcOVb?TaU4V<hdMF9rZg_#Ouje@i$4#zDXFgxDWfWFKkf=1mYh8oCHvQFiNx|
zpWPZePGySqrGTB;5$sF9!Ao$x`24Mak9k8f!fehot`A#!kDIpiY}4Piyrf-tWJ*)w
z#Ra6A_H1Lzy(l(_E#vjXmXDE`$Y6(kBSt@dOL1j9>!sHpLm9Ty*l;?7dvZ26_~?dp
zw`nhjm_gbbuP5#OJ0u3*6*;0!?z_$G6usI!h5Vq+Sj%RrQ*1N7GDHSKA8qFL>>zE9
z*ONB?IEkqo1GbsU?A7M)Lw?X^=(pt0FSqbGua?J`Ovq#CquqQ>WRP~p>q)z>keDNj
z+jPp(Z60S^w*U;=jZZ&;GC{i=%~~Fx!m%Fd-$DfICcG|;_vUJN?Y!02F*;0OAyeM+
zWp{9OFxIpQs(;RJ_XEfm@9Nd^_+Ad^Zg_I(zb((7M4^D^{H}R&yLDThKjreA#EZ*_
zGwedYycLP?<vtaI)o-G{--vv*v*;lDPB1^=324xcv@>tjh>|WkX2-k5mS4YfF&P{o
zy#)T;?PZqm8WH~)knhGHw^$*6K3~%I%X{28jWNT>$o170KDT8Y<7tD0aeea%bCq`B
z-pst$EsDfHdjq9*qHpNE80wF0AkIMJQb#POWj|ok87FV<k#KDxx^i&t6R->hlvE1O
z9zEF^LIQ%N)vvwSHa1J^$(Y1@f)w|hocC+>9@O0DF_X1Sy-hUb*MO%14D9!mIc=}g
zxN<&XoCC-A12j(Nx(-eQXWQNmpnlST<A5rFx=I7M#=IM#`LrW>X+HOpIM8bRdB9%-
z(DJ-@=Nez*yl-Y1wFS}N!9TUhXJUC@aPq$D<WYt#0768cA3?$_fb@9b<Y#G%u3w5c
zc@tvqS@Vm3q?+<O@YgFds0008dC*=TGFRa{EPtgP)jvN3oI%?qJ{iXQ^~EcwBDzaO
zzWg?HX*c#z`K%?ESuQq%X==*ESRjyL?E10K(QQPgUbeYt%UlQb|7HDBk@FS<+k!s0
zhkS1V(61PXbB~9CWw2n~b8CCeYpzL>^4oK&?9UgMt8Fa@d+fOrky`<(C-VBcfG+mu
zM`*}3<#%BJ$5{t$ew@nW^@_O)-#+ZWXCKN_M${kMz?Fghg>o|8%0K3gSFS&N7-bl=
zodfy<+rcK_`?26i3Zcn`0DZxXMaX0v!SYM=H_h+m3$L~`l6(R6y4v)%kT>4N-+S|V
z7?(c&PQ+8~Mk}8y0}JKc0-mvP>W^(gu`{R7o0kS`d-hyF)=68Ael!z{bKZCJ7h`cc
zp_{)Ri$4~N|4cM4ZTM-VrJDZ2a<zz;8O<cOoxa2JW+Kt@Y&Qer(Dk18uHa5bQcN1N
zIBweV!k;qH{~Vf=h-w)bd+DRL4rrPgig6~#>HR$<#^~jwApSweLXY{ZZ)7Z&g`rKO
zKYU`PTrN1@Thcav=pFhp^{sMz#rftG$>a3hZZd&ST&5``DJ_wSbzPZ6Xq$$)#mK~W
z?O72)<>-{_=wn%%k4sOveij8{x|&9k(iXX>GgmGV+@|po*Z<EUF-DVHnh~1R2WfJQ
zeeX)SvS1CsG=vVC??PgX<{2r7e`-^1Fhpot1$LwP_d98xjnmZe()bBJc3=U7ZZ!V^
z@?vtH)AA}O$0^n~G|R;j3m|l(`EKOJXr9;dN>kS!MxVvywQcmd(Mi+3&1B?Ix?FEj
zu7K_~I{o<sx^CZ6y1e%#UFa9~hrCn9tGemnA12Us`-jrySW6m4w|I~UoPlX5gFgJ+
z)w~n`ikEwM!^U}u`|_PgjOl*T^?&87eV;tuyD~S2YRXf_xc68(q$TvKmDbeMWVyPS
zH=Dw?{LQ#}t@f!PTO-w#tes+%uJp}k+j`(T&ijcMI`J1faiHULMCt)yoa<)AImcN2
zj4uIKo0H~xEdG;D9O(Ej;Gfd@=MKK<;GcBxryTrG9sFw{ex3RT_+LkTtl2!qzdaUb
zn>fc=`LDYR>V1(De?u(pBmQS$zSxFs5Sz5Cc;Pl%tdyoEvuE;?V#KiQb+X{I@uRrP
zobFa(8iJKY?8EgW<M79hH7MKjqsVjR{fStd<B6O9PZ9q%faM|bml0RLGVO?*F2>W0
zP{P#dSZgMH<IIKGmghamI*{>6#&H#%7-yV&VwN!JC^NPpF%-a+a!^JB`{XkK`sYUh
z3@ZOl){pRY{cf7FQ7pn$d&N4eRVtSCgfqiK?IiaW=QE}RDlkw6j>Tvz18D_veZ(fP
zOp@&&OK|@nlN-w20+4|jSKIDAx6W7Q>sfp)GGCWrP}|M>gZBa`GcHmd>-X?JNMvO~
zAk%ff0$lBY>vfxmKjGwm8aQMXT4>C5>|YGj!L0y}TeM3GO2S3Tkq-NwuCHP;*pfk6
z@wb13@}#2>ySJ6E`;jg5`|&qp14<BS-;Tbi4}F7l6r{C6H`T&ca8}TWT-+N)R{WD<
zDdYG?nl-KM67NA&f6(V%>QLkGef3$ANb{eiBf9*@h^HErCA|6*Jd|KQHzz%$^HF%F
zh2x6sK}O88a`7_8@z2r|zHG6^d4HRB;@<)Mhix2{JMMXyb|><02XLIVbVSZH;we1K
zEI_7K!MOo8<x(?f_d~#0j)JlMCmozLHT{%>(<GYCg{R_dm*OvV@C}RO;{Aeyzt6#c
z(ZL^g@DDlohaH?_5_vIf0u=vk2Y<rBf6u|6bns6(_-7sba}Ivh!N2I>Uvls-JGg5D
zAL-)JfgM^^-)|sQY!$IV8fp6gw1MKcJ2-8i>9m33w1MKZf#S4*;v2xJBhptJ5PzSO
zt~Ox0+JLy)fVkR#xY~gDCP3+{4VeCfldd*ky4rxa+JLy)fVkR#_*Fm}K%6#E{7Vi_
z8)&*~gL$Nj4e)fSS-?3RtwM|XV_-Sp(hrVEis5m>!JqBm&vS5>M*-==gIlqMOaA39
zJl=tFX#m@C#lag6{w@c1dEAb4;bF#}0(M%m(zlV$z_O5)ZIN@$&@P75WB6zB$oOy@
z(p`Go#B&L{^eCUwYXjHd%6BUgU3&Ve7sQp~EPI2M??aXV(_9)H!-U3Mv2>|gSy;q7
zYx)+HTc0{&7zeoZUx~QXm-kgW$Go)Vul7aR6zz+2)=Q~<i8GCX_(_8bPCGC#{ggok
zr+(5lecHj#IrvK*JRjm7aR$(ob2ZZzzlbXX)9)3`;4=>Xpo7Eq5?KC?fHZ*kEFcXa
zUUu+B2d_G~tJ8as&U!d+5bpp-$FH=bPvG?HK%c~^Pfh1laq3fX>Qiy*Q*qTN>8L)5
zt3HXVK8feUx}J+)aMG#IGyvsApNdnTic_D8Q=f{fK3R9xNmqR`UG+&^^-0{-C+#Tu
zEEiX>TBsCiWsDgez8dsp%1m7#$a_CW3?89*AJRH$Mr;+KmqvNWCG;#Fp+|iPJv-Lm
zu6#1=iKacX*7mr{`h)HK8o<ixebvGL!oi;o@zl731J$~z4dC<(=DWJ%dPwA|m5QxK
zC=$znuZ(>+08ax@H+96p_XB5O`UPCm29MA`gS0q($K|DLoDcP=e29||X%kmI)Q#H?
zZd%3kn~Uogekk)&8)d;$e0JU9tot?x2P$P!xT1XlPFYx&>C}tjt}J<^yRxiSCv$6S
zh2Wtg%c8Ex@>bw%YrH*gvNVJa7UwvYWNAK6Zl>MGi13+geQCROyO_z!*K^$tncQ`{
zTTj-%d%-e=b9XZfwMr#}m%=Fn0%<>sNcjA!qZG@K;1=3FgDZ7vW!g(RY^RM2FYe7q
z+Xp;*=zXZ4f`0h=x*QjS7xj=7@c23-2;|9qE6Seq%`9!h`*!Xly##OykO5d(<^5>h
z-`Tj_N9V)1v<3SGrY*RWEZ|<3pM)Vv>qOoaKh6wu4pPr^6-ZNMco}f|qsA{r<08X9
zL7M2Zj3b@pqckKS*gDrl2Fe-8ARnfQ2-j4G?^GFNybBd^E%osJhzy}3uB8mzLlaxH
zYFMQ<{rRfD7HZ?#`o%9M$P#Mh+RF0J0$CP|-za^2KxHWUt#6bJA5<BdOY&haqSv&a
zKCb-z#b#r*mMygTbr^n2!pFAsnQ4lXD39*l^*W2-j<Bwb-wrLApUPprjGZq>T>6TU
zWpb3VIOBMtEU$>lk{hKgY_lDc5@oqyWnnqd4;CXhxwx7?V?L2!-J1cyx?nAXFU2#m
zoo9aagPDd0=h-c+4br#*-^)2n*9eHGp2CWvz?$A_@sf|za}jjB<UaEE07M3RR&1ft
zDB<@3^pg=OtNXC_9UFOrA6uU&Not0kU85X7i8w)da4-CIVSMi@@Ch47oxSV8vjA>z
zYaPn<O8}9pTq|ap_)^Pn=I8CnaxC|3fTJIu#Y)Y3t2I|_GK*!bOgCNup0{bx&EB_L
z-16JY=Td1W|J}fE3FG3++?yA9WL?$$n<zfVVmXD_{x%*CnFlK5{X78Mz~!iU*AS=4
z<J1mKW45++OU?+TZTB33UFCX0uBHt7uk&mr@qNQRq(!&^;%(r{z<xtnnGW4_eRt=#
zk<VbunfD9Bc%SRzJrtcFba>JA81TKETa`Y2;9mezq7k!zXCB+^*j;inleHF;nQv{*
zD4G+}qaVJ~#&OyE%VD0ZQ*&WF-nP9TN1l_v_dg=8a)XKZ$A^&C&F1=ot;!d-FKF%Z
z{n|ZQuot~jhPcn^3%2C1eL3_wR~n-)_AU6^3@-Gu84~7ohyE74(}wzq{ziFv`P`={
z0D>(Sw@bf1$9Av@IDfm09~&WNXzKk7-xr(8Ak$>U{YdJn4D_S#v-Q>X{}S<Tw%3=7
zS)ab?YMW_8uzdq$M8+iB>&v1e<bS0Xf8QDJ_)JOLZ_dcZ(<z=XuZhe@psZ{VeDEr5
z0^hs3CRdY3oynQmbYi44*g9SP3}c@3b3Vt^z&f<yPM#x!j=k64a~0J^?<u^d=K2+%
z+p|e_zT``6h?R@yrn3BYhq+yS3_c>i7jO^C+-u8`$uj`<%bNfiY@1Ulf33}r%RHQ?
zFIN=Mws9QgSl7ir<?LM2WBJkeCp1hgBd84Gr_r<j?GHjoF_A^*M(WU<{g01~V>>pK
zISbgjDE0Px7o`cjQf1?~nj!0=sE%=x6=7HxV`2Pv04l{Ceh<JpiPd4xaR#i7KZp!u
z3%F>nTvc2Ih&Wl`0OGI4h2Z6JwLl!f@{~E{R}jZL&*sP9SQUZ!*Av<KZ!?TNs<N`a
zG53Dw3c;-2%rt9sXWWjiN4-&hs>5~Q1lGG^0eEWG0Mk<q1H{MD1_aLn2MC@A4iJ0>
zI6&|X-~hoN2M!><XWammyJy1y(^Gi^g3ka4Ncl~a0Z93)zyVBWa|nVn4iG#I93XfW
zI6&|`aDd=5zyX5K0tX1*01gm*9XLSnE5HGQZvqDh{v>b!@#}CQP|oWtFnuqQ2!b;X
zAg-oMA&L=Efa!b#i@<bxig*js={W?J;W|v$V&fZ-0l@U}#|;p_Vcme>SAYWq-vka2
z{7K*d!8d>d1b-Yj0Qjr%pOE0|v2_Z^02UM}**bSxpyV9)<G*phbXt*4$rfw;B~CmX
zv%PgB9|3q{fEa)N0-Fdx8l&N#%7b)Q{yYF2`6FyU`({`EIiA(7{QF-gj-_W%Y1|u2
zKWMKH$<?%@kNXmDAIekbP>ghVpkhnfi0K5Kzo&r{7?=**4>*61rBNL$LEsvGS8_M_
zQSNTOjDa?IH;g{ba0@`zPPnozMuU!TOQ;9V^&bXMZwdY_2jwG6Xzakgd28RiwQqjZ
z_B}@-5q4?cJV;z~`@Y7?-H(006=fM{U%ubSu$_H>6=k~Fm%qEHG<IO$4c6I@u196@
zdPS~AmOlFLuD%OmUlt?bx=VX+D5-1pUC>=t=5DsuKFNE=E;f^&&qMYO`y@5Rv2Ra`
zy5sePT>G~fDG)HOCXTs~J#jCH_98Ea-PudpAf``+KdC7+<^4t6F`4hUY9(a5{1WGS
zm51~8mXzky5Xwj!ygZEW{W5Ucgi>U2;rPmasJ=*?@4hk+KPH&Lk6WB|QJ!OQ79aX$
zy*9p_XqvAln75r@{2I!1^9x-Jk<I}3&FiQ}zgVXd2r5s~eRDS-&^edyC}UodKsune
zqd6CK^`3bh)zgtRAreyZOfe5L7&&$9viE+Hn<*~i<rJ1MWoRdBXG71+GfUbDA4omL
z@2|?mwwp#Dm;t=rmcu-{_nFu?n%!)MHUvIGAEVvq7bqY2QLlOVqqZFD#nzou`~_kp
zi|hl~dXsfw>&;==`d$)5*rlyEK?1hPWBm`X_SwCyLt2!tm#yzd{sRD(OR_cYwmQD6
zaP7>yD77>1qKI2sN$ao3Hy)Tb!*`^^*Pm3U@~-q5OAmJ2M_y;0cx;T_$F-pHhwtxu
z5#kzBKs1lE_$(z2u=d;c(r8@Pi6x}54k6}`kv$<<gSyWsrh7f30C$9O{IP%X%62f7
zvh=Z*kaa)HqJHAM#5^6Brh#7sFfbi_b~G-5jvbdoZi*~)cwxULO@xl;68{Q`@#hj!
zS@-<btd3BQG&o*t0T6_d%F6NR0>H*)kMCR<kGEy-$C2mcCq9Sxb(HC5SNHyIhjvYa
zEQB9VTf3%5ZP(q5L5^K1x0q&F_Iecvs{MGs^&5b0`gZpdcBt<>$Wq^VtMB}%^*uv|
z2->#6_Qc2YATd;ZztPHs%RXIiv!7G<n}BY*clT0usQX!vrS4~~?q^4>`wx*J!Y*|`
z3lc-s{hO>zxOC|LH<8#)_wL$thq_+}S?Ye>>VAFHy8kd4BJ5K4>mV^y-G9H836~Dt
z{}vLv>E7J~*rDz>K$g1Su)5zEweC6hG3-+J8z3=M-SZn7%7oCN`;Q^9o9^9pyxzlX
z|D1h%lZ>GEO{@3c+^OF8p+4nB{jO^!jG2-9d8~6~y)lhz8^EAA?{!HJYf`fY8TcG2
zX`8Xl4$h6rLss4!rvVzchDrl?eHeiDNStdy0-2-%^m*>9G2hy7=;t=gS=!(s^AP)L
z7oU*d4Mn!dLfMD^Ohca;85v@0dHGFI<=?+g?j8FYDvf)4?f%l<9q%uxPr^2dJ{k8%
z+VB|weUP?ep#7-h!PX+U<I`~gAB~vZ1w&K!m*n|;rd3`nRajR2W#5AqPa}!<<L3eF
zFB%wsjz(~$oZyypPbkmw^R|q0A0T~#^^)#E(dK=Zkawr8$2i}cqh44Cbi#Yfu#DVO
zeus@ipZgvG{!#!nk+SL3C)ZBD4d~*t@+=<N!mEFu5$}eK`=u}PdIB_5=05KI27W({
zK4Z8Wnc2p{e1=r0Dg5`Vk#D{szxz%Ha+wg=L+|g>nnoFTf2Zy5wy(r;v<L6)y4ZtL
zdRFO5JMI0rruCqmxL2ya03WgUzubK=?WPQ|F{I?K=Q{kM>lqL?tW&;m?}l|cyQ_z!
zJxJt_{S?YMvL%ii?l|#TGC<hfI3aRMe@x+^`|4bM%^fRb4>;V5HU$h@?Tc!AsxFX)
zwtsCH-}kqGYunJ)eeXnEb;9`j5T|XmE%XT*J!Rj^1uA*C>?3WKV;}#0T-~7QsvG7p
z&85rzA@#K+d%J7M4tsY!5A%i%kfpshjJ<Ez>H0Bvj)Zn4+MYi00q{^gy1wu!GDpyM
z4%Yvr4aOJn&|!%`-)^0ObUB`J{x;7g7FV?hlbKKZZ82i!9V^SeFCal>MjNER|7)bF
z4dVUHT}P7U@Yf7CY=Ww^Gmt^wGm;ZH=y|41^7hEi-!)1tqMe`d_HSb51d!MMCxHV5
zzX}{6_|w1v#1Cv@W(5e2vd;k!KRAmw;sJs;fCB_y2M!SY3UGkn8^8gAKMouq_$F|G
z;7<Yv2!0hfK=7x51BkQre4CHfqqlK&$#m-Pc>pgB{3>t&alTQ?6@%c2KOZ3YI&c8%
z9=ZY?AiQw786Y_FZUzXR1`ZHB3mhPL9ymbo8Q=iokT80t@43<Y5N&ICCyXKI-1k05
z<HP%}_TYcsZGZn`82yj^_`oKW%Ig)mn!bQFfb-sI@;mmr?nV8?G0ct$UB@wc8G|i1
z;5tUyVf^A6osr3VF3Q|vEh6LI@1RUD=0trqvd-z>W?Z{)-Z_|JgL%D{>rTBd*qyzk
z4aQ#A=vnv=LRVJiuFt|>OvNJH0(gmF20!KC8H<w^8Zhv)@F!5en_sxkEk-kz984SW
zjSR7|wCL{RkBEQ17k_szdk6hub_PVzA7&r4*N5b4?B2&%=Jhj{xoa@qYclMzFU*33
z?F)XhQmpE7T<FT|s?XVmc-}L8nsRS9e*GJi>E@?B?~}T&n-8vAJFQzgt&iGHd9;CH
zmv&kQiEC~rjyL_->331Co1F%`zd5*J?X+R-v@vQsp$QUpX{QYkx#o7d15Ep|)4xTz
zZgv`M4R>%8BsuPFveCHy<_^~beT{qZdr__fo&ih))&LBO4{twR+GcFIgZ=a@RQzj@
zCrzOcZUs=Lw7tF-SF}gsoL|lXxFVtb5Qe^go(56%Y3_5(0=oHtdmpibx$i1S()L%a
z4}AVw`@mZ%00Mo0_z->ID#-2F2WDbE@Cp#&lY_Lq&f!WMFwS}Z9)QMqSNmgt6d(=2
z+Ck3l;#z1_KJuNGw(ghw9^#aT5L=(|_YmOXMwZd6&#os|vPj}z>N!p&?2l5$E$ktr
zab>^Lz99ReHckWUc=9N4hL-_Y7WK`2VLd$mm2{p5pp=%Ltl2ew1F}AYJhOM<rHQ3*
zq>V1FSVx>HTw9e3$Y(jrQ}?#gnns?KQRSko+<iCj-1q0m$Mc817g!0w$|if`>>G@4
zx90kNl<8u7o=+UuzGHmos{2Et0LriObkqG~D8r!sxI5jmCk<EkD%W<pS3h96k3a~0
z*Kj-Ce*$H@>3*>F?x7#~8fcDthaRE7@w&sYc~|?y9|cbawY%%D^oRcX(4ln{mF|)n
z@Yy2P3&H!u)Gxy=0LsO{Yp-XDl#^x5SOUb#!?a${6u%4kmItc}j&?_$FCuwA$9OHL
za-l-k=Z^W1R-z7(t-NF(=#z-2R;&C)ihPcl2;?U_AsB;r_S;!Ls6b#kZL<ZSt~Ab3
z`K30_eo4Q60l@L~{b$GSei}(yM|eMpxcanSgYRs)*<gkgsY4z+{nnN=1A6j>N0w9u
zrib>X&`0d}Ewqk+93X42UK%(+d=dqu0nEz-2T1x1aDd=ffdd488aRM>Y8@xB09Y@z
z2^=8lxQH>*NC!*;Bz*=rK=4`M0Kpr;0fJ|N0|d_l2N0*0#PY-eIe?_6fdd530tX15
z2M!Q?1~`B?B#Q1MW|>AG>1RG5fh|@*ppPlAKF7wSXO*b4pX(zA`Wjop@&x3KZQ#lf
z&%=Be%<1ov5~dD#M&?b*(BC*DMA!s8uf}Olt(H#bDogOp8sE@M0hXnl&bT2;WZHIo
zyUi8h+Je-LO)Nd>Z~qR7DZf-~<fFfV$US2|+p^~*u!Ke-u0&Zv<b`bezt`f9{8X{G
zZqq40*CTg?@wi@tF@iL>E_sG*vWOrsty>#GTiWvPQHJ(TmFmk&Jd|kioYZFB8v)vY
z)47cQX1~D{SKsVlUFF5tm*Uxr=DcFo4B9So-)H07$@m{oPGp3|^BB*R&aFfoeai`9
znm~=41eWThbCM3)KtH0+Uk*^cOFQJ;G0&dZ*q?4c1sWu-5bM{v4J@+lpl_!^lD?e=
z@EX{8RDJs$WQahY0Kd2o_S?79sD1?SP2IQuqsaHo)3+xePo!@<Yl!Xo&8Jb9zW0sj
z+Yec}x08|ga3bS1?AxyZ&)xRz&sw>=^lg2_veUku2U+&9{I%-a8)S&E%f6iliEGxk
zlkNw$o3sBD1pH>2vvrRln6qW+XzY;GzFzk#uXOCk{l_BU8`bZ1O|xCU{{xlr8ut4O
z;JMp=|DUbgUHZLl@9wnUUj<qA`>PL{tJJ3sljd~zdg6K=>4|G~q|2J-Rb*nrF8ljc
zkTLxozrUg{Ba`M)(zk0eEWz3p<}(d}`OZ3B>Z=^Q*F9;=bn*ZFWjPSjFQZs6UeVt_
z2S_#Q_@!JEQvOo8QOAK?_U^&**uRGCR|AwM>n;M+mU@k?(|Z4gQ^IplHf+mFz2GXY
z<G6lNu7+<no5J>y_eG(nh%G6z+Ho2<=T`=8%V7IHa=VcxofOXZ)tfESl$|};(Yzao
zOcp|5o@2wbra^vL)7Nbo#;M;w1a#Bu=+BW%Wx-zjj55US>YgLXHqmeO2tKy6#~9Xg
z&HHSy;<^Tx8T=!EKx)?FW^9h$<KwO?yssIiEbtkXWgYzUfF%C1OT;|2@33?c@}~v5
z+9GmR(`ed1mhQ!07i=SJf8OO!Z4gq?a|6%v*^BW6V~gjaj5D5Ar!(`bN&9#3IdAK(
zO_tv8-L**-@=D)BS2VPEANv&cB&tQ637BQ7NoRq+_Gd_6hK!(|^zo-qKiD61=nk^i
z2>qu%1u*>wgw1ec+GB9GN!zsvoWS^#7KmT9K>TS7z$v^mfVc(LO>Gzu{Bhs_;$wLO
zg3ka42tErOAb0~ffH=K}AUNXy!PkKU1iu0tAovDwfZ&e<2MB%@I6&~Hfdd5J1P&lh
zs}TgB1r89r0URKB9ymbo8Q=ioW9tS4zXBXUd{5ed;91}R!Jh;UAU<wEaFibh2%ZHF
zAfCz_5PSwWfH<(|xTlXAM>y^T{*g59Mb>Mh8F$1NrR~z+qwSBZEk?s%{T){B)c-g9
zj6nC@r4hA%1I_NH|Hv6~qv1c6@5SGJ7ji`WXM6D<{knr=O;`O#&I=n&`*l1{^nd)s
z@u=5b98<fufAsp-c_+F3qwjxvHhQ&RCjeS$ME2k8#a}0Y5%Ry<gFly@S>%s!{?j!=
zqWz~w@Bg|!NajEKb@zC_m;OgT{_48Sw4ZaZ%)`-jzkDm=uKS;la<O%PvDJ>R{Egqp
z+W$4IfG+eJ=|;SA&J*L)w|BkvCw*B;7@i<3YybbkWc}7oJlW(Axc297@AbL%XY&Z&
zI<6L&Ky47H<(n-qJq?_|QRa3FOwR%*F#VhbLpZipb-pAtZB!ctXJSluKmT8B<Q+K%
z1~AHzW8}sw4Md=g4x{bieqZAESSV%6qJCr#(2ieY8&U#<Y&p<Q{5I<@<e#u*Sr_F7
ze69x-dfqz!rTq4y-(2$DeYa;ZL!Z&EW%x^{jLMZ+R&Lp!yomVSHjR5PvZqyQv|B8Q
zVCCHZC~)de<3DXw7{uRW3?0Njh_Y#?Jl`FrcWC|J0?wfEPp(Teh||YuYv!}HTL1)#
zKzmZvTDIqXH0sJ8+3hI*?SK~pUSjKp`y@!P`n2+-9znuh0OLLOq@+JyMVS<T_muA@
z(5(?zPkoh&&oG}>aDOLNN}95|&p4=$C{Os*{-?bgUy(-wWuU^KJE}0y*>>&uJPOlR
zsaCbPf>*2DHbE!*{}1vskOyQxfc;|(e})MeF`fR+{Ycu*p@;P+5)fEsJ9<*jmQ{LR
zK%D7@=4z!~TFhILLi2^li}`=1CB?KGXp{vbdSW!sf3{ujxEQ2Ej-c;oJ9n}d%yzi`
z1>JR=Aqj(Z^;`UY$KGd}YlZe=({C-}v{)P(>(wfe-!Z|s7QScK<?P6NY&#*3oE>>@
z7#F*J5%FMr$#ApZj0(2RiTw^$%yWUfd1$U>x0nuK95z32kmQ`_>f8AN>uP<-dw>r8
zT1yZ9eBilF`C-&b8EFib?}3xRoqE!)KSG-L4rQ=!4!UwOFCwS&oNzlig|5S&a=y;S
zx06%(qJ1LgAEO@Agyt^C7tkEYXHiXcx$U^pkI(7*N03K+ZYHEJZT_!_J3hB~+4gML
zK8{RMhkhVB(z!5$AFS))f2v>FCD3o@oG1Fa8)e9weH6bL9?XkcPx!|6mw11fMI8p#
z<rvJ7XBf{p!Z}OVTej^{8RXf*=w(Q2>x}-RGB|Io8a+hbw`w$(TP;^BrVRVbmY18w
z1@lL4mVQg19yxD?Yc(VwSig|xcx*4@&{1TaMjP4m$Xd-w7hAs`<uq8jk@Xquc;E~Q
z+z-$(g=sHqw%YRZh)B2f630fZ6WWjxi+4ypwy(=?lZc;x38f=`7rmdElZ{1dbjsnr
z8;R$_c#eSst)cYTQ5?cs^nTBY3#gXz?m2N0SE^m|Fy^J6!UGIE#*nb1Hr^vE-gQ<~
zopMd^-vGnBhnWRAJinmaDm$B`kOod*Ja2*Ro3S8m1<t@SSqsGXI}qPXXE|vX3%TCR
zw)U`RPyaY++Cqv9l);5G;smC3>vzl=x?G{(ihctA>XYWVT64L9Ul23DMq2fo`RQ}+
zU_`y#Na5`L3H%aXTw;pIi_6#-EDocLeHFO&8|rxLVjBNV+er&$q;Iec<%r!sPV=|x
zbTnr9$QUFK+Fh%KI@`J%g%Ri&%16c?8;34r%y<CTp8+svxt**91Dy&#wgPRy50UDE
zmNYT1ioW;*rBj)9qf}yoBdf$rU6!ZcJtc(;T2y2sFTV3Z+4-&k>9YK{aXqQ!VGYmV
zHT+sy)8eHPaAq;E4)h|wd75|PZwF2rFdwti0XFGDz&^lt12BhrZvZf`4D5M;V<|@n
ztZ9|5*z*>|1HX#SE7Rv?g3Y3Ysnd^5>8x9Kud|9bjw|D8ThUk3U-5K;MxJeB<oyto
z59Spse=whDyIsE^F9u61GMA8dU(bI<X6b6%`i1RAs#|-{Z0f2Ew130Ognp=YZztGS
z>_Gc<wS(zgD6vyJT#-8CcVD?CcKEDt+pQfav(e>t{j*;?yxHolA3L!BbhU%o$&^;o
z&i(g?4XHDJ_r^7`1K$~AP+uHuoZJ9~;o6~TW$MQc9KX8R;q1BK(XzC$!ww1Wtzn$R
zJ0y>ovr_MRB*m7E<H|8n$0v-_&bl{ok8<Ge8Bc@HQ0#KoBcNmqGwAn>Xs^sqy6-3R
zJ*ir{^c#-Vz1GNof-+t0BTs&^q?c@;gl~OmkFC4%tOC2_chpZPF9CBxFmG^{rhH5X
z?O^_J(`_ADU(h}pm`)uH)Nf21)=5k0a2@{N0V)16yxcMeTXRz87z^8V+G+Fq@hHVa
zL&MtVIHD9kpv&Kjcj5<r0Fmzr^Y>PniQvld5aQGeWy$kKh6NB<M%Rlq%4vSkC&&}~
zm?Z?e3!@|>^{xlGr)nk7E=HLg@Z>zm_K`kd?=vXJz&HpUSgE%c-1rY6!bWQT72ss1
z@pl8~+^_KuqWE7pajt#XM&$EcL-}s^dlA<_T$G3_acP9bNt1!;Y$OA5(qtfxdo&5e
zx!z(RP8%^0N8gb^{GfwFPZF5UHZTz98j*pxtU)c#G|I|!UKJPn*>uXR>6BS<%B(nL
zR-7^`PMH;_%!*TH#VNDmlv#1gtT<&RPFdcD%dPxft>#(|Fa?+foCcf$oCTZ%oCn}T
zQ~Z-(;bPHAmYrnb$<y-dTy0QjgF+h=+Mv(|g*GU(L7@!__ysTd8LvrVED8$v$HJgs
z<$+F8mw|s7pnh-qAdaG7Aq2|ZXCLG%i)^a;Uuuv(_%Q0LEc_<Xm7|Y7$mJ|e%_&XX
zm-27d2RV4K93avM;U@=H7VCKYY68oE_<>>cL$(w2BK=U>hjjWh`!xgcqk<V+Y+=(W
zHv`LXu4W*9lVApy`QN6?GdYV>K@2Sa9Kj5JvxCb!sJ09h%fRyTOv&PuS$&-{D^8ge
zr_74$KutQ7S<@-A;*?o&%B(nLR-7^`PMH-~CnSB!tm%}QIBodN+7JH}vWf5G9^2i$
zaNpGsU(osRJf5pID$|pw$H2Cw0b2kBnj>wm>_&{|ElAnhppvH+s>{C4PS`5(TBSw5
zyiDxP%l@)oTWF$+q0RB)Bfu#Gd7*#oeMagdg1|JC+52`}*$x{&@KNC02h{lQ8dGRI
zbs2fI7wZsGt!A;7pU%3Qx2!AkMXgq;XIKCU2uznXfNWOK!X^#lv3YJ5ONV@cUs!n}
z=gY8-l;_U?sYVTEDEq?BZiXm7*|D)wXxbL)AW+XD7cK`rYjLH^IY!zD+W1+&qM;pq
zW-Ie0_v$<8lXisuAI0diZlFiMR+-OFn^()T$Uva1I*u}1)-tDaL7wRHUPO&5r9AAM
z`Zx<qDMN$pp)dFV+y2zQ2hR492GbBaesk=9AW_=C(7=xw$j?gX)>uR~`z<|72_e!G
zIf9gc$ALdVo|VDdnvvpZ{%4xXS+;TbMQ~opGz%eE+MJv55Yq%(_rU){lx?!{gIo(x
zej68Ga^o*S9#zMDgpPegEz7*$!9Po94Ex3b-R<r#p0;IU`;4cjoHtcSSH^Gp5kAGw
zaG!B1(^^Ewu}LUl_;Xy{df<pyd>mIg7_S_kp+AwakNZC<N50VU*aof)B&ux&t;Bay
z9zdD5vM_?x$6)st4^Z;3f6(^q%YP0?vE@!5mbD}lVZL(`wXm-6mp&jd5j~KJ{?1{?
zwlVOdlcubsBaeP0DJ(~y{mc5LBIRJv_A&lH0n`nl!<MFNAjj0{`#%1G8E+kR#&La{
zy*|n-fV_8NM`$zAj<yY5ZP@@H25sv=_ll4oK@6&NsI&hCNEQ9yfDq<!y-lY!wnQf5
z2+VVA>226F=t9P>1sjL|2e#CEm|Kts+esiDq<8!-N-x{~1?qIOt^AmcUD=X$hi$v<
z0ldNcIt3cXm5NcDa=b`-CW(HSc+cOhe<EG(_rK55#-*DL4{~gIqs@no<(VYo3|8-h
zKa+d|h{$N<=&<J3>dnh}v+Zt_M?U)ipEh~G0^Z)%IwImdwtvl6*8FnQUs$dd+x2Ev
z%Sw?TIU}Vs5BA;jiIurxn+XWy2c7TvL+{>u@=p9KPMk&PkG8CgKPM5FJ|2}pmTfH8
zO9t3>&nK#t)>HvPqAUaJAaw9~Arce#$mGsCuv7Rx4&qiu`MsSt*?2EmSpO3%;fYpS
z{|~+AuI3$jUvc8_se|8+yzd9-eS@uc@D49^v|;Pva`3w>&i={1&Uiw5rjRVM_mY)%
z`ov0GOc%=eEnk?mb(#MaFN~|4FGW6mih=cb;ka+{K<7y6koPM{OprITGFdoRMjiv{
z^pcz7%qN@*R`!GUquxndpR)JTIr2q+--hyu@=O(`b|z0)p}Rb}hc_JgzT!pVBF~Fd
zo~mDtjnQ5GvS4Y-+Mj2|X2QxTpwfwKnWGqo4*Dy#)}=can!dku=W@$*bej(w?|U0?
z`XY2BLEH1D`usc-L|>pQod$8{C((8Jx^&$+13V7K>5B7qql+{6vdCi~UzaZYLITsl
z<KU%O*(6@mP94lKQQa*1#b$fX*TF5$&+P-y{lQBK<>Nd>ceGJqZn@pAFSTrANISIO
zCI7NDKGSK3=K(m}Yn*Fn1{)XO`QM1A%nOvFdggK7IcQi3CtLpDBZgc=hqIO*F2=@&
zmOC~ot$;q;M_MYI+Jm&%Rt9Oap%sivj$8qKrN#1;Q)zL$;k_{f(-96nhJOxSF=MQ~
z0WYP?e3$Ml;_8c}CG_TsrAyVy!lIqfSYFn_IEy2bkcV;V;LoB=5rFWq8T?aSoJ8Kc
zCE1hTcY7J|R{-t-JPi0j!21Dz1t1^F`AfJ$HyRhaa!xaC#W`eUL=ag17!muDP;nXW
zEoVx_rjw63_TcZn{Iye4cqs6yH@x-%@?~J%=OFL%7yV+nu~=X7y#PzU2JM$prrar%
z`@gZ=i!=A$_uUW1>s*|<pQ)BU`r`FBm0OL%oFQi0cl{lRGD+jqm&So!U&p^xN1O0Y
z{4z2SwB9>_mjFgDm0F|fXF?sE;+6!nBju?Yt^W^FOJ|&X(KF>BJ)zksF8NiKFm+x)
zWXWG$#GBSjr<NAWndv*GGSla>xwAPRI|S`DQ<(JOFX33-<(*#N(uK|C{Ynn3D%-yV
zPMi08ZpUI+SK9Gv#I+sLmO`O*xi(j?whEjogb&uH*Z;-@)Y_V;l%cy;yV&+y6L|5g
zumFt3q}=r=_ryfK(a5xmbJZ{%{pR}5Ow>yaDH+oI&rF+$zVK#uR|1+ZM%^!TFE?R-
z22I}5x3>Ty%ga&kzxSx8pW2xBm?olcqhu!<&63{T8hI~*-qX9KH&Nm*hskJ7`+YZP
zer-rJLHbf*DtGqGxk98*g2xR9hRLH@n#x^@^7vlx_?BVuSgADIg~{{AE}eY7ZK!<Y
zvt{g;b@DkkTt0SVu9MH*!{uXdg`<4#hkYI%7N0g8t+Es_pdZuz<zdk;H>%YFkN*XW
zJYMy4#*Bx+=gq_CvzD{1VOwy|eZwQe=TV!M=7eX0lFv_!fX`{eCs^Z<&(Dv5&l%xU
zK1cIVZ?w%X4V4e47rMZ?fCu(bZunP2=TW2i^V3CP6SU>`hRUa0ZVHq0fnC^^&kmi3
zw#D=s_2>UO3O?n^ira5E2K?XQ@~L1&C}V)JjPW!0^P&C2=c9@X>;r#3^z5PX!JD_n
zpG(?j-~)$F4xNWKMc9Zx13NS|3O?|G=>k_^<r<pCW(hyq=yfCGXBg49F|Qq(8x|j~
zpK{Z+#kWW^q#am09jXqIKGfB*cEUZ)q07VKQJpF*pdD%l`q$9rGWoWrfCam-$e*4H
z$CwAf=gP3!P^&E$a5{AUJYKFrpq=ra*`c2q7X5am<~JvW#pzr)=99;JhRP#ncx0nI
zJ}^`sQ<g{A*V&F=9V(A$!$Xeh5AE^WL*;SW@`&o{lSAck#`1{j>JNs><E*uZxNhLP
ze>5x}cvljyFba?9vtc{%tl`kG?oB7c^*7e6&LnU9BId=z*A1&Z72o%HXCy81gZ_?j
z_wcb{@mMXlZEv44-er6kW7gs44vR;1y3lNwB4aP+ro%(KSFKJjwgT!#{?~*4<j~}w
za><L|QvN%KMt^#KH6}mlUl<;JY**>bXY_+do`;9F2H^`ISRSA^=rTuigf;KsHx8=}
zJW!%AnLCXYh|?6|gXb%UYeVJ3kDd$7`E~)#%Ab~BQnCFTn|_CXcv!sn>>^tz&rx}`
z<uxvUPfvy87W?^64vQDgM;5(-gBg8|A7FiT_~(Yj1J8)4F{n!HLR}4Q&9E@PhG7tj
z0<?T=fzU9auCSIn{L8~?hvB6T9pQty<nYIb#mDrU`f|I_F#9=Yb&FQ?$2NU>SiGP%
zFv{6ZnpaMHU@NSN4i9Y(Rz9$g%j0$6F{C-TjQ4ITOU^UB*WeYyv0dv4_n(<?Q=59h
zbEO-1zc;LOC#uucRtD<fXY+ZTY{>`X<c+)E9}f9Ug={8G4>A1_Ym*yq9h#mds#8I0
za>3dJK6_(kh&(W}2V5rYKun!sY`Jmw^KYOtxqHjt?k!;EhimOw@Va++ZIYvr%uE(=
zlbc2Lx!K|I;;HxnlS#Y4BOkVD_j6{TKe%;9b_YUc(<QKxaqP9=wfi}f`zY+7(eI?_
z2XEiCz8u=<rWq5pJvF?KC$FC#F0ZLfvA*Q!j4BhI;rZ%~|7f_pY`a{BbAjL83w|Hj
zH9zc0(?od6qV3=q`kO<f%crV=zKm%^U-yB}@9&xqY>yiiHbK7x(!L_kXOo}BPW1Jx
zlztV`4q~p8kr&(X$GdI^7BCqO&$T>0SEngNN3)>4`#Cs5dqQLJcHsWy#=qKiJD{_Y
zKfm1a*%W;7ElrWO;2Hms8-`AwW>JQ2i;Vv62G4KZHP1$~md7U&rYX`E(tXiT=;CL6
zV{|8mLU%qw7wfGfLzsJ^he>=v5ZV;)^c;D`pz>m|>9+j>Xx+CPS`*<9#j{`HJ&+^c
zJt#e%8G%uvSt(ZSCjnyjSAy=q&$s#O-4m6Z`<pnl%l8c`V@PkJ-Du@=e8C5SZO8jq
zM+!ruI}yD7+zL@uOTce&#Qfx?JEwh(5%bGYnFy-SfuCt~*eO(^t511h&*AqYBW|C&
zr$B%C+au<8TC^GJ^Y4zBpS<Aa==0qp=65#MzW0ropS$-<`wjfALZAM5-f7<)`2E_5
z+h-roNdF_hf%kCwY#+X*m%#o`eov0NeRhCRe*bCI{OkZjeluv_=ZC<LpPfuimaB{S
z5TD8;Z9IoKGVptfuC1zgwwx_iO898;Onwq3G4wgF|DQo+$8sw>(QcKB!B5kP%$SFd
zdPAW(0m_ur$ci=1(d!4LE8l8Pw6KnrWfFCZdyS(v4uRf8qq2nU>-as>(dQ4B_5`=E
z!Kzg#`}4)+YFqV!{r{tPjEYz6onySaar9+F=7sy4W`UoX6wDV4v<>;ZX2^WxQwe?!
z;qaLSpYItmAL9-MEKajxFSQfqm7~Sc@LI;lB_T5~qz=)^j}H8Piql^l|F$R}Ldb49
zn#$H0e)Pk&A-6C1Od`;v;YI)W>qF)xkJw^;3;Q=muZ)6EtY6`F<LJQ8p}N@0J$61m
zX3#etA9A}Q{9^5!1;39CnV;=vc<MG8cnAF+d+<jG-V5uZ%UY?}YJ_a0f3ZIgyw2F3
zPr*^4@S_d~UJG>L7wRw<(INfgE2FU&KWJTBD{wT1u@LNBd@MB#ewg9$dic`3y`#2s
z$+3gOr9FY;&N6cPJf6jB8}LrSv1bjLPxwWM(G&Lljt%?_%k_a!Pxh;m2|SJExGpd6
z<0*rfM(2@Z1Mj2t=85%P0SidJ;1lwjMH|0kBzl}Emx@dBI+5Cpyk0drUh-;@^1^s=
zY~Ve)-g=bbDQFlN((lRd;nB3s4u^r+gde^$JLZpuU#o@%PSc;S`fFh;*+%kQ89C3u
zjM7d#2Rk<KGq>J$#K9=h_L0|6)*qey9S3(rd13u_?C*_6m-u1pXdkbE*UyiJm%rG=
z2e#Qlo9`9nr>A|~@t$$_=g9kmqvSo=oA<!qsPy(7)9ze%-q@!&_HT#LZhN?9{)~Ac
zf&CEgY8@N+dlk1`eD++ZO%*DQQhsvEyjWq!vj@QAi^Gtg=e;#?|ALe1=j|6{Yy;kz
zJoab9pf8hl<TV``H@*|}2Yx0fhfP691j>qio8yNDl~rg>$eZr^;DI!;zjFM<z%==y
z?gZYZ4fj__?>Ph0<1a=|;E8ca@429tw5MXvsG({^H?Kgsr0-^Ix!`#<_O6P}1;3rC
z)p-J6UVa=s;W-uQy*QyA+tTCN!wK}h3vwpCd%7(>p7|Yn=0#e+K7ed;*55>{QE}GE
zFGoAGgV3Vj6S5>wcM?00-q}Iu@dUjDde}2R{+$ERlOv$%90>Gt%9Zp!({}n7I?-+u
z(0gDIx%d%t7kWwSwr%ATe~WbMK)$4Xr)}x+YvC^PB|V?qmL3aqp;sS7f6^a1+na}d
zlh%aW$|rsoeeR9^b^NUZ$R;0JPhe}p>0hMv$N;oN?g_uDCl1huUkO@2IsmPb*Z?n(
zR_E$#j%@dU-jD5`o}RY=2~A()9FVl8+|Cvyu`R}@B_4@j1hsRN*H2%QB}IIIKQ9Ij
zUK&t(N&8Z9`4Z_-Mhx&eh?3r2Xzwrdp~qx;(%~X6N+`|u4@^@Go=7uk|F6Gx8{@by
zbWqM$q3ypsu$-~ZXZ?pXKRPf?Swn;!+VRQX8kA;9<is{Y#3zqGF(^GgL(5Kd(EG%|
z^u*r5z(c#>{nO+BVF>glR;xUC!Tx%p>EEve?LX*)wmDlkw&2Q6__$MR>EV);74Kml
z-`YLB3BOcq@X!~KlsOR3`i_5T2y{z0Hi`EQI4Yf_g*L~|r2B?=U)n|o6VOHQ!>iN<
z*ZBW?P?=?I5m9fThp!KXW<<q88}B@x7#|MpxSEANzM(jgw2#}Do+J8*s9I=4*C&#`
zDeQ~3th*9*ed6Xp^%0?&tn2h}Xm{0h(mR<u*GH$Wu_ici$Dp#ykj~fo!|@mINSsJI
zzo0K!9eNY|ZP*EasobdJ(5a9<<-K!Id1a!X!2VZA5BISrlI~;9a%!<}akBrj+=T?b
zvg~lmVU9eJbU$Oub-mxUYY_bfRU@Ds(=cA1nCZ^Df0`4~AF*Y-Nc&Agp&k9PYNefY
zZ?a=uOc>f2vmtRX*PUn$F1I<g&}x~o;=894Z`nP)2{oYkxn}WV`%Ab+Zt_XGSLjnG
zDt96u_q|T6GfpJ!RqvEf)MHE=@Vx)T#t?KB&~{p*KR8UAkk9)@$4B0ZBcD6LCu#k?
zovzFp0t669hhxOACdljlFf7a6hH}oDx91Obviz+m|2slAx<{rzt~r4{R2?w1{O=`}
zH=}S;dGk$4oWA*i!KCtLT^KKKG?rBUPm|=aKiKBnnu{KvhxY!@#PYK16Raa~w(<$H
zCX2~&)|8v*^1E6ugihbtgFfrUe*=rW%zp89yzrtQ=rhn3<YnF^>0U4XTR*6O)Baxa
zanIcD`|}rGxtvmd$5Gd;ojQL=#QMffW*rpCpGf$*50(EWb2dUp`J|ulkUErMTIBEi
z5e~}0{PU9E`9m1Yhy8Cdb8=K??vFgM+-)fLngl&*xrx~C9+0ki<{PIQ{@?)VqQBkr
za3Wn(ZX$LD|523x{)y-T=dKShzZA=t!3Vs^kNMSDzB`sPe=U|jg?bFE|1HS>kyyTa
z@V1tDtfNfyZ0j3A=biGcN%Rn7*1sNk@0keR03&PR{Q{)Ff1<?$Y$p<qch%!srR=j%
z_E#q40M?}CU2wMPfl|HJD7Gs+msCz1l@YR0Z2I^C+}nycpv`aLOI*KNZF#q~DsRCT
zS%Txy0bT%Uwaa*%lmUT7kFWjl-z5L#JhStXwbw~|)$}PFpSIW2UOB^86wGDP!>Ewu
zzex`-oMicL($nca8(^T?sDMSIg4`vZt(vK!RK4t#{gq0|FSIW=e2)j(*YU+FTDi1<
zwE~*i%B<u(`-+KNGE2o8e$T<+IJw_nDqZ$)vTMdU*p=~YrnTH?R4;>FyLmZdOJ<f^
zp1)RUyYX6ODFfYA$|S`C_~8g4CLfvBrqHJ15>AbkAL6YqLBd7`hivgutCX7cl{#K@
zWsD55KKIL+#Z{ZoYGAP*noDReuEHcO4`Yk`oKLg3w15Vo?Y3!PkG%Oxv$hK3!g9qn
zgu2bN*x1zI^GzSW$i()eO0Bq-!SNm<{8HIp;~BS2sIS=0@W^9RqsDh~4Qk7_@NfzG
z_Td@gNT4(a^|Tf%^YALD1^L#e8ue9tfNvfe+BB4wpOUE+TbIaLBG4q1Wn!(2WO0KF
zY^0%rhvT$&n@JE~4gK0J;G{|^kX`~gkqzJGR+cJl4}*V;|EvzNE6b1gW3jBaQYuZV
zV*t-NIDQJpI1JLK9sIO|pK<WB4$dE-GL?f*r!W---8D=sR#%IcTd)Z2ZGLz{WOSl*
z$I!3BVl;44`dqzE6MJtcmsJR$g}d+5SgU=iRIQXQWm@P}=y+>zsc6dOj+D2ADeXmQ
zdeN<AQ=D2hMQT-=Z=S^WzhFojh~>iAYVnefZ^ZHGYn_=vbg|+@(OKQx%b7^-TcWvd
zvANV*wNiuYO7p^~NEt>&M5@v)97IjwAo>;zq#VQXyId9P@h^YFg$t_KyYF)%7w&f>
z4i0Z!tw4qB5o?(S2O=46&_9<-(oahDdb3<vG8sjV(^8nVxS*M@EO@u^xN{6cIHf!2
zj@HFZ?^K63Ha-QnskE>Qm|3lqG2+K^=a<ntD(E`WIb)fKVzlAggN8E1ZZ?|rl7}<3
z*U*gHWSu1)k(i7@ElA7==z*z7j~=SyfIR=o!1dv!#a64bu!JE}Mxj<LZbu;@fVm>G
zw2a?dYlY)ytUpg;l;xvwXt9jZv|5K4W;Vl6*u*be3ITtmji1R3P_)Mggw0IaWXZ>S
z{TU3@C4Bs8Mip-byVGjrx#gDCVyT?rSOpbO6`^`0Mp5~hfXE)C%va`79$X})g~=eZ
zR7al(lJN6lnv36vx@~cl50fluj;1gYe)CO+xFzEF&6^cDnjE{wm?1eL<98}BBjYIi
zOTMpZ=nbu9Gx^}1G^6ZHWWF%twwUNPXu`6b!*Bm(Fx!Dq8Le(&#K6#0tHWn?*9ns=
zOkJ?v2n$yI0_WHYd}FR$fV2g!KD=5HM-A1HQOD||ii6})6kfOD<E>%DKn5o`i5K8x
zB~D9W+{`{ue1Rg9QpT=txV~t4)#4nMG;~orGZQs_P&rjzh8ca<X{=PrkRDSQr&rEo
zX6--^Xtd#1KzwmqzgB9%-%SUTbj}_Hko0iwtx&F^jrHa!idvDCiDy%2c)!uoDB7RF
z3>w76Mz+%^ed$6$$3f?6`=xfqU&A5(jXKl?xor2rz@8D~^Pb?8?G6FHTCB9CySh_z
z%cGNGJjL{nu@;NJqO5A{vdh>2qvpb*w<2yLt0enTfjJr9t5%kl*G_2~Y`d_4pMNx|
z{ILPgj@%d>n;663Kd?PYEw-1q2(9`nK31VxKc3V1D-Ne<n1p1EUU>Tjox0;E5BPEv
zowGA%zTT|iH%vM+U=_Oxl2Iz5#5|0Lg=x3!fIwww1sxp&s25BRTpYH2bR+4%VNVP1
z4T2vV;NrA^^<u&N#sGg+0LSlfvFX`Y%RC<5FaJyj;d0kG8=sNj5c`hP<|V;B7TzS7
zn>0Bm-XzHLe{*nrcp`dub|R+lFk%iE594wexRYPwq1|qrhijX-IRrbz<#1mUHD^kP
zcq|K1J-tylm(6j?wmc(F1>7|REQ!am3@!JlUm<Brf(=hM7cH9;bfID-+Oux;P}=AL
zvYtKX6}?r@V>PH8n`%%w-PE9R2&qBktWbl>k)8&XlQ(%MWe><S?UZxmopUVR11CK_
z8It}J9N!oowOG|d5v#%Jg*@TP9L~q_AAW>ZO3UMC_sN$=?jd_Jszi^%^Yp|zsKOj8
zXO3lakAU+`QozWtMd!5#s!`{N>8WQy6xLuTF#fMEDvFV7Xe}CndK{xYHZsIRlm|{~
zdT2OJanCB$G(NHksvyxErW~Y5-$b{xeKkmjci_ODFlwAEk|uqi=E+6HHWoAVXgigH
z`T|L0C>GW*2cIwxLTJQh<Is`<^aHKc%veIi++0f<s96)5Z5|Wx<g+{v=Sg@glmhEU
z%nEgLEte-1$thxfb#A3xS<t-7g3aX59!UK%W`046%WJk2Fk1@PlqEv1k#ci$at*#N
z_S){Zz@GVj*OMQBT`TZ|Tf8bRQGBF>`43;ViYsy|489@@K1DU(C`G>D<OEsJ&n&qc
zVm>T#K2d}<#4AD4<AZwp=~3kSJBb+Tk?+d%`@Be^DTfx@FSP9E2{L;-xc#CE<t#_{
zQzU&so-3aMKkX^-(;i7RzsiEnML#k>ZsC5o5`I)d%zP^#T+QqCRseo0(eW9BlVIuv
z9{>bz=j*HUk=NQi6SFUx+n9azo1<JISYg>okMC1^T#gmi=8F8)=~(Bt!>sjQ6XOV&
z^WeDb5cGbU5PMSipYu!u%>}=D&ruru<$YQkGnXlI;ZJO$$Z2yqV=iZ<n@n<m!^Tw=
zeb~I0CO1RU&#*tVxQcrfc?(Q9Ps#sj`F~pK=j8vCCuWfULNVu=*Ht|8U>>_=@HG5?
zv(NwL8v&aK=E%c;<l(>M;mU<qD`z}Z@_<WTjvWG8;gFW~U?3`JepUWsdBY{O=lUmB
z-#EOLtLAKoLP+%F)~ZS2*4AW*<|6f33j29*Oxg3p75jnB<yNcEmca@`UrX-ejERk%
zxd=ybnw%)wqbQ75D?yK~IRd)p;$<S}J3!1YoTI2$FV#v|vSBN&z^ydgZeVGu5pKkL
z@*CCi1JT^|R_hb@;Jz9M>dCKq20yE5yB+TXJ^W^5!TbuS{0gHPvbaYqn2aU%*X?8!
SnnRc5ra{53BV}h7M)?241(>}6

literal 0
HcmV?d00001

diff --git a/arch/arm/boot/dts/am335x-osd3358-sm-red.dts b/arch/arm/boot/dts/am335x-osd3358-sm-red.dts
index f841afb27844..5ca90d1bc450 100644
--- a/arch/arm/boot/dts/am335x-osd3358-sm-red.dts
+++ b/arch/arm/boot/dts/am335x-osd3358-sm-red.dts
@@ -17,6 +17,11 @@
 / {
 	model = "Octavo Systems OSD3358-SM-RED";
 	compatible = "oct,osd3358-sm-refdesign", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+	chosen {
+		base_dtb = "am335x-osd3358-sm-red.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
 
 &ldo3_reg {
@@ -382,6 +387,7 @@ &uart0 {
 	pinctrl-0 = <&uart0_pins>;
 
 	status = "okay";
+	symlink = "bone/uart/0";
 };
 
 &usb0 {
@@ -399,6 +405,7 @@ &i2c2 {
 	pinctrl-0 = <&i2c2_pins>;
 	status = "okay";
 	clock-frequency = <100000>;
+	symlink = "bone/i2c/2";
 };
 
 &cpsw_emac0 {
diff --git a/arch/arm/boot/dts/am335x-osd335x-common.dtsi b/arch/arm/boot/dts/am335x-osd335x-common.dtsi
index 2888b15999ee..49ba87edadbb 100644
--- a/arch/arm/boot/dts/am335x-osd335x-common.dtsi
+++ b/arch/arm/boot/dts/am335x-osd335x-common.dtsi
@@ -48,6 +48,7 @@ &i2c0 {
 
 	status = "okay";
 	clock-frequency = <400000>;
+	symlink = "bone/i2c/0";
 
 	tps: tps@24 {
 		reg = <0x24>;
diff --git a/arch/arm/boot/dts/am335x-pocketbeagle.dts b/arch/arm/boot/dts/am335x-pocketbeagle.dts
index d526c5941c9b..20e998ea5ba9 100644
--- a/arch/arm/boot/dts/am335x-pocketbeagle.dts
+++ b/arch/arm/boot/dts/am335x-pocketbeagle.dts
@@ -15,6 +15,8 @@ / {
 
 	chosen {
 		stdout-path = &uart0;
+		base_dtb = "am335x-pocketbeagle.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
 	};
 
 	leds {
diff --git a/arch/arm/boot/dts/am335x-sancloud-bbe.dts b/arch/arm/boot/dts/am335x-sancloud-bbe.dts
index 275ba339adf4..0a80f58489d9 100644
--- a/arch/arm/boot/dts/am335x-sancloud-bbe.dts
+++ b/arch/arm/boot/dts/am335x-sancloud-bbe.dts
@@ -12,6 +12,11 @@
 / {
 	model = "SanCloud BeagleBone Enhanced";
 	compatible = "sancloud,am335x-boneenhanced", "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
+
+	chosen {
+		base_dtb = "am335x-sancloud-bbe.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
 
 &am33xx_pinmux {
diff --git a/arch/arm/boot/dts/am5729-beagleboneai.dts b/arch/arm/boot/dts/am5729-beagleboneai.dts
index 149cfafb90bf..62477211d4d8 100644
--- a/arch/arm/boot/dts/am5729-beagleboneai.dts
+++ b/arch/arm/boot/dts/am5729-beagleboneai.dts
@@ -26,6 +26,8 @@ aliases {
 
 	chosen {
 		stdout-path = &uart1;
+		base_dtb = "am5729-beagleboneai.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
 	};
 
 	memory@0 {
diff --git a/arch/arm/boot/dts/am57xx-beagle-x15-revb1.dts b/arch/arm/boot/dts/am57xx-beagle-x15-revb1.dts
index 83e174e053c7..0ba920286dfb 100644
--- a/arch/arm/boot/dts/am57xx-beagle-x15-revb1.dts
+++ b/arch/arm/boot/dts/am57xx-beagle-x15-revb1.dts
@@ -7,6 +7,11 @@
 
 / {
 	model = "TI AM5728 BeagleBoard-X15 rev B1";
+
+	chosen {
+		base_dtb = "am57xx-beagle-x15-revb1.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
 
 &tpd12s015 {
diff --git a/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts b/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts
index 656dd84460d2..9c721c0308f3 100644
--- a/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts
+++ b/arch/arm/boot/dts/am57xx-beagle-x15-revc.dts
@@ -7,6 +7,11 @@
 
 / {
 	model = "TI AM5728 BeagleBoard-X15 rev C";
+
+	chosen {
+		base_dtb = "am57xx-beagle-x15-revc.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
 
 &tpd12s015 {
diff --git a/arch/arm/boot/dts/am57xx-beagle-x15.dts b/arch/arm/boot/dts/am57xx-beagle-x15.dts
index 0a8b16505ed9..028928f8d43e 100644
--- a/arch/arm/boot/dts/am57xx-beagle-x15.dts
+++ b/arch/arm/boot/dts/am57xx-beagle-x15.dts
@@ -8,6 +8,11 @@
 / {
 	/* NOTE: This describes the "original" pre-production A2 revision */
 	model = "TI AM5728 BeagleBoard-X15";
+
+	chosen {
+		base_dtb = "am57xx-beagle-x15.dts";
+		base_dtb_timestamp = __TIMESTAMP__;
+	};
 };
 
 &tpd12s015 {
diff --git a/arch/arm/boot/dts/omap3-beagle-xm.dts b/arch/arm/boot/dts/omap3-beagle-xm.dts
index a858ebfa1500..bc319ffbc54d 100644
--- a/arch/arm/boot/dts/omap3-beagle-xm.dts
+++ b/arch/arm/boot/dts/omap3-beagle-xm.dts
@@ -152,6 +152,7 @@ tv_connector_in: endpoint {
 	};
 
 	etb@5401b000 {
+		status = "disabled";
 		compatible = "arm,coresight-etb10", "arm,primecell";
 		reg = <0x5401b000 0x1000>;
 
@@ -167,6 +168,7 @@ etb_in: endpoint {
 	};
 
 	etm@54010000 {
+		status = "disabled";
 		compatible = "arm,coresight-etm3x", "arm,primecell";
 		reg = <0x54010000 0x1000>;
 
diff --git a/arch/arm/boot/dts/omap3-beagle.dts b/arch/arm/boot/dts/omap3-beagle.dts
index f9f34b8458e9..a1e9a89ce61a 100644
--- a/arch/arm/boot/dts/omap3-beagle.dts
+++ b/arch/arm/boot/dts/omap3-beagle.dts
@@ -139,6 +139,7 @@ tv_connector_in: endpoint {
 	};
 
 	etb@540000000 {
+		status = "disabled";
 		compatible = "arm,coresight-etb10", "arm,primecell";
 		reg = <0x5401b000 0x1000>;
 
@@ -154,6 +155,7 @@ etb_in: endpoint {
 	};
 
 	etm@54010000 {
+		status = "disabled";
 		compatible = "arm,coresight-etm3x", "arm,primecell";
 		reg = <0x54010000 0x1000>;
 
diff --git a/arch/arm/boot/dts/overlays/BBORG_FAN-A000.dts b/arch/arm/boot/dts/overlays/BBORG_FAN-A000.dts
new file mode 100644
index 000000000000..f9db495e71e8
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/BBORG_FAN-A000.dts
@@ -0,0 +1,30 @@
+/*
+ * Copyright (C) 2020 Robert Nelson <robercnelson@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+/plugin/;
+
+/*
+* Helper to show loaded overlays under: /proc/device-tree/chosen/overlays/
+*/
+&{/chosen} {
+	overlays {
+		BBORG_FAN-A000 = __TIMESTAMP__;
+	};
+};
+
+/* From dra7.dtsi opp_nom-1000000000 */
+&cpu0_opp_table {
+	opp_slow-500000000 {
+		opp-hz = /bits/ 64 <1000000000>;
+		opp-microvolt = <1060000 850000 1150000>,
+				<1060000 850000 1150000>;
+		opp-supported-hw = <0xFF 0x01>;
+		opp-suspend;
+	};
+};
diff --git a/arch/arm/boot/dts/overlays/BONE-ADC.dts b/arch/arm/boot/dts/overlays/BONE-ADC.dts
new file mode 100644
index 000000000000..0e567dd15a2f
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/BONE-ADC.dts
@@ -0,0 +1,32 @@
+/*
+ * Copyright (C) 2020 Deepak Khatri <deepaklorkhatri7@gmail.com>
+ * See Cape Interface Spec page for more info on Bone Buses
+ * https://elinux.org/Beagleboard:BeagleBone_cape_interface_spec
+ *
+ * Virtual cape for Bone ADC
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+/plugin/;
+
+/*
+ * Helper to show loaded overlays under: /proc/device-tree/chosen/overlays/
+ */
+&{/chosen} {
+	overlays {
+		BONE-ADC = __TIMESTAMP__;
+	};
+};
+
+/*
+ * See these files for the phandles (&bone_*) and other bone bus nodes
+ * BeagleBoard-DeviceTrees/v4.19.x-ti-overlays/src/arm/bbai-bone-buses.dtsi
+ * BeagleBoard-DeviceTrees/v4.19.x-ti-overlays/src/arm/bbb-bone-buses.dtsi
+ */
+&bone_adc {
+	status = "okay";
+};
\ No newline at end of file
diff --git a/arch/arm/boot/dts/overlays/Makefile b/arch/arm/boot/dts/overlays/Makefile
new file mode 100644
index 000000000000..eb143c369fd4
--- /dev/null
+++ b/arch/arm/boot/dts/overlays/Makefile
@@ -0,0 +1,11 @@
+# Overlays for the BeagleBone platform
+
+dtbo-$(CONFIG_ARCH_OMAP2PLUS) += \
+	BBORG_FAN-A000.dtbo \
+	BONE-ADC.dtbo
+
+targets += dtbs dtbs_install
+targets += $(dtbo-y)
+
+always-y	:= $(dtbo-y)
+clean-files	:= *.dtbo
diff --git a/include/dt-bindings/board/am335x-bbw-bbb-base.h b/include/dt-bindings/board/am335x-bbw-bbb-base.h
new file mode 100644
index 000000000000..35f6d57ef492
--- /dev/null
+++ b/include/dt-bindings/board/am335x-bbw-bbb-base.h
@@ -0,0 +1,103 @@
+/*
+ * This header provides constants for bbw/bbb pinctrl bindings.
+ *
+ * Copyright (C) 2014 Robert Nelson <robertcnelson@gmail.com>
+ *
+ * Numbers Based on: https://github.com/derekmolloy/boneDeviceTree/tree/master/docs
+ */
+
+#ifndef _DT_BINDINGS_BOARD_AM335X_BBW_BBB_BASE_H
+#define _DT_BINDINGS_BOARD_AM335X_BBW_BBB_BASE_H
+
+#define BONE_P8_03 0x018
+#define BONE_P8_04 0x01C
+
+#define BONE_P8_05 0x008
+#define BONE_P8_06 0x00C
+#define BONE_P8_07 0x090
+#define BONE_P8_08 0x094
+
+#define BONE_P8_09 0x09C
+#define BONE_P8_10 0x098
+#define BONE_P8_11 0x034
+#define BONE_P8_12 0x030
+
+#define BONE_P8_13 0x024
+#define BONE_P8_14 0x028
+#define BONE_P8_15 0x03C
+#define BONE_P8_16 0x038
+
+#define BONE_P8_17 0x02C
+#define BONE_P8_18 0x08C
+#define BONE_P8_19 0x020
+#define BONE_P8_20 0x084
+
+#define BONE_P8_21 0x080
+#define BONE_P8_22 0x014
+#define BONE_P8_23 0x010
+#define BONE_P8_24 0x004
+
+#define BONE_P8_25 0x000
+#define BONE_P8_26 0x07C
+#define BONE_P8_27 0x0E0
+#define BONE_P8_28 0x0E8
+
+#define BONE_P8_29 0x0E4
+#define BONE_P8_30 0x0EC
+#define BONE_P8_31 0x0D8
+#define BONE_P8_32 0x0DC
+
+#define BONE_P8_33 0x0D4
+#define BONE_P8_34 0x0CC
+#define BONE_P8_35 0x0D0
+#define BONE_P8_36 0x0C8
+
+#define BONE_P8_37 0x0C0
+#define BONE_P8_38 0x0C4
+#define BONE_P8_39 0x0B8
+#define BONE_P8_40 0x0BC
+
+#define BONE_P8_41 0x0B0
+#define BONE_P8_42 0x0B4
+#define BONE_P8_43 0x0A8
+#define BONE_P8_44 0x0AC
+
+#define BONE_P8_45 0x0A0
+#define BONE_P8_46 0x0A4
+
+#define BONE_P9_11 0x070
+#define BONE_P9_12 0x078
+
+#define BONE_P9_13 0x074
+#define BONE_P9_14 0x048
+#define BONE_P9_15 0x040
+#define BONE_P9_16 0x04C
+
+#define BONE_P9_17 0x15C
+#define BONE_P9_18 0x158
+#define BONE_P9_19 0x17C
+#define BONE_P9_20 0x178
+
+#define BONE_P9_21 0x154
+#define BONE_P9_22 0x150
+#define BONE_P9_23 0x044
+#define BONE_P9_24 0x184
+
+#define BONE_P9_25 0x1AC
+#define BONE_P9_26 0x180
+#define BONE_P9_27 0x1A4
+#define BONE_P9_28 0x19C
+
+#define BONE_P9_29 0x194
+#define BONE_P9_30 0x198
+#define BONE_P9_31 0x190
+
+/* Shared P21 of P11 */
+#define BONE_P9_41A 0x1B4
+#define BONE_P9_41B 0x1A8
+
+/* Shared P22 of P11 */
+#define BONE_P9_42A 0x164
+#define BONE_P9_42B 0x1A0
+
+#endif
-- 
2.30.2

