## ëª¨ë“ˆ ì„¤ê³„ ì›ì¹™
1. ëª¨ë“ˆì€ ì‘ê³  ë‹¨ì¼ ê¸°ëŠ¥ì— ì§‘ì¤‘
    - MUX, Counter, Adder ë“± ì‘ì€ ë‹¨ìœ„ë¡œ ë¶„ë¦¬
    - ë³µì¡í•œ ê¸°ëŠ¥ì€ ì—¬ëŸ¬ ì‘ì€ ëª¨ë“ˆë¡œ ìª¼ê°œì„œ ìƒìœ„ì—ì„œ í•©ì¹¨

2. ì¸í„°í˜ì´ìŠ¤(í¬íŠ¸) ëª…í™•íˆ
    - ëª¨ë“ˆ ê°„ ì—°ê²°ì€ input/outputìœ¼ë¡œë§Œ
    - ë‚´ë¶€ ë™ì‘ì€ ì™¸ë¶€ì—ì„œ ëª°ë¼ë„ ë˜ê²Œ ìº¡ìŠí™”

3. ì¸ìŠ¤í„´ìŠ¤ ë„¤ì´ë° ê·œì¹™
    - ì¸ìŠ¤í„´ìŠ¤ ì´ë¦„ì€ ê¸°ëŠ¥ ê¸°ë°˜ìœ¼ë¡œ ëª…í™•íˆ ì‘ì„± (ì˜ˆ: adder0, mux_ctrl)
    - ë™ì¼ ëª¨ë“ˆì„ ì—¬ëŸ¬ ë²ˆ ì‚¬ìš©í•  ìˆ˜ ìˆìœ¼ë¯€ë¡œ ì´ë¦„ êµ¬ë¶„ ì¤‘ìš”

4. ì¬ì‚¬ìš© ê°€ëŠ¥í•˜ê²Œ ì„¤ê³„: ê°™ì€ ëª¨ë“ˆì„ ì—¬ëŸ¬ ë²ˆ ì“¸ ìˆ˜ ìˆë„ë¡ ì¼ë°˜í™”

5. í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ë¶„ë¦¬: ìƒìœ„ ëª¨ë“ˆì— testbench ì‘ì„±í•´ì„œ í•˜ìœ„ ëª¨ë“ˆê¹Œì§€ ìì—°ìŠ¤ëŸ½ê²Œ ê²€ì¦

6. Port Mapping ë°©ì‹
- ëª…ì‹œì  ì—°ê²° (Named association) â†’ ê°€ë…ì„± ì¢‹ìŒ
    ```verilog
    full_adder fa0 (.a(a[0]), .b(b[0]), .cin(cin), .sum(sum[0]), .cout(c1));
    ```

- ìˆœì„œ ì—°ê²° (Positional association) â†’ ì½”ë“œ ì§§ìŒ, ì‹¤ìˆ˜ ìœ„í—˜ ìˆìŒ
    ```verilog
    full_adder fa0 (a[0], b[0], cin, sum[0], c1);
    ```
7. ì˜¤ë¥˜ë¥¼ ì¤„ì´ê¸° ìœ„í•œ ë°©ì‹
- verilog íŒŒì¼ í•˜ë‚˜ ë‹¹ í•˜ë‚˜ì˜ ëª¨ë“ˆì„ ê·œì¹™
    - ì¼ë¶€ íˆ´ì´ë‚˜ íŠ¹ì • ì˜µì…˜ì—ì„œ ìˆœì„œ ë¬¸ì œ ë°œìƒí•  ìˆ˜ ìˆìŒ
        - ì¸ìŠ¤í„´ìŠ¤ë¡œ ì‚¬ìš©ë˜ëŠ” ëª¨ë“ˆ ì •ì˜ íŒŒì¼ì´ ë¨¼ì € ì»´íŒŒì¼

-------------------------------------------------------------------
## @(<event>);
- íŠ¹ì • ì´ë²¤íŠ¸ê°€ ë°œìƒí•  ë•Œê¹Œì§€ ì‹œë®¬ë ˆì´ì…˜ íë¦„ì„ ë©ˆì¶”ê³  ëŒ€ê¸°í•˜ëŠ” ëª…ë ¹ì–´ì•¼.
- ì˜ˆì‹œ : **@(negedge clk);**
-------------------------------------------------------------------
## ëª¨ë“ˆ ì¸ìŠ¤í„´ìŠ¤í™”
    ëª¨ë“ˆì´ë¦„ ì¸ìŠ¤í„´ìŠ¤ì´ë¦„ (
        .í¬íŠ¸ì´ë¦„(ì—°ê²°í•  ì‹ í˜¸),
        .í¬íŠ¸ì´ë¦„(ì—°ê²°í•  ì‹ í˜¸)
    );

## íŒŒë¼ë¯¸í„°ê°€ ë“¤ì–´ê°€ëŠ” ëª¨ë“ˆ
- í˜•ì‹
```verilog
module ëª¨ë“ˆì´ë¦„ #(
    parameter PARAM1 = ê¸°ë³¸ê°’1,   // íŒŒë¼ë¯¸í„°1
    parameter PARAM2 = ê¸°ë³¸ê°’2    // íŒŒë¼ë¯¸í„°2
)(
    input  wire ... ,             // ì…ë ¥ í¬íŠ¸
    output wire ...               // ì¶œë ¥ í¬íŠ¸
);
    // ë‚´ë¶€ì—ì„œ íŒŒë¼ë¯¸í„° í™œìš© ê°€ëŠ¥
    wire [PARAM1-1:0] data_bus;
    ...
endmodule
```

- ì‚¬ìš©í•˜ëŠ” ë°©ë²•

```verilog
// ê¸°ë³¸ê°’ ì‚¬ìš©
ëª¨ë“ˆì´ë¦„ ì¸ìŠ¤í„´ìŠ¤ì´ë¦„ (
    .í¬íŠ¸ì´ë¦„(ì‹ í˜¸),
    .í¬íŠ¸ì´ë¦„(ì‹ í˜¸)
);

// íŒŒë¼ë¯¸í„° ì¬ì •ì˜ í›„ ì¸ìŠ¤í„´ìŠ¤í™”
ëª¨ë“ˆì´ë¦„ #(
    .PARAM1(ê°’1),
    .PARAM2(ê°’2)
) ì¸ìŠ¤í„´ìŠ¤ì´ë¦„ (
    .í¬íŠ¸ì´ë¦„(ì‹ í˜¸),
    .í¬íŠ¸ì´ë¦„(ì‹ í˜¸)
);
```
-------------------------------------------------------------------------

## Backtick[`] ì‚¬ìš©í•˜ëŠ” ê²½ìš°
1. ë§¤í¬ë¡œ ì •ì˜/í˜¸ì¶œ
```verilog
`define WIDTH 8

module my_module;
  reg [`WIDTH-1:0] data;   // = reg [7:0] data;
endmodule
```

2. ì¡°ê±´ë¶€ ì»´íŒŒì¼
```verilog
`define DEBUG

module test;
  initial begin
`ifdef DEBUG
    $display("Debug mode ON");
`endif
  end
endmodule
```

3. include
```verilog
`include "my_header.vh"
```

-----------------------------------------------------------------------------------


## ìˆ«ì í‘œí˜„ë°©ì‹
- [ë¹„íŠ¸ìˆ˜]'[ê¸°ìˆ˜][ê°’]
    - ë¹„íŠ¸ìˆ˜: í‘œí˜„í•  ë¹„íŠ¸ í­ (optional)
    - ' ì‘ì€ ë”°ì˜´í‘œ ì‚¬ìš©
    - ê¸°ìˆ˜(radix):
        - b â†’ 2ì§„ìˆ˜ (binary)
        - o â†’ 8ì§„ìˆ˜ (octal)
        - d â†’ 10ì§„ìˆ˜ (decimal)
        - h â†’ 16ì§„ìˆ˜ (hexadecimal)
    - ê°’: í•´ë‹¹ ì§„ë²•ì˜ ìˆ«ì
```verilog
4'b1010   // 4ë¹„íŠ¸ 2ì§„ìˆ˜: 1010 (decimal 10)
8'd25     // 8ë¹„íŠ¸ 10ì§„ìˆ˜: 00011001
12'hABC   // 12ë¹„íŠ¸ 16ì§„ìˆ˜: 1010 1011 1100
6'o77     // 6ë¹„íŠ¸ 8ì§„ìˆ˜: 111111 (decimal 63)
```
-----------------------------------------------------
## [IFë¬¸, Caseë¬¸, Ternary Operator] Condition

| íŠ¹ì§•            | if-else / ì‚¼í•­ ì—°ì‚°ì    | case                 |
| ------------- | ------------------- | -------------------- |
| **ìš°ì„ ìˆœìœ„**      | ìˆìŒ | ì—†ìŒ|
| **ì¡°ê±´ í‰ê°€ ë°©ì‹**  | ìˆœì°¨ì  (ìœ„ â†’ ì•„ë˜)        | ë³‘ë ¬ì                   |
| **í•˜ë“œì›¨ì–´ êµ¬í˜„**   | ìš°ì„ ìˆœìœ„ ì¸ì½”ë” (MUX ì²´ì¸)   | n:1 ë©€í‹°í”Œë ‰ì„œ            |
| **ì í•©í•œ ì‚¬ìš© ì‚¬ë¡€** | ìš°ì„ ìˆœìœ„ê°€ ì¤‘ìš”í•œ ê²½ìš°        | ìƒí˜¸ ë°°íƒ€ì ì¸ ì—¬ëŸ¬ ë¶„ê¸°ë¥¼ ì²˜ë¦¬í•  ë•Œ |


- **ê¸°ë³¸ if-else**
```verilog
if (cond) 
    out = a;
else 
    out = b;
```

- **if â€“ else if â€“ else if â€¦ â€“ else (ë‹¤ì¤‘ ë¶„ê¸°)**
```verilog
if (sel == 2'b00)
    out = a;
else if (sel == 2'b01)
    out = b;
else if (sel == 2'b10)
    out = c;
else
    out = d;
```

- **CASEë¬¸**
    - defaultëŠ” ì„¤ê³„ì˜ ì•ˆì •ìƒ ìˆëŠ” ê²ƒì´ ì¢‹ìŒ
```verilog
case (<expression>)
    <value1>: begin
        // statement
    end
    <value2>: begin
        // statement
    end
    default: begin
        // statement
    end
endcase 
```

- **Ternary Operator**
    - íšŒë¡œì ìœ¼ë¡œ MUXë¥¼ í‘œí˜„
        - 2:1 MUX 4ê°œ Gate
        - 4:1 MUX 7ê°œ Gate
        - 8:1 MUX 15ê°œ Gate

```verilog
    <result> = (<condition>) ? <value_if_true> : <value_if_false>;
```

- **Latch ì„¤ê³„**
```verilog
    always @(*) begin
        if() statement;
    end
```

- **ì—¬ëŸ¬ ì¤„ì„ ë¬¶ì„ ë•Œ**
```verilog
if() begin
end
// --------------
else if() begin
end
// --------------
else begin
end
```

- **DEMUX êµ¬í˜„**
```verilog
always @(*) begin
    case (sel)
        1'b0: begin
            out[0] = in;
            out[1] = 0;
        end
        1'b1: begin
            out[1] = in;
            out[0] = 0;
        end 
    endcase   
end
```



1. **Blocking í• ë‹¹ [ = ] : ì¡°í•©ë…¼ë¦¬ì—ì„œ ì‚¬ìš© (always @*)**
    - ì¦‰ì‹œ ì—…ë°ì´íŠ¸
2. **Non-Blocking í• ë‹¹ [ <= ] : ìˆœì°¨ë¡œì§ì—ì„œ ì‚¬ìš© (always @(posedge clk))**
    - ì‹œê°„ ë‹¨ê³„ ëì—ì„œ ì—…ë°ì´íŠ¸


-----------------------------------------------------------------------

## Modeling Styles
```verilog
not (y, a); // Gate-Level Modeling
```


```verilog
assign y = ~a; // Dataflow Modeling
```

```verilog
always @(*) begin // Behavioral Modeling
        y = ~a;
end
```
1. **always** : ê³„ì† ì‹¤í–‰ë˜ëŠ” í”„ë¡œì„¸ìŠ¤ ë¸”ë¡
        - Sensitivity listê°€ ë³€í•  ë•Œë§ˆë‹¤ ì‹¤í–‰
2. **@(...)** : Sensitivity List
        - @(*) : ëª¨ë“  ì‹ í˜¸ë¥¼ ê°ì§€
        - 
3. **begin ... end** : ì—¬ëŸ¬ ê°œì˜ ë¬¸ì¥ì„ í•œ ë¸”ë¡ìœ¼ë¡œ ë¬¶ì–´ì¤Œ

-------------------------------------------------------------------------------------------------

## reg ë³€ìˆ˜ ì„ ì–¸
**Verilogì—ì„œ regëŠ” ë³€ìˆ˜ íƒ€ì…**
1. ì¡°í•© ë…¼ë¦¬ ì‚¬ìš©ë˜ëŠ” ê²½ìš°
```verilog
reg y;

always @(*) begin
    y = ~a;
end
```

2. ìˆœì°¨ ë…¼ë¦¬ë¡œ ì‚¬ìš©ë˜ëŠ” ê²½ìš°
```verilog
reg y;

always @(posedge clk) begin
    y <= a;
end
```

3. ì´ˆê¸°ê°’ ì €ì¥ Testbench
- ì‹œë®¬ë ˆì´ì…˜ í™˜ê²½ì—ì„œ ë©”ëª¨ë¦¬ ë³€ìˆ˜ì²˜ëŸ¼ ì‚¬ìš©
```verilog
reg [7:0] data;
initial begin
    data = 8'b10101010;
end
```

----------------------------------------------------------------------------------------
## {} : ë¹„íŠ¸ ì—°ê²° ì—°ì‚°ì
- a 4bit, b 4bit
    - {a, b} : 8bit â†’ [a ìƒìœ„ë¹„íŠ¸]  [b í•˜ìœ„ë¹„íŠ¸]

----------------------------------------------------------------------------------------
## ğŸ“Œ ê·œì¹™
```verilog
assign out = {a, b, c};
```
- aëŠ” outì˜ ìƒìœ„ ë¹„íŠ¸(MSB) ìª½ì— ë°°ì¹˜
- cëŠ” outì˜ í•˜ìœ„ ë¹„íŠ¸(LSB) ìª½ì— ë°°ì¹˜

 