Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:46:48 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.884ns (23.669%)  route 2.851ns (76.331%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.407 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.407    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[13]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[8]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.850ns (22.968%)  route 2.851ns (77.032%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.373 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.373    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[28]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[23]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.826ns (22.465%)  route 2.851ns (77.535%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.349 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.349    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[9]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[4]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.810ns (22.126%)  route 2.851ns (77.874%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.333 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.333    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[12]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.807ns (22.062%)  route 2.851ns (77.938%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.194 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.194    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1_n_1
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.330 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.330    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[14]
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y101         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[9]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.792ns (21.741%)  route 2.851ns (78.259%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.315 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.315    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[11]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[6]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.768ns (21.226%)  route 2.850ns (78.774%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.290 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.290    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[5]
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[0]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.752ns (20.872%)  route 2.851ns (79.128%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.275 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.275    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[8]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.749ns (20.806%)  route 2.851ns (79.194%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.135 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.136    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1_n_1
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.272 r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.272    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[10]
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y100         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[5]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.734ns (20.479%)  route 2.850ns (79.521%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X1Y125         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/add_ln137_1_reg_1825_reg[31]/Q
                         net (fo=67, routed)          2.850     3.791    bd_0_i/hls_inst/inst/add_ln137_1_reg_1825[31]
    SLICE_X5Y98          LUT3 (Prop_lut3_I2_O)        0.053     3.844 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2/O
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883[3]_i_2_n_1
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.077 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[3]_i_1_n_1
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.256 r  bd_0_i/hls_inst/inst/select_ln137_4_reg_1883_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/select_ln137_4_fu_731_p3[7]
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=2031, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y99          FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/tmp_16_reg_1889_reg[2]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  0.398    




