

================================================================
== Vivado HLS Report for 'fill_fm_buf_bn_32u_s'
================================================================
* Date:           Sun Sep  6 13:25:05 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.530 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.670 us | 0.670 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         3|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_cat_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %c_cat)" [ResNet/net_hls.cc:42]   --->   Operation 6 'read' 'c_cat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%col_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %col)" [ResNet/net_hls.cc:42]   --->   Operation 7 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%row_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %row)" [ResNet/net_hls.cc:42]   --->   Operation 8 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_85 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3(i2 %row_read, i2 %col_read, i3 0)" [ResNet/net_hls.cc:52]   --->   Operation 9 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %tmp_85 to i8" [ResNet/net_hls.cc:52]   --->   Operation 10 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_86 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %row_read, i2 %col_read, i1 false)" [ResNet/net_hls.cc:52]   --->   Operation 11 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i5 %tmp_86 to i8" [ResNet/net_hls.cc:52]   --->   Operation 12 'zext' 'zext_ln1265_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%add_ln1265 = add i8 %zext_ln1265_4, %zext_ln1265" [ResNet/net_hls.cc:52]   --->   Operation 13 'add' 'add_ln1265' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i2 %c_cat_read to i1" [ResNet/net_hls.cc:45]   --->   Operation 14 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %.preheader" [ResNet/net_hls.cc:45]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 4.61>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln45, %hls_label_11_end ]" [ResNet/net_hls.cc:45]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%brow_0 = phi i4 [ 1, %0 ], [ %select_ln52_2, %hls_label_11_end ]" [ResNet/net_hls.cc:52]   --->   Operation 17 'phi' 'brow_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bcol_0 = phi i4 [ 1, %0 ], [ %bcol, %hls_label_11_end ]"   --->   Operation 18 'phi' 'bcol_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.86ns)   --->   "%icmp_ln45 = icmp eq i7 %indvar_flatten, -64" [ResNet/net_hls.cc:45]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.89ns)   --->   "%add_ln45 = add i7 %indvar_flatten, 1" [ResNet/net_hls.cc:45]   --->   Operation 20 'add' 'add_ln45' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %1, label %hls_label_11_begin" [ResNet/net_hls.cc:45]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%brow = add i4 %brow_0, 1" [ResNet/net_hls.cc:45]   --->   Operation 22 'add' 'brow' <Predicate = (!icmp_ln45)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln46 = icmp eq i4 %bcol_0, -7" [ResNet/net_hls.cc:46]   --->   Operation 23 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.45ns)   --->   "%select_ln52 = select i1 %icmp_ln46, i4 1, i4 %bcol_0" [ResNet/net_hls.cc:52]   --->   Operation 24 'select' 'select_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.45ns)   --->   "%select_ln52_2 = select i1 %icmp_ln46, i4 %brow, i4 %brow_0" [ResNet/net_hls.cc:52]   --->   Operation 25 'select' 'select_ln52_2' <Predicate = (!icmp_ln45)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1265_5 = zext i4 %select_ln52_2 to i8" [ResNet/net_hls.cc:52]   --->   Operation 26 'zext' 'zext_ln1265_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.90ns)   --->   "%add_ln1265_2 = add i8 %zext_ln1265_5, %add_ln1265" [ResNet/net_hls.cc:52]   --->   Operation 27 'add' 'add_ln1265_2' <Predicate = (!icmp_ln45)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_313 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1265_2, i3 0)" [ResNet/net_hls.cc:52]   --->   Operation 28 'bitconcatenate' 'tmp_313' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1265_6 = zext i11 %tmp_313 to i12" [ResNet/net_hls.cc:52]   --->   Operation 29 'zext' 'zext_ln1265_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_314 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1265_2, i1 false)" [ResNet/net_hls.cc:52]   --->   Operation 30 'bitconcatenate' 'tmp_314' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1265_7 = zext i9 %tmp_314 to i12" [ResNet/net_hls.cc:52]   --->   Operation 31 'zext' 'zext_ln1265_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265_3 = add i12 %zext_ln1265_6, %zext_ln1265_7" [ResNet/net_hls.cc:52]   --->   Operation 32 'add' 'add_ln1265_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_87 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln52_2, i3 0)" [ResNet/net_hls.cc:52]   --->   Operation 33 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1265_8 = zext i7 %tmp_87 to i8" [ResNet/net_hls.cc:52]   --->   Operation 34 'zext' 'zext_ln1265_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_88 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln52_2, i1 false)" [ResNet/net_hls.cc:52]   --->   Operation 35 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1265_9 = zext i5 %tmp_88 to i8" [ResNet/net_hls.cc:52]   --->   Operation 36 'zext' 'zext_ln1265_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265_4 = add i8 %zext_ln1265_8, %zext_ln1265_9" [ResNet/net_hls.cc:52]   --->   Operation 37 'add' 'add_ln1265_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str271)" [ResNet/net_hls.cc:46]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1265_10 = zext i4 %select_ln52 to i8" [ResNet/net_hls.cc:52]   --->   Operation 39 'zext' 'zext_ln1265_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1265_11 = zext i4 %select_ln52 to i12" [ResNet/net_hls.cc:52]   --->   Operation 40 'zext' 'zext_ln1265_11' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln1265_5 = add i12 %zext_ln1265_11, %add_ln1265_3" [ResNet/net_hls.cc:52]   --->   Operation 41 'add' 'add_ln1265_5' <Predicate = (!icmp_ln45)> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1265_12 = zext i12 %add_ln1265_5 to i64" [ResNet/net_hls.cc:52]   --->   Operation 42 'zext' 'zext_ln1265_12' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%fm_buf_V_0_addr = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 43 'getelementptr' 'fm_buf_V_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%fm_buf_V_1_addr = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 44 'getelementptr' 'fm_buf_V_1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%fm_buf_V_10_addr = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 45 'getelementptr' 'fm_buf_V_10_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%fm_buf_V_11_addr = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 46 'getelementptr' 'fm_buf_V_11_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%fm_buf_V_12_addr = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 47 'getelementptr' 'fm_buf_V_12_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%fm_buf_V_13_addr = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 48 'getelementptr' 'fm_buf_V_13_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%fm_buf_V_14_addr = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 49 'getelementptr' 'fm_buf_V_14_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%fm_buf_V_15_addr = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 50 'getelementptr' 'fm_buf_V_15_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%fm_buf_V_16_addr = getelementptr [1600 x i12]* @fm_buf_V_16, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 51 'getelementptr' 'fm_buf_V_16_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%fm_buf_V_17_addr = getelementptr [1600 x i12]* @fm_buf_V_17, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 52 'getelementptr' 'fm_buf_V_17_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%fm_buf_V_18_addr = getelementptr [1600 x i12]* @fm_buf_V_18, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 53 'getelementptr' 'fm_buf_V_18_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%fm_buf_V_19_addr = getelementptr [1600 x i12]* @fm_buf_V_19, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 54 'getelementptr' 'fm_buf_V_19_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%fm_buf_V_2_addr = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 55 'getelementptr' 'fm_buf_V_2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%fm_buf_V_20_addr = getelementptr [1600 x i12]* @fm_buf_V_20, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 56 'getelementptr' 'fm_buf_V_20_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%fm_buf_V_21_addr = getelementptr [1600 x i12]* @fm_buf_V_21, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 57 'getelementptr' 'fm_buf_V_21_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%fm_buf_V_22_addr = getelementptr [1600 x i12]* @fm_buf_V_22, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 58 'getelementptr' 'fm_buf_V_22_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%fm_buf_V_23_addr = getelementptr [1600 x i12]* @fm_buf_V_23, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 59 'getelementptr' 'fm_buf_V_23_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%fm_buf_V_24_addr = getelementptr [1600 x i12]* @fm_buf_V_24, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 60 'getelementptr' 'fm_buf_V_24_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%fm_buf_V_25_addr = getelementptr [1600 x i12]* @fm_buf_V_25, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 61 'getelementptr' 'fm_buf_V_25_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%fm_buf_V_26_addr = getelementptr [1600 x i12]* @fm_buf_V_26, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 62 'getelementptr' 'fm_buf_V_26_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%fm_buf_V_27_addr = getelementptr [1600 x i12]* @fm_buf_V_27, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 63 'getelementptr' 'fm_buf_V_27_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%fm_buf_V_28_addr = getelementptr [1600 x i12]* @fm_buf_V_28, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 64 'getelementptr' 'fm_buf_V_28_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%fm_buf_V_29_addr = getelementptr [1600 x i12]* @fm_buf_V_29, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 65 'getelementptr' 'fm_buf_V_29_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%fm_buf_V_3_addr = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 66 'getelementptr' 'fm_buf_V_3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%fm_buf_V_30_addr = getelementptr [1600 x i12]* @fm_buf_V_30, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 67 'getelementptr' 'fm_buf_V_30_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%fm_buf_V_31_addr = getelementptr [1600 x i12]* @fm_buf_V_31, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 68 'getelementptr' 'fm_buf_V_31_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%fm_buf_V_32_addr = getelementptr [1600 x i12]* @fm_buf_V_32, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 69 'getelementptr' 'fm_buf_V_32_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%fm_buf_V_4_addr = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 70 'getelementptr' 'fm_buf_V_4_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%fm_buf_V_48_addr = getelementptr [1600 x i12]* @fm_buf_V_48, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 71 'getelementptr' 'fm_buf_V_48_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%fm_buf_V_5_addr = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 72 'getelementptr' 'fm_buf_V_5_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%fm_buf_V_6_addr = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 73 'getelementptr' 'fm_buf_V_6_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%fm_buf_V_7_addr = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 74 'getelementptr' 'fm_buf_V_7_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%fm_buf_V_8_addr = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 75 'getelementptr' 'fm_buf_V_8_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%fm_buf_V_9_addr = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 76 'getelementptr' 'fm_buf_V_9_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1265_6 = add i8 %zext_ln1265_10, %add_ln1265_4" [ResNet/net_hls.cc:52]   --->   Operation 77 'add' 'add_ln1265_6' <Predicate = (!icmp_ln45)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1265_13 = zext i8 %add_ln1265_6 to i64" [ResNet/net_hls.cc:52]   --->   Operation 78 'zext' 'zext_ln1265_13' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%out_buf0_V_0_addr = getelementptr [100 x i12]* @out_buf0_V_0, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 79 'getelementptr' 'out_buf0_V_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%out_buf0_V_1_addr = getelementptr [100 x i12]* @out_buf0_V_1, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 80 'getelementptr' 'out_buf0_V_1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%out_buf0_V_10_addr = getelementptr [100 x i12]* @out_buf0_V_10, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 81 'getelementptr' 'out_buf0_V_10_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%out_buf0_V_11_addr = getelementptr [100 x i12]* @out_buf0_V_11, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 82 'getelementptr' 'out_buf0_V_11_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%out_buf0_V_12_addr = getelementptr [100 x i12]* @out_buf0_V_12, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 83 'getelementptr' 'out_buf0_V_12_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%out_buf0_V_13_addr = getelementptr [100 x i12]* @out_buf0_V_13, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 84 'getelementptr' 'out_buf0_V_13_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%out_buf0_V_14_addr = getelementptr [100 x i12]* @out_buf0_V_14, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 85 'getelementptr' 'out_buf0_V_14_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%out_buf0_V_15_addr = getelementptr [100 x i12]* @out_buf0_V_15, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 86 'getelementptr' 'out_buf0_V_15_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%out_buf0_V_2_addr = getelementptr [100 x i12]* @out_buf0_V_2, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 87 'getelementptr' 'out_buf0_V_2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%out_buf0_V_3_addr = getelementptr [100 x i12]* @out_buf0_V_3, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 88 'getelementptr' 'out_buf0_V_3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%out_buf0_V_4_addr = getelementptr [100 x i12]* @out_buf0_V_4, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 89 'getelementptr' 'out_buf0_V_4_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%out_buf0_V_5_addr = getelementptr [100 x i12]* @out_buf0_V_5, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 90 'getelementptr' 'out_buf0_V_5_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%out_buf0_V_6_addr = getelementptr [100 x i12]* @out_buf0_V_6, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 91 'getelementptr' 'out_buf0_V_6_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%out_buf0_V_7_addr = getelementptr [100 x i12]* @out_buf0_V_7, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 92 'getelementptr' 'out_buf0_V_7_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%out_buf0_V_8_addr = getelementptr [100 x i12]* @out_buf0_V_8, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 93 'getelementptr' 'out_buf0_V_8_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%out_buf0_V_9_addr = getelementptr [100 x i12]* @out_buf0_V_9, i64 0, i64 %zext_ln1265_13" [ResNet/net_hls.cc:52]   --->   Operation 94 'getelementptr' 'out_buf0_V_9_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.35ns)   --->   "%out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 95 'load' 'out_buf0_V_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 96 [1/1] (0.88ns)   --->   "switch i2 %c_cat_read, label %branch1968 [
    i2 0, label %branch1920
    i2 1, label %branch1936
    i2 -2, label %branch1952
  ]" [ResNet/net_hls.cc:52]   --->   Operation 96 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.88>
ST_2 : Operation 97 [2/2] (1.35ns)   --->   "%fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 97 'load' 'fm_buf_V_32_load' <Predicate = (!icmp_ln45 & c_cat_read == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 98 [2/2] (1.35ns)   --->   "%fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 98 'load' 'fm_buf_V_16_load' <Predicate = (!icmp_ln45 & c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 99 [2/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 99 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln45 & c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 100 [2/2] (1.35ns)   --->   "%fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 100 'load' 'fm_buf_V_48_load' <Predicate = (!icmp_ln45 & c_cat_read == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 101 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch2032 [
    i2 0, label %branch1984
    i2 1, label %branch2000
  ]" [ResNet/net_hls.cc:54]   --->   Operation 101 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 102 [2/2] (1.35ns)   --->   "%out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 102 'load' 'out_buf0_V_1_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 103 [2/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 103 'load' 'fm_buf_V_1_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 104 [2/2] (1.35ns)   --->   "%fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 104 'load' 'fm_buf_V_17_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 105 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1905 [
    i2 0, label %branch1857
    i2 1, label %branch1873
  ]" [ResNet/net_hls.cc:54]   --->   Operation 105 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 106 [2/2] (1.35ns)   --->   "%out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 106 'load' 'out_buf0_V_2_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 107 [2/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 107 'load' 'fm_buf_V_2_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 108 [2/2] (1.35ns)   --->   "%fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 108 'load' 'fm_buf_V_18_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 109 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1778 [
    i2 0, label %branch1730
    i2 1, label %branch1746
  ]" [ResNet/net_hls.cc:54]   --->   Operation 109 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 110 [2/2] (1.35ns)   --->   "%out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 110 'load' 'out_buf0_V_3_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 111 [2/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 111 'load' 'fm_buf_V_3_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 112 [2/2] (1.35ns)   --->   "%fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 112 'load' 'fm_buf_V_19_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 113 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1651 [
    i2 0, label %branch1603
    i2 1, label %branch1619
  ]" [ResNet/net_hls.cc:54]   --->   Operation 113 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 114 [2/2] (1.35ns)   --->   "%out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 114 'load' 'out_buf0_V_4_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 115 [2/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 115 'load' 'fm_buf_V_4_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 116 [2/2] (1.35ns)   --->   "%fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 116 'load' 'fm_buf_V_20_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 117 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1524 [
    i2 0, label %branch1476
    i2 1, label %branch1492
  ]" [ResNet/net_hls.cc:54]   --->   Operation 117 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 118 [2/2] (1.35ns)   --->   "%out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 118 'load' 'out_buf0_V_5_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 119 [2/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 119 'load' 'fm_buf_V_5_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 120 [2/2] (1.35ns)   --->   "%fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 120 'load' 'fm_buf_V_21_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 121 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1397 [
    i2 0, label %branch1349
    i2 1, label %branch1365
  ]" [ResNet/net_hls.cc:54]   --->   Operation 121 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 122 [2/2] (1.35ns)   --->   "%out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 122 'load' 'out_buf0_V_6_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 123 [2/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 123 'load' 'fm_buf_V_6_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 124 [2/2] (1.35ns)   --->   "%fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 124 'load' 'fm_buf_V_22_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 125 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1270 [
    i2 0, label %branch1222
    i2 1, label %branch1238
  ]" [ResNet/net_hls.cc:54]   --->   Operation 125 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 126 [2/2] (1.35ns)   --->   "%out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 126 'load' 'out_buf0_V_7_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 127 [2/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 127 'load' 'fm_buf_V_7_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 128 [2/2] (1.35ns)   --->   "%fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 128 'load' 'fm_buf_V_23_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 129 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1143 [
    i2 0, label %branch1095
    i2 1, label %branch1111
  ]" [ResNet/net_hls.cc:54]   --->   Operation 129 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 130 [2/2] (1.35ns)   --->   "%out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 130 'load' 'out_buf0_V_8_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 131 [2/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 131 'load' 'fm_buf_V_8_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 132 [2/2] (1.35ns)   --->   "%fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 132 'load' 'fm_buf_V_24_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 133 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch1016 [
    i2 0, label %branch968
    i2 1, label %branch984
  ]" [ResNet/net_hls.cc:54]   --->   Operation 133 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 134 [2/2] (1.35ns)   --->   "%out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 134 'load' 'out_buf0_V_9_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 135 [2/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 135 'load' 'fm_buf_V_9_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 136 [2/2] (1.35ns)   --->   "%fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 136 'load' 'fm_buf_V_25_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 137 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch889 [
    i2 0, label %branch841
    i2 1, label %branch857
  ]" [ResNet/net_hls.cc:54]   --->   Operation 137 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 138 [2/2] (1.35ns)   --->   "%out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 138 'load' 'out_buf0_V_10_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 139 [2/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 139 'load' 'fm_buf_V_10_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 140 [2/2] (1.35ns)   --->   "%fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 140 'load' 'fm_buf_V_26_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 141 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch762 [
    i2 0, label %branch714
    i2 1, label %branch730
  ]" [ResNet/net_hls.cc:54]   --->   Operation 141 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 142 [2/2] (1.35ns)   --->   "%out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 142 'load' 'out_buf0_V_11_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 143 [2/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 143 'load' 'fm_buf_V_11_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 144 [2/2] (1.35ns)   --->   "%fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 144 'load' 'fm_buf_V_27_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 145 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch635 [
    i2 0, label %branch587
    i2 1, label %branch603
  ]" [ResNet/net_hls.cc:54]   --->   Operation 145 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 146 [2/2] (1.35ns)   --->   "%out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 146 'load' 'out_buf0_V_12_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 147 [2/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 147 'load' 'fm_buf_V_12_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 148 [2/2] (1.35ns)   --->   "%fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 148 'load' 'fm_buf_V_28_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 149 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch508 [
    i2 0, label %branch460
    i2 1, label %branch476
  ]" [ResNet/net_hls.cc:54]   --->   Operation 149 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 150 [2/2] (1.35ns)   --->   "%out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 150 'load' 'out_buf0_V_13_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 151 [2/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 151 'load' 'fm_buf_V_13_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 152 [2/2] (1.35ns)   --->   "%fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 152 'load' 'fm_buf_V_29_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 153 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch381 [
    i2 0, label %branch333
    i2 1, label %branch349
  ]" [ResNet/net_hls.cc:54]   --->   Operation 153 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 154 [2/2] (1.35ns)   --->   "%out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 154 'load' 'out_buf0_V_14_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 155 [2/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 155 'load' 'fm_buf_V_14_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 156 [2/2] (1.35ns)   --->   "%fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 156 'load' 'fm_buf_V_30_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 157 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch254 [
    i2 0, label %branch206
    i2 1, label %branch222
  ]" [ResNet/net_hls.cc:54]   --->   Operation 157 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 158 [2/2] (1.35ns)   --->   "%out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 158 'load' 'out_buf0_V_15_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 159 [2/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 159 'load' 'fm_buf_V_15_load' <Predicate = (!icmp_ln45 & !trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 160 [2/2] (1.35ns)   --->   "%fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 160 'load' 'fm_buf_V_31_load' <Predicate = (!icmp_ln45 & trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_2 : Operation 161 [1/1] (0.69ns)   --->   "switch i2 %c_cat_read, label %branch127 [
    i2 0, label %branch79
    i2 1, label %branch95
  ]" [ResNet/net_hls.cc:54]   --->   Operation 161 'switch' <Predicate = (!icmp_ln45)> <Delay = 0.69>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str271, i32 %tmp)" [ResNet/net_hls.cc:56]   --->   Operation 162 'specregionend' 'empty' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.86ns)   --->   "%bcol = add i4 %select_ln52, 1" [ResNet/net_hls.cc:46]   --->   Operation 163 'add' 'bcol' <Predicate = (!icmp_ln45)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader" [ResNet/net_hls.cc:46]   --->   Operation 164 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.60>
ST_3 : Operation 165 [1/2] (1.35ns)   --->   "%out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 165 'load' 'out_buf0_V_0_load' <Predicate = (!icmp_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 166 [1/2] (1.35ns)   --->   "%fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 166 'load' 'fm_buf_V_32_load' <Predicate = (!icmp_ln45 & c_cat_read == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 167 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 167 'br' <Predicate = (!icmp_ln45 & c_cat_read == 2)> <Delay = 1.61>
ST_3 : Operation 168 [1/2] (1.35ns)   --->   "%fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 168 'load' 'fm_buf_V_16_load' <Predicate = (!icmp_ln45 & c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 169 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 169 'br' <Predicate = (!icmp_ln45 & c_cat_read == 1)> <Delay = 1.61>
ST_3 : Operation 170 [1/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 170 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln45 & c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 171 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 171 'br' <Predicate = (!icmp_ln45 & c_cat_read == 0)> <Delay = 1.61>
ST_3 : Operation 172 [1/2] (1.35ns)   --->   "%fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 172 'load' 'fm_buf_V_48_load' <Predicate = (!icmp_ln45 & c_cat_read == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 173 [1/1] (1.61ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv" [ResNet/net_hls.cc:52]   --->   Operation 173 'br' <Predicate = (!icmp_ln45 & c_cat_read == 3)> <Delay = 1.61>
ST_3 : Operation 174 [1/2] (1.35ns)   --->   "%out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 174 'load' 'out_buf0_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i12 %out_buf0_V_1_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 175 'sext' 'sext_ln703_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 176 'load' 'fm_buf_V_1_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 177 [1/2] (1.35ns)   --->   "%fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 177 'load' 'fm_buf_V_17_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 178 [1/1] (0.43ns)   --->   "%select_ln1265 = select i1 %trunc_ln45, i12 %fm_buf_V_17_load, i12 %fm_buf_V_1_load" [ResNet/net_hls.cc:52]   --->   Operation 178 'select' 'select_ln1265' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln703_82 = sext i12 %select_ln1265 to i13" [ResNet/net_hls.cc:52]   --->   Operation 179 'sext' 'sext_ln703_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.96ns)   --->   "%add_ln1192_72 = add nsw i13 %sext_ln703_82, %sext_ln703_81" [ResNet/net_hls.cc:52]   --->   Operation 180 'add' 'add_ln1192_72' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_72, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 181 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.96ns)   --->   "%add_ln703_46 = add i12 %out_buf0_V_1_load, %select_ln1265" [ResNet/net_hls.cc:52]   --->   Operation 182 'add' 'add_ln703_46' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_46, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 183 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_324, true" [ResNet/net_hls.cc:52]   --->   Operation 184 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_78 = and i1 %tmp_323, %xor_ln786_1" [ResNet/net_hls.cc:52]   --->   Operation 185 'and' 'and_ln786_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%xor_ln340_67 = xor i1 %tmp_323, %tmp_324" [ResNet/net_hls.cc:52]   --->   Operation 186 'xor' 'xor_ln340_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%xor_ln340_1 = xor i1 %tmp_323, true" [ResNet/net_hls.cc:52]   --->   Operation 187 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%or_ln340_125 = or i1 %tmp_324, %xor_ln340_1" [ResNet/net_hls.cc:52]   --->   Operation 188 'or' 'or_ln340_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%select_ln340_1 = select i1 %xor_ln340_67, i12 2047, i12 %add_ln703_46" [ResNet/net_hls.cc:52]   --->   Operation 189 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_78, i12 -2048, i12 %add_ln703_46" [ResNet/net_hls.cc:52]   --->   Operation 190 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_96 = select i1 %or_ln340_125, i12 %select_ln340_1, i12 %select_ln388_1" [ResNet/net_hls.cc:52]   --->   Operation 191 'select' 'select_ln340_96' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/2] (1.35ns)   --->   "%out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 192 'load' 'out_buf0_V_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln703_83 = sext i12 %out_buf0_V_2_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 193 'sext' 'sext_ln703_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 194 'load' 'fm_buf_V_2_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 195 [1/2] (1.35ns)   --->   "%fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 195 'load' 'fm_buf_V_18_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 196 [1/1] (0.43ns)   --->   "%select_ln1265_45 = select i1 %trunc_ln45, i12 %fm_buf_V_18_load, i12 %fm_buf_V_2_load" [ResNet/net_hls.cc:52]   --->   Operation 196 'select' 'select_ln1265_45' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln703_84 = sext i12 %select_ln1265_45 to i13" [ResNet/net_hls.cc:52]   --->   Operation 197 'sext' 'sext_ln703_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.96ns)   --->   "%add_ln1192_74 = add nsw i13 %sext_ln703_84, %sext_ln703_83" [ResNet/net_hls.cc:52]   --->   Operation 198 'add' 'add_ln1192_74' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_74, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 199 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.96ns)   --->   "%add_ln703_47 = add i12 %out_buf0_V_2_load, %select_ln1265_45" [ResNet/net_hls.cc:52]   --->   Operation 200 'add' 'add_ln703_47' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_47, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 201 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_35)   --->   "%xor_ln786_2 = xor i1 %tmp_332, true" [ResNet/net_hls.cc:52]   --->   Operation 202 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_35)   --->   "%and_ln786_80 = and i1 %tmp_331, %xor_ln786_2" [ResNet/net_hls.cc:52]   --->   Operation 203 'and' 'and_ln786_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%xor_ln340_68 = xor i1 %tmp_331, %tmp_332" [ResNet/net_hls.cc:52]   --->   Operation 204 'xor' 'xor_ln340_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%xor_ln340_27 = xor i1 %tmp_331, true" [ResNet/net_hls.cc:52]   --->   Operation 205 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%or_ln340_129 = or i1 %tmp_332, %xor_ln340_27" [ResNet/net_hls.cc:52]   --->   Operation 206 'or' 'or_ln340_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%select_ln340_28 = select i1 %xor_ln340_68, i12 2047, i12 %add_ln703_47" [ResNet/net_hls.cc:52]   --->   Operation 207 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_35 = select i1 %and_ln786_80, i12 -2048, i12 %add_ln703_47" [ResNet/net_hls.cc:52]   --->   Operation 208 'select' 'select_ln388_35' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_98 = select i1 %or_ln340_129, i12 %select_ln340_28, i12 %select_ln388_35" [ResNet/net_hls.cc:52]   --->   Operation 209 'select' 'select_ln340_98' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/2] (1.35ns)   --->   "%out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 210 'load' 'out_buf0_V_3_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln703_85 = sext i12 %out_buf0_V_3_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 211 'sext' 'sext_ln703_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 212 'load' 'fm_buf_V_3_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 213 [1/2] (1.35ns)   --->   "%fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 213 'load' 'fm_buf_V_19_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 214 [1/1] (0.43ns)   --->   "%select_ln1265_46 = select i1 %trunc_ln45, i12 %fm_buf_V_19_load, i12 %fm_buf_V_3_load" [ResNet/net_hls.cc:52]   --->   Operation 214 'select' 'select_ln1265_46' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln703_86 = sext i12 %select_ln1265_46 to i13" [ResNet/net_hls.cc:52]   --->   Operation 215 'sext' 'sext_ln703_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.96ns)   --->   "%add_ln1192_76 = add nsw i13 %sext_ln703_86, %sext_ln703_85" [ResNet/net_hls.cc:52]   --->   Operation 216 'add' 'add_ln1192_76' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_76, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 217 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.96ns)   --->   "%add_ln703_48 = add i12 %out_buf0_V_3_load, %select_ln1265_46" [ResNet/net_hls.cc:52]   --->   Operation 218 'add' 'add_ln703_48' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_48, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 219 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_340, true" [ResNet/net_hls.cc:52]   --->   Operation 220 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_82 = and i1 %tmp_339, %xor_ln786_3" [ResNet/net_hls.cc:52]   --->   Operation 221 'and' 'and_ln786_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%xor_ln340_69 = xor i1 %tmp_339, %tmp_340" [ResNet/net_hls.cc:52]   --->   Operation 222 'xor' 'xor_ln340_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%xor_ln340_3 = xor i1 %tmp_339, true" [ResNet/net_hls.cc:52]   --->   Operation 223 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%or_ln340_133 = or i1 %tmp_340, %xor_ln340_3" [ResNet/net_hls.cc:52]   --->   Operation 224 'or' 'or_ln340_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%select_ln340_3 = select i1 %xor_ln340_69, i12 2047, i12 %add_ln703_48" [ResNet/net_hls.cc:52]   --->   Operation 225 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_82, i12 -2048, i12 %add_ln703_48" [ResNet/net_hls.cc:52]   --->   Operation 226 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_100 = select i1 %or_ln340_133, i12 %select_ln340_3, i12 %select_ln388_3" [ResNet/net_hls.cc:52]   --->   Operation 227 'select' 'select_ln340_100' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 228 [1/2] (1.35ns)   --->   "%out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 228 'load' 'out_buf0_V_4_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_87 = sext i12 %out_buf0_V_4_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 229 'sext' 'sext_ln703_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 230 'load' 'fm_buf_V_4_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 231 [1/2] (1.35ns)   --->   "%fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 231 'load' 'fm_buf_V_20_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 232 [1/1] (0.43ns)   --->   "%select_ln1265_47 = select i1 %trunc_ln45, i12 %fm_buf_V_20_load, i12 %fm_buf_V_4_load" [ResNet/net_hls.cc:52]   --->   Operation 232 'select' 'select_ln1265_47' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_88 = sext i12 %select_ln1265_47 to i13" [ResNet/net_hls.cc:52]   --->   Operation 233 'sext' 'sext_ln703_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.96ns)   --->   "%add_ln1192_78 = add nsw i13 %sext_ln703_88, %sext_ln703_87" [ResNet/net_hls.cc:52]   --->   Operation 234 'add' 'add_ln1192_78' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_78, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 235 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.96ns)   --->   "%add_ln703_49 = add i12 %out_buf0_V_4_load, %select_ln1265_47" [ResNet/net_hls.cc:52]   --->   Operation 236 'add' 'add_ln703_49' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_49, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 237 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_37 = xor i1 %tmp_348, true" [ResNet/net_hls.cc:52]   --->   Operation 238 'xor' 'xor_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_84 = and i1 %tmp_347, %xor_ln786_37" [ResNet/net_hls.cc:52]   --->   Operation 239 'and' 'and_ln786_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%xor_ln340_70 = xor i1 %tmp_347, %tmp_348" [ResNet/net_hls.cc:52]   --->   Operation 240 'xor' 'xor_ln340_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%xor_ln340_4 = xor i1 %tmp_347, true" [ResNet/net_hls.cc:52]   --->   Operation 241 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%or_ln340_137 = or i1 %tmp_348, %xor_ln340_4" [ResNet/net_hls.cc:52]   --->   Operation 242 'or' 'or_ln340_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%select_ln340_4 = select i1 %xor_ln340_70, i12 2047, i12 %add_ln703_49" [ResNet/net_hls.cc:52]   --->   Operation 243 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_84, i12 -2048, i12 %add_ln703_49" [ResNet/net_hls.cc:52]   --->   Operation 244 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_102 = select i1 %or_ln340_137, i12 %select_ln340_4, i12 %select_ln388_4" [ResNet/net_hls.cc:52]   --->   Operation 245 'select' 'select_ln340_102' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/2] (1.35ns)   --->   "%out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 246 'load' 'out_buf0_V_5_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln703_89 = sext i12 %out_buf0_V_5_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 247 'sext' 'sext_ln703_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 248 'load' 'fm_buf_V_5_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 249 [1/2] (1.35ns)   --->   "%fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 249 'load' 'fm_buf_V_21_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 250 [1/1] (0.43ns)   --->   "%select_ln1265_48 = select i1 %trunc_ln45, i12 %fm_buf_V_21_load, i12 %fm_buf_V_5_load" [ResNet/net_hls.cc:52]   --->   Operation 250 'select' 'select_ln1265_48' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln703_90 = sext i12 %select_ln1265_48 to i13" [ResNet/net_hls.cc:52]   --->   Operation 251 'sext' 'sext_ln703_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.96ns)   --->   "%add_ln1192_80 = add nsw i13 %sext_ln703_90, %sext_ln703_89" [ResNet/net_hls.cc:52]   --->   Operation 252 'add' 'add_ln1192_80' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_80, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 253 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.96ns)   --->   "%add_ln703_50 = add i12 %out_buf0_V_5_load, %select_ln1265_48" [ResNet/net_hls.cc:52]   --->   Operation 254 'add' 'add_ln703_50' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_50, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 255 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_356, true" [ResNet/net_hls.cc:52]   --->   Operation 256 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_86 = and i1 %tmp_355, %xor_ln786_5" [ResNet/net_hls.cc:52]   --->   Operation 257 'and' 'and_ln786_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%xor_ln340_71 = xor i1 %tmp_355, %tmp_356" [ResNet/net_hls.cc:52]   --->   Operation 258 'xor' 'xor_ln340_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%xor_ln340_5 = xor i1 %tmp_355, true" [ResNet/net_hls.cc:52]   --->   Operation 259 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%or_ln340_141 = or i1 %tmp_356, %xor_ln340_5" [ResNet/net_hls.cc:52]   --->   Operation 260 'or' 'or_ln340_141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%select_ln340_5 = select i1 %xor_ln340_71, i12 2047, i12 %add_ln703_50" [ResNet/net_hls.cc:52]   --->   Operation 261 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_86, i12 -2048, i12 %add_ln703_50" [ResNet/net_hls.cc:52]   --->   Operation 262 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_104 = select i1 %or_ln340_141, i12 %select_ln340_5, i12 %select_ln388_5" [ResNet/net_hls.cc:52]   --->   Operation 263 'select' 'select_ln340_104' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/2] (1.35ns)   --->   "%out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 264 'load' 'out_buf0_V_6_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln703_91 = sext i12 %out_buf0_V_6_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 265 'sext' 'sext_ln703_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 266 'load' 'fm_buf_V_6_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 267 [1/2] (1.35ns)   --->   "%fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 267 'load' 'fm_buf_V_22_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 268 [1/1] (0.43ns)   --->   "%select_ln1265_49 = select i1 %trunc_ln45, i12 %fm_buf_V_22_load, i12 %fm_buf_V_6_load" [ResNet/net_hls.cc:52]   --->   Operation 268 'select' 'select_ln1265_49' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln703_92 = sext i12 %select_ln1265_49 to i13" [ResNet/net_hls.cc:52]   --->   Operation 269 'sext' 'sext_ln703_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.96ns)   --->   "%add_ln1192_82 = add nsw i13 %sext_ln703_92, %sext_ln703_91" [ResNet/net_hls.cc:52]   --->   Operation 270 'add' 'add_ln1192_82' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_82, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 271 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.96ns)   --->   "%add_ln703_51 = add i12 %out_buf0_V_6_load, %select_ln1265_49" [ResNet/net_hls.cc:52]   --->   Operation 272 'add' 'add_ln703_51' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_51, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 273 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_364, true" [ResNet/net_hls.cc:52]   --->   Operation 274 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_88 = and i1 %tmp_363, %xor_ln786_6" [ResNet/net_hls.cc:52]   --->   Operation 275 'and' 'and_ln786_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%xor_ln340_72 = xor i1 %tmp_363, %tmp_364" [ResNet/net_hls.cc:52]   --->   Operation 276 'xor' 'xor_ln340_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%xor_ln340_6 = xor i1 %tmp_363, true" [ResNet/net_hls.cc:52]   --->   Operation 277 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%or_ln340_145 = or i1 %tmp_364, %xor_ln340_6" [ResNet/net_hls.cc:52]   --->   Operation 278 'or' 'or_ln340_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%select_ln340_6 = select i1 %xor_ln340_72, i12 2047, i12 %add_ln703_51" [ResNet/net_hls.cc:52]   --->   Operation 279 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_88, i12 -2048, i12 %add_ln703_51" [ResNet/net_hls.cc:52]   --->   Operation 280 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_106 = select i1 %or_ln340_145, i12 %select_ln340_6, i12 %select_ln388_6" [ResNet/net_hls.cc:52]   --->   Operation 281 'select' 'select_ln340_106' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 282 [1/2] (1.35ns)   --->   "%out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 282 'load' 'out_buf0_V_7_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln703_93 = sext i12 %out_buf0_V_7_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 283 'sext' 'sext_ln703_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 284 'load' 'fm_buf_V_7_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 285 [1/2] (1.35ns)   --->   "%fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 285 'load' 'fm_buf_V_23_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 286 [1/1] (0.43ns)   --->   "%select_ln1265_50 = select i1 %trunc_ln45, i12 %fm_buf_V_23_load, i12 %fm_buf_V_7_load" [ResNet/net_hls.cc:52]   --->   Operation 286 'select' 'select_ln1265_50' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln703_94 = sext i12 %select_ln1265_50 to i13" [ResNet/net_hls.cc:52]   --->   Operation 287 'sext' 'sext_ln703_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.96ns)   --->   "%add_ln1192_84 = add nsw i13 %sext_ln703_94, %sext_ln703_93" [ResNet/net_hls.cc:52]   --->   Operation 288 'add' 'add_ln1192_84' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_84, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 289 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.96ns)   --->   "%add_ln703_52 = add i12 %out_buf0_V_7_load, %select_ln1265_50" [ResNet/net_hls.cc:52]   --->   Operation 290 'add' 'add_ln703_52' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_52, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 291 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_372, true" [ResNet/net_hls.cc:52]   --->   Operation 292 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_90 = and i1 %tmp_371, %xor_ln786_7" [ResNet/net_hls.cc:52]   --->   Operation 293 'and' 'and_ln786_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%xor_ln340_73 = xor i1 %tmp_371, %tmp_372" [ResNet/net_hls.cc:52]   --->   Operation 294 'xor' 'xor_ln340_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%xor_ln340_7 = xor i1 %tmp_371, true" [ResNet/net_hls.cc:52]   --->   Operation 295 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%or_ln340_149 = or i1 %tmp_372, %xor_ln340_7" [ResNet/net_hls.cc:52]   --->   Operation 296 'or' 'or_ln340_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%select_ln340_7 = select i1 %xor_ln340_73, i12 2047, i12 %add_ln703_52" [ResNet/net_hls.cc:52]   --->   Operation 297 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_90, i12 -2048, i12 %add_ln703_52" [ResNet/net_hls.cc:52]   --->   Operation 298 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_108 = select i1 %or_ln340_149, i12 %select_ln340_7, i12 %select_ln388_7" [ResNet/net_hls.cc:52]   --->   Operation 299 'select' 'select_ln340_108' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 300 [1/2] (1.35ns)   --->   "%out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 300 'load' 'out_buf0_V_8_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln703_95 = sext i12 %out_buf0_V_8_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 301 'sext' 'sext_ln703_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 302 'load' 'fm_buf_V_8_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 303 [1/2] (1.35ns)   --->   "%fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 303 'load' 'fm_buf_V_24_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 304 [1/1] (0.43ns)   --->   "%select_ln1265_51 = select i1 %trunc_ln45, i12 %fm_buf_V_24_load, i12 %fm_buf_V_8_load" [ResNet/net_hls.cc:52]   --->   Operation 304 'select' 'select_ln1265_51' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln703_96 = sext i12 %select_ln1265_51 to i13" [ResNet/net_hls.cc:52]   --->   Operation 305 'sext' 'sext_ln703_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.96ns)   --->   "%add_ln1192_86 = add nsw i13 %sext_ln703_96, %sext_ln703_95" [ResNet/net_hls.cc:52]   --->   Operation 306 'add' 'add_ln1192_86' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_86, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 307 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.96ns)   --->   "%add_ln703_53 = add i12 %out_buf0_V_8_load, %select_ln1265_51" [ResNet/net_hls.cc:52]   --->   Operation 308 'add' 'add_ln703_53' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_53, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 309 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_380, true" [ResNet/net_hls.cc:52]   --->   Operation 310 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_92 = and i1 %tmp_379, %xor_ln786_8" [ResNet/net_hls.cc:52]   --->   Operation 311 'and' 'and_ln786_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%xor_ln340_74 = xor i1 %tmp_379, %tmp_380" [ResNet/net_hls.cc:52]   --->   Operation 312 'xor' 'xor_ln340_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%xor_ln340_8 = xor i1 %tmp_379, true" [ResNet/net_hls.cc:52]   --->   Operation 313 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%or_ln340_153 = or i1 %tmp_380, %xor_ln340_8" [ResNet/net_hls.cc:52]   --->   Operation 314 'or' 'or_ln340_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%select_ln340_8 = select i1 %xor_ln340_74, i12 2047, i12 %add_ln703_53" [ResNet/net_hls.cc:52]   --->   Operation 315 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_92, i12 -2048, i12 %add_ln703_53" [ResNet/net_hls.cc:52]   --->   Operation 316 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_110 = select i1 %or_ln340_153, i12 %select_ln340_8, i12 %select_ln388_8" [ResNet/net_hls.cc:52]   --->   Operation 317 'select' 'select_ln340_110' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/2] (1.35ns)   --->   "%out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 318 'load' 'out_buf0_V_9_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln703_97 = sext i12 %out_buf0_V_9_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 319 'sext' 'sext_ln703_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 320 'load' 'fm_buf_V_9_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 321 [1/2] (1.35ns)   --->   "%fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 321 'load' 'fm_buf_V_25_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 322 [1/1] (0.43ns)   --->   "%select_ln1265_52 = select i1 %trunc_ln45, i12 %fm_buf_V_25_load, i12 %fm_buf_V_9_load" [ResNet/net_hls.cc:52]   --->   Operation 322 'select' 'select_ln1265_52' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln703_98 = sext i12 %select_ln1265_52 to i13" [ResNet/net_hls.cc:52]   --->   Operation 323 'sext' 'sext_ln703_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.96ns)   --->   "%add_ln1192_88 = add nsw i13 %sext_ln703_98, %sext_ln703_97" [ResNet/net_hls.cc:52]   --->   Operation 324 'add' 'add_ln1192_88' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_88, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 325 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.96ns)   --->   "%add_ln703_54 = add i12 %out_buf0_V_9_load, %select_ln1265_52" [ResNet/net_hls.cc:52]   --->   Operation 326 'add' 'add_ln703_54' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_54, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 327 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_388, true" [ResNet/net_hls.cc:52]   --->   Operation 328 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_94 = and i1 %tmp_387, %xor_ln786_9" [ResNet/net_hls.cc:52]   --->   Operation 329 'and' 'and_ln786_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%xor_ln340_75 = xor i1 %tmp_387, %tmp_388" [ResNet/net_hls.cc:52]   --->   Operation 330 'xor' 'xor_ln340_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%xor_ln340_9 = xor i1 %tmp_387, true" [ResNet/net_hls.cc:52]   --->   Operation 331 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%or_ln340_157 = or i1 %tmp_388, %xor_ln340_9" [ResNet/net_hls.cc:52]   --->   Operation 332 'or' 'or_ln340_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%select_ln340_9 = select i1 %xor_ln340_75, i12 2047, i12 %add_ln703_54" [ResNet/net_hls.cc:52]   --->   Operation 333 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_94, i12 -2048, i12 %add_ln703_54" [ResNet/net_hls.cc:52]   --->   Operation 334 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_112 = select i1 %or_ln340_157, i12 %select_ln340_9, i12 %select_ln388_9" [ResNet/net_hls.cc:52]   --->   Operation 335 'select' 'select_ln340_112' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 336 [1/2] (1.35ns)   --->   "%out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 336 'load' 'out_buf0_V_10_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln703_99 = sext i12 %out_buf0_V_10_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 337 'sext' 'sext_ln703_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 338 'load' 'fm_buf_V_10_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 339 [1/2] (1.35ns)   --->   "%fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 339 'load' 'fm_buf_V_26_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 340 [1/1] (0.43ns)   --->   "%select_ln1265_53 = select i1 %trunc_ln45, i12 %fm_buf_V_26_load, i12 %fm_buf_V_10_load" [ResNet/net_hls.cc:52]   --->   Operation 340 'select' 'select_ln1265_53' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln703_100 = sext i12 %select_ln1265_53 to i13" [ResNet/net_hls.cc:52]   --->   Operation 341 'sext' 'sext_ln703_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.96ns)   --->   "%add_ln1192_90 = add nsw i13 %sext_ln703_100, %sext_ln703_99" [ResNet/net_hls.cc:52]   --->   Operation 342 'add' 'add_ln1192_90' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_90, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 343 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.96ns)   --->   "%add_ln703_55 = add i12 %out_buf0_V_10_load, %select_ln1265_53" [ResNet/net_hls.cc:52]   --->   Operation 344 'add' 'add_ln703_55' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_55, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 345 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %tmp_396, true" [ResNet/net_hls.cc:52]   --->   Operation 346 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_96 = and i1 %tmp_395, %xor_ln786_10" [ResNet/net_hls.cc:52]   --->   Operation 347 'and' 'and_ln786_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%xor_ln340_76 = xor i1 %tmp_395, %tmp_396" [ResNet/net_hls.cc:52]   --->   Operation 348 'xor' 'xor_ln340_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%xor_ln340_10 = xor i1 %tmp_395, true" [ResNet/net_hls.cc:52]   --->   Operation 349 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%or_ln340_161 = or i1 %tmp_396, %xor_ln340_10" [ResNet/net_hls.cc:52]   --->   Operation 350 'or' 'or_ln340_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%select_ln340_10 = select i1 %xor_ln340_76, i12 2047, i12 %add_ln703_55" [ResNet/net_hls.cc:52]   --->   Operation 351 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_96, i12 -2048, i12 %add_ln703_55" [ResNet/net_hls.cc:52]   --->   Operation 352 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_114 = select i1 %or_ln340_161, i12 %select_ln340_10, i12 %select_ln388_10" [ResNet/net_hls.cc:52]   --->   Operation 353 'select' 'select_ln340_114' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 354 [1/2] (1.35ns)   --->   "%out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 354 'load' 'out_buf0_V_11_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln703_101 = sext i12 %out_buf0_V_11_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 355 'sext' 'sext_ln703_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 356 'load' 'fm_buf_V_11_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 357 [1/2] (1.35ns)   --->   "%fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 357 'load' 'fm_buf_V_27_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 358 [1/1] (0.43ns)   --->   "%select_ln1265_54 = select i1 %trunc_ln45, i12 %fm_buf_V_27_load, i12 %fm_buf_V_11_load" [ResNet/net_hls.cc:52]   --->   Operation 358 'select' 'select_ln1265_54' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln703_102 = sext i12 %select_ln1265_54 to i13" [ResNet/net_hls.cc:52]   --->   Operation 359 'sext' 'sext_ln703_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.96ns)   --->   "%add_ln1192_92 = add nsw i13 %sext_ln703_102, %sext_ln703_101" [ResNet/net_hls.cc:52]   --->   Operation 360 'add' 'add_ln1192_92' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_92, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 361 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.96ns)   --->   "%add_ln703_56 = add i12 %out_buf0_V_11_load, %select_ln1265_54" [ResNet/net_hls.cc:52]   --->   Operation 362 'add' 'add_ln703_56' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_56, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 363 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %tmp_404, true" [ResNet/net_hls.cc:52]   --->   Operation 364 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_98 = and i1 %tmp_403, %xor_ln786_11" [ResNet/net_hls.cc:52]   --->   Operation 365 'and' 'and_ln786_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%xor_ln340_77 = xor i1 %tmp_403, %tmp_404" [ResNet/net_hls.cc:52]   --->   Operation 366 'xor' 'xor_ln340_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%xor_ln340_11 = xor i1 %tmp_403, true" [ResNet/net_hls.cc:52]   --->   Operation 367 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%or_ln340_165 = or i1 %tmp_404, %xor_ln340_11" [ResNet/net_hls.cc:52]   --->   Operation 368 'or' 'or_ln340_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%select_ln340_11 = select i1 %xor_ln340_77, i12 2047, i12 %add_ln703_56" [ResNet/net_hls.cc:52]   --->   Operation 369 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_98, i12 -2048, i12 %add_ln703_56" [ResNet/net_hls.cc:52]   --->   Operation 370 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_116 = select i1 %or_ln340_165, i12 %select_ln340_11, i12 %select_ln388_11" [ResNet/net_hls.cc:52]   --->   Operation 371 'select' 'select_ln340_116' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 372 [1/2] (1.35ns)   --->   "%out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 372 'load' 'out_buf0_V_12_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln703_103 = sext i12 %out_buf0_V_12_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 373 'sext' 'sext_ln703_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 374 'load' 'fm_buf_V_12_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 375 [1/2] (1.35ns)   --->   "%fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 375 'load' 'fm_buf_V_28_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 376 [1/1] (0.43ns)   --->   "%select_ln1265_55 = select i1 %trunc_ln45, i12 %fm_buf_V_28_load, i12 %fm_buf_V_12_load" [ResNet/net_hls.cc:52]   --->   Operation 376 'select' 'select_ln1265_55' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln703_104 = sext i12 %select_ln1265_55 to i13" [ResNet/net_hls.cc:52]   --->   Operation 377 'sext' 'sext_ln703_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.96ns)   --->   "%add_ln1192_94 = add nsw i13 %sext_ln703_104, %sext_ln703_103" [ResNet/net_hls.cc:52]   --->   Operation 378 'add' 'add_ln1192_94' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_94, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 379 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.96ns)   --->   "%add_ln703_57 = add i12 %out_buf0_V_12_load, %select_ln1265_55" [ResNet/net_hls.cc:52]   --->   Operation 380 'add' 'add_ln703_57' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_57, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 381 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %tmp_412, true" [ResNet/net_hls.cc:52]   --->   Operation 382 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%and_ln786_100 = and i1 %tmp_411, %xor_ln786_12" [ResNet/net_hls.cc:52]   --->   Operation 383 'and' 'and_ln786_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%xor_ln340_78 = xor i1 %tmp_411, %tmp_412" [ResNet/net_hls.cc:52]   --->   Operation 384 'xor' 'xor_ln340_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%xor_ln340_12 = xor i1 %tmp_411, true" [ResNet/net_hls.cc:52]   --->   Operation 385 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%or_ln340_169 = or i1 %tmp_412, %xor_ln340_12" [ResNet/net_hls.cc:52]   --->   Operation 386 'or' 'or_ln340_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%select_ln340_12 = select i1 %xor_ln340_78, i12 2047, i12 %add_ln703_57" [ResNet/net_hls.cc:52]   --->   Operation 387 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %and_ln786_100, i12 -2048, i12 %add_ln703_57" [ResNet/net_hls.cc:52]   --->   Operation 388 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_118 = select i1 %or_ln340_169, i12 %select_ln340_12, i12 %select_ln388_12" [ResNet/net_hls.cc:52]   --->   Operation 389 'select' 'select_ln340_118' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 390 [1/2] (1.35ns)   --->   "%out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 390 'load' 'out_buf0_V_13_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln703_105 = sext i12 %out_buf0_V_13_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 391 'sext' 'sext_ln703_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 392 'load' 'fm_buf_V_13_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 393 [1/2] (1.35ns)   --->   "%fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 393 'load' 'fm_buf_V_29_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 394 [1/1] (0.43ns)   --->   "%select_ln1265_56 = select i1 %trunc_ln45, i12 %fm_buf_V_29_load, i12 %fm_buf_V_13_load" [ResNet/net_hls.cc:52]   --->   Operation 394 'select' 'select_ln1265_56' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln703_106 = sext i12 %select_ln1265_56 to i13" [ResNet/net_hls.cc:52]   --->   Operation 395 'sext' 'sext_ln703_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.96ns)   --->   "%add_ln1192_96 = add nsw i13 %sext_ln703_106, %sext_ln703_105" [ResNet/net_hls.cc:52]   --->   Operation 396 'add' 'add_ln1192_96' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_96, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 397 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.96ns)   --->   "%add_ln703_58 = add i12 %out_buf0_V_13_load, %select_ln1265_56" [ResNet/net_hls.cc:52]   --->   Operation 398 'add' 'add_ln703_58' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_58, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 399 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_420, true" [ResNet/net_hls.cc:52]   --->   Operation 400 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_102 = and i1 %tmp_419, %xor_ln786_13" [ResNet/net_hls.cc:52]   --->   Operation 401 'and' 'and_ln786_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%xor_ln340_79 = xor i1 %tmp_419, %tmp_420" [ResNet/net_hls.cc:52]   --->   Operation 402 'xor' 'xor_ln340_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%xor_ln340_13 = xor i1 %tmp_419, true" [ResNet/net_hls.cc:52]   --->   Operation 403 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%or_ln340_173 = or i1 %tmp_420, %xor_ln340_13" [ResNet/net_hls.cc:52]   --->   Operation 404 'or' 'or_ln340_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%select_ln340_13 = select i1 %xor_ln340_79, i12 2047, i12 %add_ln703_58" [ResNet/net_hls.cc:52]   --->   Operation 405 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_102, i12 -2048, i12 %add_ln703_58" [ResNet/net_hls.cc:52]   --->   Operation 406 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_120 = select i1 %or_ln340_173, i12 %select_ln340_13, i12 %select_ln388_13" [ResNet/net_hls.cc:52]   --->   Operation 407 'select' 'select_ln340_120' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 408 [1/2] (1.35ns)   --->   "%out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 408 'load' 'out_buf0_V_14_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln703_107 = sext i12 %out_buf0_V_14_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 409 'sext' 'sext_ln703_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 410 'load' 'fm_buf_V_14_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 411 [1/2] (1.35ns)   --->   "%fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 411 'load' 'fm_buf_V_30_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 412 [1/1] (0.43ns)   --->   "%select_ln1265_57 = select i1 %trunc_ln45, i12 %fm_buf_V_30_load, i12 %fm_buf_V_14_load" [ResNet/net_hls.cc:52]   --->   Operation 412 'select' 'select_ln1265_57' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln703_108 = sext i12 %select_ln1265_57 to i13" [ResNet/net_hls.cc:52]   --->   Operation 413 'sext' 'sext_ln703_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.96ns)   --->   "%add_ln1192_98 = add nsw i13 %sext_ln703_108, %sext_ln703_107" [ResNet/net_hls.cc:52]   --->   Operation 414 'add' 'add_ln1192_98' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_98, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 415 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.96ns)   --->   "%add_ln703_59 = add i12 %out_buf0_V_14_load, %select_ln1265_57" [ResNet/net_hls.cc:52]   --->   Operation 416 'add' 'add_ln703_59' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_59, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 417 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%xor_ln786_14 = xor i1 %tmp_428, true" [ResNet/net_hls.cc:52]   --->   Operation 418 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%and_ln786_104 = and i1 %tmp_427, %xor_ln786_14" [ResNet/net_hls.cc:52]   --->   Operation 419 'and' 'and_ln786_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%xor_ln340_80 = xor i1 %tmp_427, %tmp_428" [ResNet/net_hls.cc:52]   --->   Operation 420 'xor' 'xor_ln340_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%xor_ln340_14 = xor i1 %tmp_427, true" [ResNet/net_hls.cc:52]   --->   Operation 421 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%or_ln340_177 = or i1 %tmp_428, %xor_ln340_14" [ResNet/net_hls.cc:52]   --->   Operation 422 'or' 'or_ln340_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%select_ln340_14 = select i1 %xor_ln340_80, i12 2047, i12 %add_ln703_59" [ResNet/net_hls.cc:52]   --->   Operation 423 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_14 = select i1 %and_ln786_104, i12 -2048, i12 %add_ln703_59" [ResNet/net_hls.cc:52]   --->   Operation 424 'select' 'select_ln388_14' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_122 = select i1 %or_ln340_177, i12 %select_ln340_14, i12 %select_ln388_14" [ResNet/net_hls.cc:52]   --->   Operation 425 'select' 'select_ln340_122' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 426 [1/2] (1.35ns)   --->   "%out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 426 'load' 'out_buf0_V_15_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln703_109 = sext i12 %out_buf0_V_15_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 427 'sext' 'sext_ln703_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 428 'load' 'fm_buf_V_15_load' <Predicate = (!trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 429 [1/2] (1.35ns)   --->   "%fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:52]   --->   Operation 429 'load' 'fm_buf_V_31_load' <Predicate = (trunc_ln45)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_3 : Operation 430 [1/1] (0.43ns)   --->   "%select_ln1265_58 = select i1 %trunc_ln45, i12 %fm_buf_V_31_load, i12 %fm_buf_V_15_load" [ResNet/net_hls.cc:52]   --->   Operation 430 'select' 'select_ln1265_58' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln703_110 = sext i12 %select_ln1265_58 to i13" [ResNet/net_hls.cc:52]   --->   Operation 431 'sext' 'sext_ln703_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.96ns)   --->   "%add_ln1192_100 = add nsw i13 %sext_ln703_110, %sext_ln703_109" [ResNet/net_hls.cc:52]   --->   Operation 432 'add' 'add_ln1192_100' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_100, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 433 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.96ns)   --->   "%add_ln703_60 = add i12 %out_buf0_V_15_load, %select_ln1265_58" [ResNet/net_hls.cc:52]   --->   Operation 434 'add' 'add_ln703_60' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_60, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 435 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_436, true" [ResNet/net_hls.cc:52]   --->   Operation 436 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_106 = and i1 %tmp_435, %xor_ln786_15" [ResNet/net_hls.cc:52]   --->   Operation 437 'and' 'and_ln786_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%xor_ln340_81 = xor i1 %tmp_435, %tmp_436" [ResNet/net_hls.cc:52]   --->   Operation 438 'xor' 'xor_ln340_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%xor_ln340_15 = xor i1 %tmp_435, true" [ResNet/net_hls.cc:52]   --->   Operation 439 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%or_ln340_181 = or i1 %tmp_436, %xor_ln340_15" [ResNet/net_hls.cc:52]   --->   Operation 440 'or' 'or_ln340_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%select_ln340_15 = select i1 %xor_ln340_81, i12 2047, i12 %add_ln703_60" [ResNet/net_hls.cc:52]   --->   Operation 441 'select' 'select_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_106, i12 -2048, i12 %add_ln703_60" [ResNet/net_hls.cc:52]   --->   Operation 442 'select' 'select_ln388_15' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_124 = select i1 %or_ln340_181, i12 %select_ln340_15, i12 %select_ln388_15" [ResNet/net_hls.cc:52]   --->   Operation 443 'select' 'select_ln340_124' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.53>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 444 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:47]   --->   Operation 445 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%fm_buf_V_49_addr = getelementptr [1600 x i12]* @fm_buf_V_49, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 446 'getelementptr' 'fm_buf_V_49_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%fm_buf_V_50_addr = getelementptr [1600 x i12]* @fm_buf_V_50, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 447 'getelementptr' 'fm_buf_V_50_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%fm_buf_V_51_addr = getelementptr [1600 x i12]* @fm_buf_V_51, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 448 'getelementptr' 'fm_buf_V_51_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%fm_buf_V_52_addr = getelementptr [1600 x i12]* @fm_buf_V_52, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 449 'getelementptr' 'fm_buf_V_52_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%fm_buf_V_53_addr = getelementptr [1600 x i12]* @fm_buf_V_53, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 450 'getelementptr' 'fm_buf_V_53_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%fm_buf_V_54_addr = getelementptr [1600 x i12]* @fm_buf_V_54, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 451 'getelementptr' 'fm_buf_V_54_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%fm_buf_V_55_addr = getelementptr [1600 x i12]* @fm_buf_V_55, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 452 'getelementptr' 'fm_buf_V_55_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%fm_buf_V_56_addr = getelementptr [1600 x i12]* @fm_buf_V_56, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 453 'getelementptr' 'fm_buf_V_56_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%fm_buf_V_57_addr = getelementptr [1600 x i12]* @fm_buf_V_57, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 454 'getelementptr' 'fm_buf_V_57_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%fm_buf_V_58_addr = getelementptr [1600 x i12]* @fm_buf_V_58, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 455 'getelementptr' 'fm_buf_V_58_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%fm_buf_V_59_addr = getelementptr [1600 x i12]* @fm_buf_V_59, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 456 'getelementptr' 'fm_buf_V_59_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%fm_buf_V_60_addr = getelementptr [1600 x i12]* @fm_buf_V_60, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 457 'getelementptr' 'fm_buf_V_60_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%fm_buf_V_61_addr = getelementptr [1600 x i12]* @fm_buf_V_61, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 458 'getelementptr' 'fm_buf_V_61_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%fm_buf_V_62_addr = getelementptr [1600 x i12]* @fm_buf_V_62, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 459 'getelementptr' 'fm_buf_V_62_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%fm_buf_V_63_addr = getelementptr [1600 x i12]* @fm_buf_V_63, i64 0, i64 %zext_ln1265_12" [ResNet/net_hls.cc:52]   --->   Operation 460 'getelementptr' 'fm_buf_V_63_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %out_buf0_V_0_load to i13" [ResNet/net_hls.cc:52]   --->   Operation 461 'sext' 'sext_ln703' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%phi_ln1265 = phi i12 [ %fm_buf_V_0_load, %branch1920 ], [ %fm_buf_V_16_load, %branch1936 ], [ %fm_buf_V_32_load, %branch1952 ], [ %fm_buf_V_48_load, %branch1968 ]" [ResNet/net_hls.cc:52]   --->   Operation 462 'phi' 'phi_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i12 %phi_ln1265 to i13" [ResNet/net_hls.cc:52]   --->   Operation 463 'sext' 'sext_ln703_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.96ns)   --->   "%add_ln1192 = add nsw i13 %sext_ln703_80, %sext_ln703" [ResNet/net_hls.cc:52]   --->   Operation 464 'add' 'add_ln1192' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192, i32 12)" [ResNet/net_hls.cc:52]   --->   Operation 465 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %out_buf0_V_0_load, %phi_ln1265" [ResNet/net_hls.cc:52]   --->   Operation 466 'add' 'add_ln703' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)" [ResNet/net_hls.cc:52]   --->   Operation 467 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_316, true" [ResNet/net_hls.cc:52]   --->   Operation 468 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_315, %xor_ln786" [ResNet/net_hls.cc:52]   --->   Operation 469 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%xor_ln340_66 = xor i1 %tmp_315, %tmp_316" [ResNet/net_hls.cc:52]   --->   Operation 470 'xor' 'xor_ln340_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%xor_ln340 = xor i1 %tmp_315, true" [ResNet/net_hls.cc:52]   --->   Operation 471 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%or_ln340 = or i1 %tmp_316, %xor_ln340" [ResNet/net_hls.cc:52]   --->   Operation 472 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%select_ln340 = select i1 %xor_ln340_66, i12 2047, i12 %add_ln703" [ResNet/net_hls.cc:52]   --->   Operation 473 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703" [ResNet/net_hls.cc:52]   --->   Operation 474 'select' 'select_ln388' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_94 = select i1 %or_ln340, i12 %select_ln340, i12 %select_ln388" [ResNet/net_hls.cc:52]   --->   Operation 475 'select' 'select_ln340_94' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_89 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_94, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 476 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i23 %tmp_89 to i24" [ResNet/net_hls.cc:53]   --->   Operation 477 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_90 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_94, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 478 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i13 %tmp_90 to i24" [ResNet/net_hls.cc:53]   --->   Operation 479 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (1.09ns)   --->   "%sub_ln1118 = sub i24 %sext_ln1118, %sext_ln1118_17" [ResNet/net_hls.cc:53]   --->   Operation 480 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i24 %sub_ln1118 to i21" [ResNet/net_hls.cc:53]   --->   Operation 481 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (1.10ns)   --->   "%add_ln1192_71 = add i24 523776, %sub_ln1118" [ResNet/net_hls.cc:53]   --->   Operation 482 'add' 'add_ln1192_71' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (1.07ns)   --->   "%add_ln1192_102 = add i21 523776, %trunc_ln1192" [ResNet/net_hls.cc:53]   --->   Operation 483 'add' 'add_ln1192_102' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_71, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 484 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_71, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 485 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_71, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 486 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_71, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 487 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_319 to i12" [ResNet/net_hls.cc:53]   --->   Operation 488 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.96ns)   --->   "%add_ln415 = add i12 %trunc_ln, %zext_ln415" [ResNet/net_hls.cc:53]   --->   Operation 489 'add' 'add_ln415' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 490 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_320, true" [ResNet/net_hls.cc:53]   --->   Operation 491 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_318, %xor_ln416" [ResNet/net_hls.cc:53]   --->   Operation 492 'and' 'and_ln416' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 493 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_71, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 494 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.69ns)   --->   "%icmp_ln879 = icmp eq i3 %tmp_s, -1" [ResNet/net_hls.cc:53]   --->   Operation 495 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_54 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_71, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 496 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.88ns)   --->   "%icmp_ln879_51 = icmp eq i4 %tmp_54, -1" [ResNet/net_hls.cc:53]   --->   Operation 497 'icmp' 'icmp_ln879_51' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.88ns)   --->   "%icmp_ln768 = icmp eq i4 %tmp_54, 0" [ResNet/net_hls.cc:53]   --->   Operation 498 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_122)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_51, i1 %icmp_ln768" [ResNet/net_hls.cc:53]   --->   Operation 499 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_102, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 500 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%xor_ln779 = xor i1 %tmp_322, true" [ResNet/net_hls.cc:53]   --->   Operation 501 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [ResNet/net_hls.cc:53]   --->   Operation 502 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_51" [ResNet/net_hls.cc:53]   --->   Operation 503 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 504 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_51" [ResNet/net_hls.cc:53]   --->   Operation 504 'and' 'and_ln781' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_122)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [ResNet/net_hls.cc:53]   --->   Operation 505 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_122)   --->   "%or_ln785 = or i1 %tmp_321, %xor_ln785" [ResNet/net_hls.cc:53]   --->   Operation 506 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/1] (0.33ns)   --->   "%xor_ln785_51 = xor i1 %tmp_317, true" [ResNet/net_hls.cc:53]   --->   Operation 507 'xor' 'xor_ln785_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_122)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_51" [ResNet/net_hls.cc:53]   --->   Operation 508 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_76 = and i1 %tmp_321, %select_ln416" [ResNet/net_hls.cc:53]   --->   Operation 509 'and' 'and_ln786_76' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_77)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786_76" [ResNet/net_hls.cc:53]   --->   Operation 510 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_77)   --->   "%xor_ln786_43 = xor i1 %or_ln786, true" [ResNet/net_hls.cc:53]   --->   Operation 511 'xor' 'xor_ln786_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_77 = and i1 %tmp_317, %xor_ln786_43" [ResNet/net_hls.cc:53]   --->   Operation 512 'and' 'and_ln786_77' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_122 = or i1 %and_ln786_77, %and_ln785" [ResNet/net_hls.cc:53]   --->   Operation 513 'or' 'or_ln340_122' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%or_ln340_123 = or i1 %and_ln786_76, %xor_ln785_51" [ResNet/net_hls.cc:53]   --->   Operation 514 'or' 'or_ln340_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%or_ln340_124 = or i1 %or_ln340_123, %and_ln781" [ResNet/net_hls.cc:53]   --->   Operation 515 'or' 'or_ln340_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_122, i12 2047, i12 %add_ln415" [ResNet/net_hls.cc:53]   --->   Operation 516 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%select_ln388_33 = select i1 %and_ln786_77, i12 -2048, i12 %add_ln415" [ResNet/net_hls.cc:53]   --->   Operation 517 'select' 'select_ln388_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_95 = select i1 %or_ln340_124, i12 %select_ln340_33, i12 %select_ln388_33" [ResNet/net_hls.cc:53]   --->   Operation 518 'select' 'select_ln340_95' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 519 [1/1] (1.35ns)   --->   "store i12 %select_ln340_95, i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 519 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 520 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (1.35ns)   --->   "store i12 %select_ln340_95, i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 521 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 522 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (1.35ns)   --->   "store i12 %select_ln340_95, i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 523 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 524 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_91 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_96, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 525 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i23 %tmp_91 to i24" [ResNet/net_hls.cc:53]   --->   Operation 526 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_92 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_96, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 527 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i13 %tmp_92 to i24" [ResNet/net_hls.cc:53]   --->   Operation 528 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (1.09ns)   --->   "%sub_ln1118_1 = sub i24 %sext_ln1118_18, %sext_ln1118_19" [ResNet/net_hls.cc:53]   --->   Operation 529 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln1192_10 = trunc i24 %sub_ln1118_1 to i21" [ResNet/net_hls.cc:53]   --->   Operation 530 'trunc' 'trunc_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (1.10ns)   --->   "%add_ln1192_73 = add i24 523776, %sub_ln1118_1" [ResNet/net_hls.cc:53]   --->   Operation 531 'add' 'add_ln1192_73' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (1.07ns)   --->   "%add_ln1192_103 = add i21 523776, %trunc_ln1192_10" [ResNet/net_hls.cc:53]   --->   Operation 532 'add' 'add_ln1192_103' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_73, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 533 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_73, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 534 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_73, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 535 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_73, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 536 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln415_25 = zext i1 %tmp_327 to i12" [ResNet/net_hls.cc:53]   --->   Operation 537 'zext' 'zext_ln415_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.96ns)   --->   "%add_ln415_25 = add i12 %trunc_ln708_s, %zext_ln415_25" [ResNet/net_hls.cc:53]   --->   Operation 538 'add' 'add_ln415_25' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_25, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 539 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%xor_ln416_25 = xor i1 %tmp_328, true" [ResNet/net_hls.cc:53]   --->   Operation 540 'xor' 'xor_ln416_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_25 = and i1 %tmp_326, %xor_ln416_25" [ResNet/net_hls.cc:53]   --->   Operation 541 'and' 'and_ln416_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_25, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 542 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_55 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_73, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 543 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.69ns)   --->   "%icmp_ln879_52 = icmp eq i3 %tmp_55, -1" [ResNet/net_hls.cc:53]   --->   Operation 544 'icmp' 'icmp_ln879_52' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_56 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_73, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 545 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.88ns)   --->   "%icmp_ln879_53 = icmp eq i4 %tmp_56, -1" [ResNet/net_hls.cc:53]   --->   Operation 546 'icmp' 'icmp_ln879_53' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.88ns)   --->   "%icmp_ln768_25 = icmp eq i4 %tmp_56, 0" [ResNet/net_hls.cc:53]   --->   Operation 547 'icmp' 'icmp_ln768_25' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_53, i1 %icmp_ln768_25" [ResNet/net_hls.cc:53]   --->   Operation 548 'select' 'select_ln777_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_103, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 549 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_25 = xor i1 %tmp_330, true" [ResNet/net_hls.cc:53]   --->   Operation 550 'xor' 'xor_ln779_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_52, %xor_ln779_25" [ResNet/net_hls.cc:53]   --->   Operation 551 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_25 = select i1 %and_ln416_25, i1 %and_ln779_1, i1 %icmp_ln879_53" [ResNet/net_hls.cc:53]   --->   Operation 552 'select' 'select_ln416_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_25, %icmp_ln879_53" [ResNet/net_hls.cc:53]   --->   Operation 553 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%xor_ln785_52 = xor i1 %select_ln777_25, true" [ResNet/net_hls.cc:53]   --->   Operation 554 'xor' 'xor_ln785_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%or_ln785_25 = or i1 %tmp_329, %xor_ln785_52" [ResNet/net_hls.cc:53]   --->   Operation 555 'or' 'or_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.33ns)   --->   "%xor_ln785_53 = xor i1 %tmp_325, true" [ResNet/net_hls.cc:53]   --->   Operation 556 'xor' 'xor_ln785_53' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_53" [ResNet/net_hls.cc:53]   --->   Operation 557 'and' 'and_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_329, %select_ln416_25" [ResNet/net_hls.cc:53]   --->   Operation 558 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_79)   --->   "%or_ln786_25 = or i1 %and_ln781_1, %and_ln786_1" [ResNet/net_hls.cc:53]   --->   Operation 559 'or' 'or_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_79)   --->   "%xor_ln786_44 = xor i1 %or_ln786_25, true" [ResNet/net_hls.cc:53]   --->   Operation 560 'xor' 'xor_ln786_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_79 = and i1 %tmp_325, %xor_ln786_44" [ResNet/net_hls.cc:53]   --->   Operation 561 'and' 'and_ln786_79' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_126 = or i1 %and_ln786_79, %and_ln785_25" [ResNet/net_hls.cc:53]   --->   Operation 562 'or' 'or_ln340_126' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%or_ln340_127 = or i1 %and_ln786_1, %xor_ln785_53" [ResNet/net_hls.cc:53]   --->   Operation 563 'or' 'or_ln340_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%or_ln340_128 = or i1 %or_ln340_127, %and_ln781_1" [ResNet/net_hls.cc:53]   --->   Operation 564 'or' 'or_ln340_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_34 = select i1 %or_ln340_126, i12 2047, i12 %add_ln415_25" [ResNet/net_hls.cc:53]   --->   Operation 565 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%select_ln388_34 = select i1 %and_ln786_79, i12 -2048, i12 %add_ln415_25" [ResNet/net_hls.cc:53]   --->   Operation 566 'select' 'select_ln388_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_97 = select i1 %or_ln340_128, i12 %select_ln340_34, i12 %select_ln388_34" [ResNet/net_hls.cc:53]   --->   Operation 567 'select' 'select_ln340_97' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (1.35ns)   --->   "store i12 %select_ln340_97, i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 568 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 569 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (1.35ns)   --->   "store i12 %select_ln340_97, i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 570 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 571 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (1.35ns)   --->   "store i12 %select_ln340_97, i12* %fm_buf_V_49_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 572 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 573 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_93 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_98, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 574 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i23 %tmp_93 to i24" [ResNet/net_hls.cc:53]   --->   Operation 575 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_94 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_98, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 576 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i13 %tmp_94 to i24" [ResNet/net_hls.cc:53]   --->   Operation 577 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (1.09ns)   --->   "%sub_ln1118_2 = sub i24 %sext_ln1118_20, %sext_ln1118_21" [ResNet/net_hls.cc:53]   --->   Operation 578 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln1192_11 = trunc i24 %sub_ln1118_2 to i21" [ResNet/net_hls.cc:53]   --->   Operation 579 'trunc' 'trunc_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (1.10ns)   --->   "%add_ln1192_75 = add i24 523776, %sub_ln1118_2" [ResNet/net_hls.cc:53]   --->   Operation 580 'add' 'add_ln1192_75' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (1.07ns)   --->   "%add_ln1192_104 = add i21 523776, %trunc_ln1192_11" [ResNet/net_hls.cc:53]   --->   Operation 581 'add' 'add_ln1192_104' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_75, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 582 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_75, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 583 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_75, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 584 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_75, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 585 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln415_26 = zext i1 %tmp_335 to i12" [ResNet/net_hls.cc:53]   --->   Operation 586 'zext' 'zext_ln415_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.96ns)   --->   "%add_ln415_26 = add i12 %trunc_ln708_15, %zext_ln415_26" [ResNet/net_hls.cc:53]   --->   Operation 587 'add' 'add_ln415_26' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_26, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 588 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%xor_ln416_26 = xor i1 %tmp_336, true" [ResNet/net_hls.cc:53]   --->   Operation 589 'xor' 'xor_ln416_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_26 = and i1 %tmp_334, %xor_ln416_26" [ResNet/net_hls.cc:53]   --->   Operation 590 'and' 'and_ln416_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_26, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 591 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_75, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 592 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.69ns)   --->   "%icmp_ln879_54 = icmp eq i3 %tmp_57, -1" [ResNet/net_hls.cc:53]   --->   Operation 593 'icmp' 'icmp_ln879_54' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_58 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_75, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 594 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.88ns)   --->   "%icmp_ln879_55 = icmp eq i4 %tmp_58, -1" [ResNet/net_hls.cc:53]   --->   Operation 595 'icmp' 'icmp_ln879_55' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.88ns)   --->   "%icmp_ln768_26 = icmp eq i4 %tmp_58, 0" [ResNet/net_hls.cc:53]   --->   Operation 596 'icmp' 'icmp_ln768_26' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_130)   --->   "%select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_55, i1 %icmp_ln768_26" [ResNet/net_hls.cc:53]   --->   Operation 597 'select' 'select_ln777_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_104, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 598 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_26 = xor i1 %tmp_338, true" [ResNet/net_hls.cc:53]   --->   Operation 599 'xor' 'xor_ln779_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_54, %xor_ln779_26" [ResNet/net_hls.cc:53]   --->   Operation 600 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_26 = select i1 %and_ln416_26, i1 %and_ln779_2, i1 %icmp_ln879_55" [ResNet/net_hls.cc:53]   --->   Operation 601 'select' 'select_ln416_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_26, %icmp_ln879_55" [ResNet/net_hls.cc:53]   --->   Operation 602 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_130)   --->   "%xor_ln785_54 = xor i1 %select_ln777_26, true" [ResNet/net_hls.cc:53]   --->   Operation 603 'xor' 'xor_ln785_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_130)   --->   "%or_ln785_26 = or i1 %tmp_337, %xor_ln785_54" [ResNet/net_hls.cc:53]   --->   Operation 604 'or' 'or_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.33ns)   --->   "%xor_ln785_55 = xor i1 %tmp_333, true" [ResNet/net_hls.cc:53]   --->   Operation 605 'xor' 'xor_ln785_55' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_130)   --->   "%and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_55" [ResNet/net_hls.cc:53]   --->   Operation 606 'and' 'and_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_337, %select_ln416_26" [ResNet/net_hls.cc:53]   --->   Operation 607 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%or_ln786_26 = or i1 %and_ln781_2, %and_ln786_2" [ResNet/net_hls.cc:53]   --->   Operation 608 'or' 'or_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%xor_ln786_45 = xor i1 %or_ln786_26, true" [ResNet/net_hls.cc:53]   --->   Operation 609 'xor' 'xor_ln786_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 610 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_81 = and i1 %tmp_333, %xor_ln786_45" [ResNet/net_hls.cc:53]   --->   Operation 610 'and' 'and_ln786_81' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 611 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_130 = or i1 %and_ln786_81, %and_ln785_26" [ResNet/net_hls.cc:53]   --->   Operation 611 'or' 'or_ln340_130' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%or_ln340_131 = or i1 %and_ln786_2, %xor_ln785_55" [ResNet/net_hls.cc:53]   --->   Operation 612 'or' 'or_ln340_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%or_ln340_132 = or i1 %or_ln340_131, %and_ln781_2" [ResNet/net_hls.cc:53]   --->   Operation 613 'or' 'or_ln340_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_35 = select i1 %or_ln340_130, i12 2047, i12 %add_ln415_26" [ResNet/net_hls.cc:53]   --->   Operation 614 'select' 'select_ln340_35' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%select_ln388_36 = select i1 %and_ln786_81, i12 -2048, i12 %add_ln415_26" [ResNet/net_hls.cc:53]   --->   Operation 615 'select' 'select_ln388_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 616 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_99 = select i1 %or_ln340_132, i12 %select_ln340_35, i12 %select_ln388_36" [ResNet/net_hls.cc:53]   --->   Operation 616 'select' 'select_ln340_99' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (1.35ns)   --->   "store i12 %select_ln340_99, i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 617 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 618 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (1.35ns)   --->   "store i12 %select_ln340_99, i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 619 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 620 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (1.35ns)   --->   "store i12 %select_ln340_99, i12* %fm_buf_V_50_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 621 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 622 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_95 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_100, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 623 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i23 %tmp_95 to i24" [ResNet/net_hls.cc:53]   --->   Operation 624 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_96 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_100, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 625 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i13 %tmp_96 to i24" [ResNet/net_hls.cc:53]   --->   Operation 626 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (1.09ns)   --->   "%sub_ln1118_3 = sub i24 %sext_ln1118_22, %sext_ln1118_23" [ResNet/net_hls.cc:53]   --->   Operation 627 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln1192_12 = trunc i24 %sub_ln1118_3 to i21" [ResNet/net_hls.cc:53]   --->   Operation 628 'trunc' 'trunc_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (1.10ns)   --->   "%add_ln1192_77 = add i24 523776, %sub_ln1118_3" [ResNet/net_hls.cc:53]   --->   Operation 629 'add' 'add_ln1192_77' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (1.07ns)   --->   "%add_ln1192_105 = add i21 523776, %trunc_ln1192_12" [ResNet/net_hls.cc:53]   --->   Operation 630 'add' 'add_ln1192_105' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_77, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 631 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_77, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 632 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_77, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 633 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_77, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 634 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln415_27 = zext i1 %tmp_343 to i12" [ResNet/net_hls.cc:53]   --->   Operation 635 'zext' 'zext_ln415_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.96ns)   --->   "%add_ln415_27 = add i12 %trunc_ln708_16, %zext_ln415_27" [ResNet/net_hls.cc:53]   --->   Operation 636 'add' 'add_ln415_27' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_27, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 637 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%xor_ln416_27 = xor i1 %tmp_344, true" [ResNet/net_hls.cc:53]   --->   Operation 638 'xor' 'xor_ln416_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 639 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_27 = and i1 %tmp_342, %xor_ln416_27" [ResNet/net_hls.cc:53]   --->   Operation 639 'and' 'and_ln416_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_27, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 640 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_77, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 641 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.69ns)   --->   "%icmp_ln879_56 = icmp eq i3 %tmp_59, -1" [ResNet/net_hls.cc:53]   --->   Operation 642 'icmp' 'icmp_ln879_56' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_60 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_77, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 643 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.88ns)   --->   "%icmp_ln879_57 = icmp eq i4 %tmp_60, -1" [ResNet/net_hls.cc:53]   --->   Operation 644 'icmp' 'icmp_ln879_57' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.88ns)   --->   "%icmp_ln768_27 = icmp eq i4 %tmp_60, 0" [ResNet/net_hls.cc:53]   --->   Operation 645 'icmp' 'icmp_ln768_27' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_134)   --->   "%select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_57, i1 %icmp_ln768_27" [ResNet/net_hls.cc:53]   --->   Operation 646 'select' 'select_ln777_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_105, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 647 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_27 = xor i1 %tmp_346, true" [ResNet/net_hls.cc:53]   --->   Operation 648 'xor' 'xor_ln779_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_56, %xor_ln779_27" [ResNet/net_hls.cc:53]   --->   Operation 649 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_27 = select i1 %and_ln416_27, i1 %and_ln779_3, i1 %icmp_ln879_57" [ResNet/net_hls.cc:53]   --->   Operation 650 'select' 'select_ln416_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 651 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_27, %icmp_ln879_57" [ResNet/net_hls.cc:53]   --->   Operation 651 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_134)   --->   "%xor_ln785_56 = xor i1 %select_ln777_27, true" [ResNet/net_hls.cc:53]   --->   Operation 652 'xor' 'xor_ln785_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_134)   --->   "%or_ln785_27 = or i1 %tmp_345, %xor_ln785_56" [ResNet/net_hls.cc:53]   --->   Operation 653 'or' 'or_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (0.33ns)   --->   "%xor_ln785_57 = xor i1 %tmp_341, true" [ResNet/net_hls.cc:53]   --->   Operation 654 'xor' 'xor_ln785_57' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_134)   --->   "%and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_57" [ResNet/net_hls.cc:53]   --->   Operation 655 'and' 'and_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 656 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_345, %select_ln416_27" [ResNet/net_hls.cc:53]   --->   Operation 656 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_83)   --->   "%or_ln786_27 = or i1 %and_ln781_3, %and_ln786_3" [ResNet/net_hls.cc:53]   --->   Operation 657 'or' 'or_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_83)   --->   "%xor_ln786_46 = xor i1 %or_ln786_27, true" [ResNet/net_hls.cc:53]   --->   Operation 658 'xor' 'xor_ln786_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 659 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_83 = and i1 %tmp_341, %xor_ln786_46" [ResNet/net_hls.cc:53]   --->   Operation 659 'and' 'and_ln786_83' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_134 = or i1 %and_ln786_83, %and_ln785_27" [ResNet/net_hls.cc:53]   --->   Operation 660 'or' 'or_ln340_134' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%or_ln340_135 = or i1 %and_ln786_3, %xor_ln785_57" [ResNet/net_hls.cc:53]   --->   Operation 661 'or' 'or_ln340_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%or_ln340_136 = or i1 %or_ln340_135, %and_ln781_3" [ResNet/net_hls.cc:53]   --->   Operation 662 'or' 'or_ln340_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_36 = select i1 %or_ln340_134, i12 2047, i12 %add_ln415_27" [ResNet/net_hls.cc:53]   --->   Operation 663 'select' 'select_ln340_36' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%select_ln388_37 = select i1 %and_ln786_83, i12 -2048, i12 %add_ln415_27" [ResNet/net_hls.cc:53]   --->   Operation 664 'select' 'select_ln388_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 665 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_101 = select i1 %or_ln340_136, i12 %select_ln340_36, i12 %select_ln388_37" [ResNet/net_hls.cc:53]   --->   Operation 665 'select' 'select_ln340_101' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (1.35ns)   --->   "store i12 %select_ln340_101, i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 666 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 667 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (1.35ns)   --->   "store i12 %select_ln340_101, i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 668 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 669 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (1.35ns)   --->   "store i12 %select_ln340_101, i12* %fm_buf_V_51_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 670 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 671 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_97 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_102, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 672 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i23 %tmp_97 to i24" [ResNet/net_hls.cc:53]   --->   Operation 673 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_98 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_102, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 674 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i13 %tmp_98 to i24" [ResNet/net_hls.cc:53]   --->   Operation 675 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (1.09ns)   --->   "%sub_ln1118_4 = sub i24 %sext_ln1118_24, %sext_ln1118_25" [ResNet/net_hls.cc:53]   --->   Operation 676 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln1192_13 = trunc i24 %sub_ln1118_4 to i21" [ResNet/net_hls.cc:53]   --->   Operation 677 'trunc' 'trunc_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (1.10ns)   --->   "%add_ln1192_79 = add i24 523776, %sub_ln1118_4" [ResNet/net_hls.cc:53]   --->   Operation 678 'add' 'add_ln1192_79' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 679 [1/1] (1.07ns)   --->   "%add_ln1192_106 = add i21 523776, %trunc_ln1192_13" [ResNet/net_hls.cc:53]   --->   Operation 679 'add' 'add_ln1192_106' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_79, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 680 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_79, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 681 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_79, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 682 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_79, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 683 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln415_28 = zext i1 %tmp_351 to i12" [ResNet/net_hls.cc:53]   --->   Operation 684 'zext' 'zext_ln415_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.96ns)   --->   "%add_ln415_28 = add i12 %trunc_ln708_17, %zext_ln415_28" [ResNet/net_hls.cc:53]   --->   Operation 685 'add' 'add_ln415_28' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_28, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 686 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%xor_ln416_28 = xor i1 %tmp_352, true" [ResNet/net_hls.cc:53]   --->   Operation 687 'xor' 'xor_ln416_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 688 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_28 = and i1 %tmp_350, %xor_ln416_28" [ResNet/net_hls.cc:53]   --->   Operation 688 'and' 'and_ln416_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_28, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 689 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_61 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_79, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 690 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.69ns)   --->   "%icmp_ln879_58 = icmp eq i3 %tmp_61, -1" [ResNet/net_hls.cc:53]   --->   Operation 691 'icmp' 'icmp_ln879_58' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_62 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_79, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 692 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.88ns)   --->   "%icmp_ln879_59 = icmp eq i4 %tmp_62, -1" [ResNet/net_hls.cc:53]   --->   Operation 693 'icmp' 'icmp_ln879_59' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 694 [1/1] (0.88ns)   --->   "%icmp_ln768_28 = icmp eq i4 %tmp_62, 0" [ResNet/net_hls.cc:53]   --->   Operation 694 'icmp' 'icmp_ln768_28' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_138)   --->   "%select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_59, i1 %icmp_ln768_28" [ResNet/net_hls.cc:53]   --->   Operation 695 'select' 'select_ln777_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_106, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 696 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_28 = xor i1 %tmp_354, true" [ResNet/net_hls.cc:53]   --->   Operation 697 'xor' 'xor_ln779_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_58, %xor_ln779_28" [ResNet/net_hls.cc:53]   --->   Operation 698 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_28 = select i1 %and_ln416_28, i1 %and_ln779_4, i1 %icmp_ln879_59" [ResNet/net_hls.cc:53]   --->   Operation 699 'select' 'select_ln416_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_28, %icmp_ln879_59" [ResNet/net_hls.cc:53]   --->   Operation 700 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_138)   --->   "%xor_ln785_58 = xor i1 %select_ln777_28, true" [ResNet/net_hls.cc:53]   --->   Operation 701 'xor' 'xor_ln785_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_138)   --->   "%or_ln785_28 = or i1 %tmp_353, %xor_ln785_58" [ResNet/net_hls.cc:53]   --->   Operation 702 'or' 'or_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 703 [1/1] (0.33ns)   --->   "%xor_ln785_59 = xor i1 %tmp_349, true" [ResNet/net_hls.cc:53]   --->   Operation 703 'xor' 'xor_ln785_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_138)   --->   "%and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_59" [ResNet/net_hls.cc:53]   --->   Operation 704 'and' 'and_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_353, %select_ln416_28" [ResNet/net_hls.cc:53]   --->   Operation 705 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_85)   --->   "%or_ln786_28 = or i1 %and_ln781_4, %and_ln786_4" [ResNet/net_hls.cc:53]   --->   Operation 706 'or' 'or_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_85)   --->   "%xor_ln786_47 = xor i1 %or_ln786_28, true" [ResNet/net_hls.cc:53]   --->   Operation 707 'xor' 'xor_ln786_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_85 = and i1 %tmp_349, %xor_ln786_47" [ResNet/net_hls.cc:53]   --->   Operation 708 'and' 'and_ln786_85' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_138 = or i1 %and_ln786_85, %and_ln785_28" [ResNet/net_hls.cc:53]   --->   Operation 709 'or' 'or_ln340_138' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%or_ln340_139 = or i1 %and_ln786_4, %xor_ln785_59" [ResNet/net_hls.cc:53]   --->   Operation 710 'or' 'or_ln340_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%or_ln340_140 = or i1 %or_ln340_139, %and_ln781_4" [ResNet/net_hls.cc:53]   --->   Operation 711 'or' 'or_ln340_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_37 = select i1 %or_ln340_138, i12 2047, i12 %add_ln415_28" [ResNet/net_hls.cc:53]   --->   Operation 712 'select' 'select_ln340_37' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%select_ln388_38 = select i1 %and_ln786_85, i12 -2048, i12 %add_ln415_28" [ResNet/net_hls.cc:53]   --->   Operation 713 'select' 'select_ln388_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 714 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_103 = select i1 %or_ln340_140, i12 %select_ln340_37, i12 %select_ln388_38" [ResNet/net_hls.cc:53]   --->   Operation 714 'select' 'select_ln340_103' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (1.35ns)   --->   "store i12 %select_ln340_103, i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 715 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 716 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (1.35ns)   --->   "store i12 %select_ln340_103, i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 717 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 718 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (1.35ns)   --->   "store i12 %select_ln340_103, i12* %fm_buf_V_52_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 719 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 720 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_99 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_104, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 721 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i23 %tmp_99 to i24" [ResNet/net_hls.cc:53]   --->   Operation 722 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_100 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_104, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 723 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i13 %tmp_100 to i24" [ResNet/net_hls.cc:53]   --->   Operation 724 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 725 [1/1] (1.09ns)   --->   "%sub_ln1118_5 = sub i24 %sext_ln1118_26, %sext_ln1118_27" [ResNet/net_hls.cc:53]   --->   Operation 725 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln1192_14 = trunc i24 %sub_ln1118_5 to i21" [ResNet/net_hls.cc:53]   --->   Operation 726 'trunc' 'trunc_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (1.10ns)   --->   "%add_ln1192_81 = add i24 523776, %sub_ln1118_5" [ResNet/net_hls.cc:53]   --->   Operation 727 'add' 'add_ln1192_81' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 728 [1/1] (1.07ns)   --->   "%add_ln1192_107 = add i21 523776, %trunc_ln1192_14" [ResNet/net_hls.cc:53]   --->   Operation 728 'add' 'add_ln1192_107' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_81, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 729 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_81, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 730 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_81, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 731 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_81, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 732 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln415_29 = zext i1 %tmp_359 to i12" [ResNet/net_hls.cc:53]   --->   Operation 733 'zext' 'zext_ln415_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.96ns)   --->   "%add_ln415_29 = add i12 %trunc_ln708_18, %zext_ln415_29" [ResNet/net_hls.cc:53]   --->   Operation 734 'add' 'add_ln415_29' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_29, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 735 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%xor_ln416_29 = xor i1 %tmp_360, true" [ResNet/net_hls.cc:53]   --->   Operation 736 'xor' 'xor_ln416_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_29 = and i1 %tmp_358, %xor_ln416_29" [ResNet/net_hls.cc:53]   --->   Operation 737 'and' 'and_ln416_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_29, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 738 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_81, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 739 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.69ns)   --->   "%icmp_ln879_60 = icmp eq i3 %tmp_63, -1" [ResNet/net_hls.cc:53]   --->   Operation 740 'icmp' 'icmp_ln879_60' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_64 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_81, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 741 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 742 [1/1] (0.88ns)   --->   "%icmp_ln879_61 = icmp eq i4 %tmp_64, -1" [ResNet/net_hls.cc:53]   --->   Operation 742 'icmp' 'icmp_ln879_61' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 743 [1/1] (0.88ns)   --->   "%icmp_ln768_29 = icmp eq i4 %tmp_64, 0" [ResNet/net_hls.cc:53]   --->   Operation 743 'icmp' 'icmp_ln768_29' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_142)   --->   "%select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_61, i1 %icmp_ln768_29" [ResNet/net_hls.cc:53]   --->   Operation 744 'select' 'select_ln777_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_107, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 745 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_29 = xor i1 %tmp_362, true" [ResNet/net_hls.cc:53]   --->   Operation 746 'xor' 'xor_ln779_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %icmp_ln879_60, %xor_ln779_29" [ResNet/net_hls.cc:53]   --->   Operation 747 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_29 = select i1 %and_ln416_29, i1 %and_ln779_5, i1 %icmp_ln879_61" [ResNet/net_hls.cc:53]   --->   Operation 748 'select' 'select_ln416_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 749 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_29, %icmp_ln879_61" [ResNet/net_hls.cc:53]   --->   Operation 749 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_142)   --->   "%xor_ln785_60 = xor i1 %select_ln777_29, true" [ResNet/net_hls.cc:53]   --->   Operation 750 'xor' 'xor_ln785_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_142)   --->   "%or_ln785_29 = or i1 %tmp_361, %xor_ln785_60" [ResNet/net_hls.cc:53]   --->   Operation 751 'or' 'or_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 752 [1/1] (0.33ns)   --->   "%xor_ln785_61 = xor i1 %tmp_357, true" [ResNet/net_hls.cc:53]   --->   Operation 752 'xor' 'xor_ln785_61' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_142)   --->   "%and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_61" [ResNet/net_hls.cc:53]   --->   Operation 753 'and' 'and_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_361, %select_ln416_29" [ResNet/net_hls.cc:53]   --->   Operation 754 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%or_ln786_29 = or i1 %and_ln781_5, %and_ln786_5" [ResNet/net_hls.cc:53]   --->   Operation 755 'or' 'or_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%xor_ln786_48 = xor i1 %or_ln786_29, true" [ResNet/net_hls.cc:53]   --->   Operation 756 'xor' 'xor_ln786_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_87 = and i1 %tmp_357, %xor_ln786_48" [ResNet/net_hls.cc:53]   --->   Operation 757 'and' 'and_ln786_87' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 758 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_142 = or i1 %and_ln786_87, %and_ln785_29" [ResNet/net_hls.cc:53]   --->   Operation 758 'or' 'or_ln340_142' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%or_ln340_143 = or i1 %and_ln786_5, %xor_ln785_61" [ResNet/net_hls.cc:53]   --->   Operation 759 'or' 'or_ln340_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%or_ln340_144 = or i1 %or_ln340_143, %and_ln781_5" [ResNet/net_hls.cc:53]   --->   Operation 760 'or' 'or_ln340_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340_142, i12 2047, i12 %add_ln415_29" [ResNet/net_hls.cc:53]   --->   Operation 761 'select' 'select_ln340_38' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%select_ln388_39 = select i1 %and_ln786_87, i12 -2048, i12 %add_ln415_29" [ResNet/net_hls.cc:53]   --->   Operation 762 'select' 'select_ln388_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 763 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_105 = select i1 %or_ln340_144, i12 %select_ln340_38, i12 %select_ln388_39" [ResNet/net_hls.cc:53]   --->   Operation 763 'select' 'select_ln340_105' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 764 [1/1] (1.35ns)   --->   "store i12 %select_ln340_105, i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 764 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 765 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 765 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 766 [1/1] (1.35ns)   --->   "store i12 %select_ln340_105, i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 766 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 767 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (1.35ns)   --->   "store i12 %select_ln340_105, i12* %fm_buf_V_53_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 768 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 769 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_101 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_106, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 770 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i23 %tmp_101 to i24" [ResNet/net_hls.cc:53]   --->   Operation 771 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_102 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_106, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 772 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i13 %tmp_102 to i24" [ResNet/net_hls.cc:53]   --->   Operation 773 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 774 [1/1] (1.09ns)   --->   "%sub_ln1118_6 = sub i24 %sext_ln1118_28, %sext_ln1118_29" [ResNet/net_hls.cc:53]   --->   Operation 774 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln1192_15 = trunc i24 %sub_ln1118_6 to i21" [ResNet/net_hls.cc:53]   --->   Operation 775 'trunc' 'trunc_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 776 [1/1] (1.10ns)   --->   "%add_ln1192_83 = add i24 523776, %sub_ln1118_6" [ResNet/net_hls.cc:53]   --->   Operation 776 'add' 'add_ln1192_83' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (1.07ns)   --->   "%add_ln1192_108 = add i21 523776, %trunc_ln1192_15" [ResNet/net_hls.cc:53]   --->   Operation 777 'add' 'add_ln1192_108' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_83, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 778 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_83, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 779 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_83, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 780 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_83, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 781 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln415_30 = zext i1 %tmp_367 to i12" [ResNet/net_hls.cc:53]   --->   Operation 782 'zext' 'zext_ln415_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.96ns)   --->   "%add_ln415_30 = add i12 %trunc_ln708_19, %zext_ln415_30" [ResNet/net_hls.cc:53]   --->   Operation 783 'add' 'add_ln415_30' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_30, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 784 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%xor_ln416_30 = xor i1 %tmp_368, true" [ResNet/net_hls.cc:53]   --->   Operation 785 'xor' 'xor_ln416_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 786 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_30 = and i1 %tmp_366, %xor_ln416_30" [ResNet/net_hls.cc:53]   --->   Operation 786 'and' 'and_ln416_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_30, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 787 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_65 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_83, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 788 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (0.69ns)   --->   "%icmp_ln879_62 = icmp eq i3 %tmp_65, -1" [ResNet/net_hls.cc:53]   --->   Operation 789 'icmp' 'icmp_ln879_62' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_66 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_83, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 790 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (0.88ns)   --->   "%icmp_ln879_63 = icmp eq i4 %tmp_66, -1" [ResNet/net_hls.cc:53]   --->   Operation 791 'icmp' 'icmp_ln879_63' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 792 [1/1] (0.88ns)   --->   "%icmp_ln768_30 = icmp eq i4 %tmp_66, 0" [ResNet/net_hls.cc:53]   --->   Operation 792 'icmp' 'icmp_ln768_30' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_63, i1 %icmp_ln768_30" [ResNet/net_hls.cc:53]   --->   Operation 793 'select' 'select_ln777_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_108, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 794 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_30 = xor i1 %tmp_370, true" [ResNet/net_hls.cc:53]   --->   Operation 795 'xor' 'xor_ln779_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %icmp_ln879_62, %xor_ln779_30" [ResNet/net_hls.cc:53]   --->   Operation 796 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_30 = select i1 %and_ln416_30, i1 %and_ln779_6, i1 %icmp_ln879_63" [ResNet/net_hls.cc:53]   --->   Operation 797 'select' 'select_ln416_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 798 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_30, %icmp_ln879_63" [ResNet/net_hls.cc:53]   --->   Operation 798 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%xor_ln785_62 = xor i1 %select_ln777_30, true" [ResNet/net_hls.cc:53]   --->   Operation 799 'xor' 'xor_ln785_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%or_ln785_30 = or i1 %tmp_369, %xor_ln785_62" [ResNet/net_hls.cc:53]   --->   Operation 800 'or' 'or_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.33ns)   --->   "%xor_ln785_63 = xor i1 %tmp_365, true" [ResNet/net_hls.cc:53]   --->   Operation 801 'xor' 'xor_ln785_63' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_63" [ResNet/net_hls.cc:53]   --->   Operation 802 'and' 'and_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 803 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_369, %select_ln416_30" [ResNet/net_hls.cc:53]   --->   Operation 803 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_89)   --->   "%or_ln786_30 = or i1 %and_ln781_6, %and_ln786_6" [ResNet/net_hls.cc:53]   --->   Operation 804 'or' 'or_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_89)   --->   "%xor_ln786_49 = xor i1 %or_ln786_30, true" [ResNet/net_hls.cc:53]   --->   Operation 805 'xor' 'xor_ln786_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_89 = and i1 %tmp_365, %xor_ln786_49" [ResNet/net_hls.cc:53]   --->   Operation 806 'and' 'and_ln786_89' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 807 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_146 = or i1 %and_ln786_89, %and_ln785_30" [ResNet/net_hls.cc:53]   --->   Operation 807 'or' 'or_ln340_146' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%or_ln340_147 = or i1 %and_ln786_6, %xor_ln785_63" [ResNet/net_hls.cc:53]   --->   Operation 808 'or' 'or_ln340_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%or_ln340_148 = or i1 %or_ln340_147, %and_ln781_6" [ResNet/net_hls.cc:53]   --->   Operation 809 'or' 'or_ln340_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_39 = select i1 %or_ln340_146, i12 2047, i12 %add_ln415_30" [ResNet/net_hls.cc:53]   --->   Operation 810 'select' 'select_ln340_39' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%select_ln388_40 = select i1 %and_ln786_89, i12 -2048, i12 %add_ln415_30" [ResNet/net_hls.cc:53]   --->   Operation 811 'select' 'select_ln388_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_107 = select i1 %or_ln340_148, i12 %select_ln340_39, i12 %select_ln388_40" [ResNet/net_hls.cc:53]   --->   Operation 812 'select' 'select_ln340_107' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (1.35ns)   --->   "store i12 %select_ln340_107, i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 813 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 814 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 814 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (1.35ns)   --->   "store i12 %select_ln340_107, i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 815 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 816 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 816 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (1.35ns)   --->   "store i12 %select_ln340_107, i12* %fm_buf_V_54_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 817 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 818 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_103 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_108, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 819 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i23 %tmp_103 to i24" [ResNet/net_hls.cc:53]   --->   Operation 820 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_104 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_108, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 821 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i13 %tmp_104 to i24" [ResNet/net_hls.cc:53]   --->   Operation 822 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 823 [1/1] (1.09ns)   --->   "%sub_ln1118_7 = sub i24 %sext_ln1118_30, %sext_ln1118_31" [ResNet/net_hls.cc:53]   --->   Operation 823 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln1192_16 = trunc i24 %sub_ln1118_7 to i21" [ResNet/net_hls.cc:53]   --->   Operation 824 'trunc' 'trunc_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (1.10ns)   --->   "%add_ln1192_85 = add i24 523776, %sub_ln1118_7" [ResNet/net_hls.cc:53]   --->   Operation 825 'add' 'add_ln1192_85' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 826 [1/1] (1.07ns)   --->   "%add_ln1192_109 = add i21 523776, %trunc_ln1192_16" [ResNet/net_hls.cc:53]   --->   Operation 826 'add' 'add_ln1192_109' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_85, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 827 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_85, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 828 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_85, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 829 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_85, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 830 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln415_31 = zext i1 %tmp_375 to i12" [ResNet/net_hls.cc:53]   --->   Operation 831 'zext' 'zext_ln415_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 832 [1/1] (0.96ns)   --->   "%add_ln415_31 = add i12 %trunc_ln708_20, %zext_ln415_31" [ResNet/net_hls.cc:53]   --->   Operation 832 'add' 'add_ln415_31' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_31, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 833 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%xor_ln416_31 = xor i1 %tmp_376, true" [ResNet/net_hls.cc:53]   --->   Operation 834 'xor' 'xor_ln416_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 835 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_31 = and i1 %tmp_374, %xor_ln416_31" [ResNet/net_hls.cc:53]   --->   Operation 835 'and' 'and_ln416_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_31, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 836 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_67 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_85, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 837 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.69ns)   --->   "%icmp_ln879_64 = icmp eq i3 %tmp_67, -1" [ResNet/net_hls.cc:53]   --->   Operation 838 'icmp' 'icmp_ln879_64' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_68 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_85, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 839 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.88ns)   --->   "%icmp_ln879_65 = icmp eq i4 %tmp_68, -1" [ResNet/net_hls.cc:53]   --->   Operation 840 'icmp' 'icmp_ln879_65' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 841 [1/1] (0.88ns)   --->   "%icmp_ln768_31 = icmp eq i4 %tmp_68, 0" [ResNet/net_hls.cc:53]   --->   Operation 841 'icmp' 'icmp_ln768_31' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_150)   --->   "%select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_65, i1 %icmp_ln768_31" [ResNet/net_hls.cc:53]   --->   Operation 842 'select' 'select_ln777_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_109, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 843 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_31 = xor i1 %tmp_378, true" [ResNet/net_hls.cc:53]   --->   Operation 844 'xor' 'xor_ln779_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %icmp_ln879_64, %xor_ln779_31" [ResNet/net_hls.cc:53]   --->   Operation 845 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_31 = select i1 %and_ln416_31, i1 %and_ln779_7, i1 %icmp_ln879_65" [ResNet/net_hls.cc:53]   --->   Operation 846 'select' 'select_ln416_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 847 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_31, %icmp_ln879_65" [ResNet/net_hls.cc:53]   --->   Operation 847 'and' 'and_ln781_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_150)   --->   "%xor_ln785_64 = xor i1 %select_ln777_31, true" [ResNet/net_hls.cc:53]   --->   Operation 848 'xor' 'xor_ln785_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_150)   --->   "%or_ln785_31 = or i1 %tmp_377, %xor_ln785_64" [ResNet/net_hls.cc:53]   --->   Operation 849 'or' 'or_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.33ns)   --->   "%xor_ln785_65 = xor i1 %tmp_373, true" [ResNet/net_hls.cc:53]   --->   Operation 850 'xor' 'xor_ln785_65' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_150)   --->   "%and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_65" [ResNet/net_hls.cc:53]   --->   Operation 851 'and' 'and_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_377, %select_ln416_31" [ResNet/net_hls.cc:53]   --->   Operation 852 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_91)   --->   "%or_ln786_31 = or i1 %and_ln781_7, %and_ln786_7" [ResNet/net_hls.cc:53]   --->   Operation 853 'or' 'or_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_91)   --->   "%xor_ln786_50 = xor i1 %or_ln786_31, true" [ResNet/net_hls.cc:53]   --->   Operation 854 'xor' 'xor_ln786_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 855 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_91 = and i1 %tmp_373, %xor_ln786_50" [ResNet/net_hls.cc:53]   --->   Operation 855 'and' 'and_ln786_91' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 856 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_150 = or i1 %and_ln786_91, %and_ln785_31" [ResNet/net_hls.cc:53]   --->   Operation 856 'or' 'or_ln340_150' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%or_ln340_151 = or i1 %and_ln786_7, %xor_ln785_65" [ResNet/net_hls.cc:53]   --->   Operation 857 'or' 'or_ln340_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%or_ln340_152 = or i1 %or_ln340_151, %and_ln781_7" [ResNet/net_hls.cc:53]   --->   Operation 858 'or' 'or_ln340_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 859 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_40 = select i1 %or_ln340_150, i12 2047, i12 %add_ln415_31" [ResNet/net_hls.cc:53]   --->   Operation 859 'select' 'select_ln340_40' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%select_ln388_41 = select i1 %and_ln786_91, i12 -2048, i12 %add_ln415_31" [ResNet/net_hls.cc:53]   --->   Operation 860 'select' 'select_ln388_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_109 = select i1 %or_ln340_152, i12 %select_ln340_40, i12 %select_ln388_41" [ResNet/net_hls.cc:53]   --->   Operation 861 'select' 'select_ln340_109' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (1.35ns)   --->   "store i12 %select_ln340_109, i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 862 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 863 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 863 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 864 [1/1] (1.35ns)   --->   "store i12 %select_ln340_109, i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 864 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 865 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (1.35ns)   --->   "store i12 %select_ln340_109, i12* %fm_buf_V_55_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 866 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 867 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_105 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_110, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 868 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i23 %tmp_105 to i24" [ResNet/net_hls.cc:53]   --->   Operation 869 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_106 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_110, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 870 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i13 %tmp_106 to i24" [ResNet/net_hls.cc:53]   --->   Operation 871 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (1.09ns)   --->   "%sub_ln1118_8 = sub i24 %sext_ln1118_32, %sext_ln1118_33" [ResNet/net_hls.cc:53]   --->   Operation 872 'sub' 'sub_ln1118_8' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln1192_17 = trunc i24 %sub_ln1118_8 to i21" [ResNet/net_hls.cc:53]   --->   Operation 873 'trunc' 'trunc_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 874 [1/1] (1.10ns)   --->   "%add_ln1192_87 = add i24 523776, %sub_ln1118_8" [ResNet/net_hls.cc:53]   --->   Operation 874 'add' 'add_ln1192_87' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 875 [1/1] (1.07ns)   --->   "%add_ln1192_110 = add i21 523776, %trunc_ln1192_17" [ResNet/net_hls.cc:53]   --->   Operation 875 'add' 'add_ln1192_110' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_87, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 876 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_87, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 877 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_87, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 878 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_87, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 879 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln415_32 = zext i1 %tmp_383 to i12" [ResNet/net_hls.cc:53]   --->   Operation 880 'zext' 'zext_ln415_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (0.96ns)   --->   "%add_ln415_32 = add i12 %trunc_ln708_21, %zext_ln415_32" [ResNet/net_hls.cc:53]   --->   Operation 881 'add' 'add_ln415_32' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_32, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 882 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%xor_ln416_32 = xor i1 %tmp_384, true" [ResNet/net_hls.cc:53]   --->   Operation 883 'xor' 'xor_ln416_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_32 = and i1 %tmp_382, %xor_ln416_32" [ResNet/net_hls.cc:53]   --->   Operation 884 'and' 'and_ln416_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_32, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 885 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_69 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_87, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 886 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.69ns)   --->   "%icmp_ln879_66 = icmp eq i3 %tmp_69, -1" [ResNet/net_hls.cc:53]   --->   Operation 887 'icmp' 'icmp_ln879_66' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_87, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 888 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.88ns)   --->   "%icmp_ln879_67 = icmp eq i4 %tmp_70, -1" [ResNet/net_hls.cc:53]   --->   Operation 889 'icmp' 'icmp_ln879_67' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 890 [1/1] (0.88ns)   --->   "%icmp_ln768_32 = icmp eq i4 %tmp_70, 0" [ResNet/net_hls.cc:53]   --->   Operation 890 'icmp' 'icmp_ln768_32' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_154)   --->   "%select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_67, i1 %icmp_ln768_32" [ResNet/net_hls.cc:53]   --->   Operation 891 'select' 'select_ln777_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_110, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 892 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_32 = xor i1 %tmp_386, true" [ResNet/net_hls.cc:53]   --->   Operation 893 'xor' 'xor_ln779_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %icmp_ln879_66, %xor_ln779_32" [ResNet/net_hls.cc:53]   --->   Operation 894 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_32 = select i1 %and_ln416_32, i1 %and_ln779_8, i1 %icmp_ln879_67" [ResNet/net_hls.cc:53]   --->   Operation 895 'select' 'select_ln416_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 896 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_32, %icmp_ln879_67" [ResNet/net_hls.cc:53]   --->   Operation 896 'and' 'and_ln781_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_154)   --->   "%xor_ln785_66 = xor i1 %select_ln777_32, true" [ResNet/net_hls.cc:53]   --->   Operation 897 'xor' 'xor_ln785_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_154)   --->   "%or_ln785_32 = or i1 %tmp_385, %xor_ln785_66" [ResNet/net_hls.cc:53]   --->   Operation 898 'or' 'or_ln785_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.33ns)   --->   "%xor_ln785_67 = xor i1 %tmp_381, true" [ResNet/net_hls.cc:53]   --->   Operation 899 'xor' 'xor_ln785_67' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_154)   --->   "%and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_67" [ResNet/net_hls.cc:53]   --->   Operation 900 'and' 'and_ln785_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_385, %select_ln416_32" [ResNet/net_hls.cc:53]   --->   Operation 901 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%or_ln786_32 = or i1 %and_ln781_8, %and_ln786_8" [ResNet/net_hls.cc:53]   --->   Operation 902 'or' 'or_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%xor_ln786_51 = xor i1 %or_ln786_32, true" [ResNet/net_hls.cc:53]   --->   Operation 903 'xor' 'xor_ln786_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 904 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_93 = and i1 %tmp_381, %xor_ln786_51" [ResNet/net_hls.cc:53]   --->   Operation 904 'and' 'and_ln786_93' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 905 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_154 = or i1 %and_ln786_93, %and_ln785_32" [ResNet/net_hls.cc:53]   --->   Operation 905 'or' 'or_ln340_154' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%or_ln340_155 = or i1 %and_ln786_8, %xor_ln785_67" [ResNet/net_hls.cc:53]   --->   Operation 906 'or' 'or_ln340_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%or_ln340_156 = or i1 %or_ln340_155, %and_ln781_8" [ResNet/net_hls.cc:53]   --->   Operation 907 'or' 'or_ln340_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_41 = select i1 %or_ln340_154, i12 2047, i12 %add_ln415_32" [ResNet/net_hls.cc:53]   --->   Operation 908 'select' 'select_ln340_41' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%select_ln388_42 = select i1 %and_ln786_93, i12 -2048, i12 %add_ln415_32" [ResNet/net_hls.cc:53]   --->   Operation 909 'select' 'select_ln388_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_111 = select i1 %or_ln340_156, i12 %select_ln340_41, i12 %select_ln388_42" [ResNet/net_hls.cc:53]   --->   Operation 910 'select' 'select_ln340_111' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 911 [1/1] (1.35ns)   --->   "store i12 %select_ln340_111, i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 911 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 912 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 913 [1/1] (1.35ns)   --->   "store i12 %select_ln340_111, i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 913 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 914 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (1.35ns)   --->   "store i12 %select_ln340_111, i12* %fm_buf_V_56_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 915 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 916 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_107 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_112, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 917 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i23 %tmp_107 to i24" [ResNet/net_hls.cc:53]   --->   Operation 918 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_108 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_112, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 919 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i13 %tmp_108 to i24" [ResNet/net_hls.cc:53]   --->   Operation 920 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (1.09ns)   --->   "%sub_ln1118_9 = sub i24 %sext_ln1118_34, %sext_ln1118_35" [ResNet/net_hls.cc:53]   --->   Operation 921 'sub' 'sub_ln1118_9' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln1192_18 = trunc i24 %sub_ln1118_9 to i21" [ResNet/net_hls.cc:53]   --->   Operation 922 'trunc' 'trunc_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (1.10ns)   --->   "%add_ln1192_89 = add i24 523776, %sub_ln1118_9" [ResNet/net_hls.cc:53]   --->   Operation 923 'add' 'add_ln1192_89' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (1.07ns)   --->   "%add_ln1192_111 = add i21 523776, %trunc_ln1192_18" [ResNet/net_hls.cc:53]   --->   Operation 924 'add' 'add_ln1192_111' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_89, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 925 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_89, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 926 'partselect' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_89, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 927 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_89, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 928 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln415_33 = zext i1 %tmp_391 to i12" [ResNet/net_hls.cc:53]   --->   Operation 929 'zext' 'zext_ln415_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 930 [1/1] (0.96ns)   --->   "%add_ln415_33 = add i12 %trunc_ln708_22, %zext_ln415_33" [ResNet/net_hls.cc:53]   --->   Operation 930 'add' 'add_ln415_33' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_33, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 931 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%xor_ln416_33 = xor i1 %tmp_392, true" [ResNet/net_hls.cc:53]   --->   Operation 932 'xor' 'xor_ln416_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 933 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_33 = and i1 %tmp_390, %xor_ln416_33" [ResNet/net_hls.cc:53]   --->   Operation 933 'and' 'and_ln416_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_33, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 934 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_71 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_89, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 935 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.69ns)   --->   "%icmp_ln879_68 = icmp eq i3 %tmp_71, -1" [ResNet/net_hls.cc:53]   --->   Operation 936 'icmp' 'icmp_ln879_68' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_72 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_89, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 937 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 938 [1/1] (0.88ns)   --->   "%icmp_ln879_69 = icmp eq i4 %tmp_72, -1" [ResNet/net_hls.cc:53]   --->   Operation 938 'icmp' 'icmp_ln879_69' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 939 [1/1] (0.88ns)   --->   "%icmp_ln768_33 = icmp eq i4 %tmp_72, 0" [ResNet/net_hls.cc:53]   --->   Operation 939 'icmp' 'icmp_ln768_33' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_158)   --->   "%select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_69, i1 %icmp_ln768_33" [ResNet/net_hls.cc:53]   --->   Operation 940 'select' 'select_ln777_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_111, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 941 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_33 = xor i1 %tmp_394, true" [ResNet/net_hls.cc:53]   --->   Operation 942 'xor' 'xor_ln779_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %icmp_ln879_68, %xor_ln779_33" [ResNet/net_hls.cc:53]   --->   Operation 943 'and' 'and_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_33 = select i1 %and_ln416_33, i1 %and_ln779_9, i1 %icmp_ln879_69" [ResNet/net_hls.cc:53]   --->   Operation 944 'select' 'select_ln416_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 945 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_33, %icmp_ln879_69" [ResNet/net_hls.cc:53]   --->   Operation 945 'and' 'and_ln781_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_158)   --->   "%xor_ln785_68 = xor i1 %select_ln777_33, true" [ResNet/net_hls.cc:53]   --->   Operation 946 'xor' 'xor_ln785_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_158)   --->   "%or_ln785_33 = or i1 %tmp_393, %xor_ln785_68" [ResNet/net_hls.cc:53]   --->   Operation 947 'or' 'or_ln785_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 948 [1/1] (0.33ns)   --->   "%xor_ln785_69 = xor i1 %tmp_389, true" [ResNet/net_hls.cc:53]   --->   Operation 948 'xor' 'xor_ln785_69' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_158)   --->   "%and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_69" [ResNet/net_hls.cc:53]   --->   Operation 949 'and' 'and_ln785_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 950 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_393, %select_ln416_33" [ResNet/net_hls.cc:53]   --->   Operation 950 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_95)   --->   "%or_ln786_33 = or i1 %and_ln781_9, %and_ln786_9" [ResNet/net_hls.cc:53]   --->   Operation 951 'or' 'or_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_95)   --->   "%xor_ln786_52 = xor i1 %or_ln786_33, true" [ResNet/net_hls.cc:53]   --->   Operation 952 'xor' 'xor_ln786_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 953 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_95 = and i1 %tmp_389, %xor_ln786_52" [ResNet/net_hls.cc:53]   --->   Operation 953 'and' 'and_ln786_95' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 954 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_158 = or i1 %and_ln786_95, %and_ln785_33" [ResNet/net_hls.cc:53]   --->   Operation 954 'or' 'or_ln340_158' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%or_ln340_159 = or i1 %and_ln786_9, %xor_ln785_69" [ResNet/net_hls.cc:53]   --->   Operation 955 'or' 'or_ln340_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%or_ln340_160 = or i1 %or_ln340_159, %and_ln781_9" [ResNet/net_hls.cc:53]   --->   Operation 956 'or' 'or_ln340_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 957 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_42 = select i1 %or_ln340_158, i12 2047, i12 %add_ln415_33" [ResNet/net_hls.cc:53]   --->   Operation 957 'select' 'select_ln340_42' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%select_ln388_43 = select i1 %and_ln786_95, i12 -2048, i12 %add_ln415_33" [ResNet/net_hls.cc:53]   --->   Operation 958 'select' 'select_ln388_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 959 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_113 = select i1 %or_ln340_160, i12 %select_ln340_42, i12 %select_ln388_43" [ResNet/net_hls.cc:53]   --->   Operation 959 'select' 'select_ln340_113' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 960 [1/1] (1.35ns)   --->   "store i12 %select_ln340_113, i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 960 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 961 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 961 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 962 [1/1] (1.35ns)   --->   "store i12 %select_ln340_113, i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 962 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 963 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (1.35ns)   --->   "store i12 %select_ln340_113, i12* %fm_buf_V_57_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 964 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 965 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_109 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_114, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 966 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i23 %tmp_109 to i24" [ResNet/net_hls.cc:53]   --->   Operation 967 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_110 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_114, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 968 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i13 %tmp_110 to i24" [ResNet/net_hls.cc:53]   --->   Operation 969 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (1.09ns)   --->   "%sub_ln1118_10 = sub i24 %sext_ln1118_36, %sext_ln1118_37" [ResNet/net_hls.cc:53]   --->   Operation 970 'sub' 'sub_ln1118_10' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln1192_19 = trunc i24 %sub_ln1118_10 to i21" [ResNet/net_hls.cc:53]   --->   Operation 971 'trunc' 'trunc_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (1.10ns)   --->   "%add_ln1192_91 = add i24 523776, %sub_ln1118_10" [ResNet/net_hls.cc:53]   --->   Operation 972 'add' 'add_ln1192_91' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 973 [1/1] (1.07ns)   --->   "%add_ln1192_112 = add i21 523776, %trunc_ln1192_19" [ResNet/net_hls.cc:53]   --->   Operation 973 'add' 'add_ln1192_112' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_91, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 974 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_91, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 975 'partselect' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_91, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 976 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_91, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 977 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln415_34 = zext i1 %tmp_399 to i12" [ResNet/net_hls.cc:53]   --->   Operation 978 'zext' 'zext_ln415_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.96ns)   --->   "%add_ln415_34 = add i12 %trunc_ln708_23, %zext_ln415_34" [ResNet/net_hls.cc:53]   --->   Operation 979 'add' 'add_ln415_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_34, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 980 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%xor_ln416_34 = xor i1 %tmp_400, true" [ResNet/net_hls.cc:53]   --->   Operation 981 'xor' 'xor_ln416_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 982 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_34 = and i1 %tmp_398, %xor_ln416_34" [ResNet/net_hls.cc:53]   --->   Operation 982 'and' 'and_ln416_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_34, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 983 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_73 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_91, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 984 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.69ns)   --->   "%icmp_ln879_70 = icmp eq i3 %tmp_73, -1" [ResNet/net_hls.cc:53]   --->   Operation 985 'icmp' 'icmp_ln879_70' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_74 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_91, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 986 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (0.88ns)   --->   "%icmp_ln879_71 = icmp eq i4 %tmp_74, -1" [ResNet/net_hls.cc:53]   --->   Operation 987 'icmp' 'icmp_ln879_71' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 988 [1/1] (0.88ns)   --->   "%icmp_ln768_34 = icmp eq i4 %tmp_74, 0" [ResNet/net_hls.cc:53]   --->   Operation 988 'icmp' 'icmp_ln768_34' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_162)   --->   "%select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_71, i1 %icmp_ln768_34" [ResNet/net_hls.cc:53]   --->   Operation 989 'select' 'select_ln777_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_112, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 990 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_34 = xor i1 %tmp_402, true" [ResNet/net_hls.cc:53]   --->   Operation 991 'xor' 'xor_ln779_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_10 = and i1 %icmp_ln879_70, %xor_ln779_34" [ResNet/net_hls.cc:53]   --->   Operation 992 'and' 'and_ln779_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln416_34 = select i1 %and_ln416_34, i1 %and_ln779_10, i1 %icmp_ln879_71" [ResNet/net_hls.cc:53]   --->   Operation 993 'select' 'select_ln416_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 994 [1/1] (0.33ns)   --->   "%and_ln781_10 = and i1 %and_ln416_34, %icmp_ln879_71" [ResNet/net_hls.cc:53]   --->   Operation 994 'and' 'and_ln781_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_162)   --->   "%xor_ln785_70 = xor i1 %select_ln777_34, true" [ResNet/net_hls.cc:53]   --->   Operation 995 'xor' 'xor_ln785_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_162)   --->   "%or_ln785_34 = or i1 %tmp_401, %xor_ln785_70" [ResNet/net_hls.cc:53]   --->   Operation 996 'or' 'or_ln785_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 997 [1/1] (0.33ns)   --->   "%xor_ln785_71 = xor i1 %tmp_397, true" [ResNet/net_hls.cc:53]   --->   Operation 997 'xor' 'xor_ln785_71' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_162)   --->   "%and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_71" [ResNet/net_hls.cc:53]   --->   Operation 998 'and' 'and_ln785_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 999 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_401, %select_ln416_34" [ResNet/net_hls.cc:53]   --->   Operation 999 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_97)   --->   "%or_ln786_34 = or i1 %and_ln781_10, %and_ln786_10" [ResNet/net_hls.cc:53]   --->   Operation 1000 'or' 'or_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_97)   --->   "%xor_ln786_53 = xor i1 %or_ln786_34, true" [ResNet/net_hls.cc:53]   --->   Operation 1001 'xor' 'xor_ln786_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1002 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_97 = and i1 %tmp_397, %xor_ln786_53" [ResNet/net_hls.cc:53]   --->   Operation 1002 'and' 'and_ln786_97' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1003 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_162 = or i1 %and_ln786_97, %and_ln785_34" [ResNet/net_hls.cc:53]   --->   Operation 1003 'or' 'or_ln340_162' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%or_ln340_163 = or i1 %and_ln786_10, %xor_ln785_71" [ResNet/net_hls.cc:53]   --->   Operation 1004 'or' 'or_ln340_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%or_ln340_164 = or i1 %or_ln340_163, %and_ln781_10" [ResNet/net_hls.cc:53]   --->   Operation 1005 'or' 'or_ln340_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_43 = select i1 %or_ln340_162, i12 2047, i12 %add_ln415_34" [ResNet/net_hls.cc:53]   --->   Operation 1006 'select' 'select_ln340_43' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%select_ln388_44 = select i1 %and_ln786_97, i12 -2048, i12 %add_ln415_34" [ResNet/net_hls.cc:53]   --->   Operation 1007 'select' 'select_ln388_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1008 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_115 = select i1 %or_ln340_164, i12 %select_ln340_43, i12 %select_ln388_44" [ResNet/net_hls.cc:53]   --->   Operation 1008 'select' 'select_ln340_115' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1009 [1/1] (1.35ns)   --->   "store i12 %select_ln340_115, i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1009 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1010 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (1.35ns)   --->   "store i12 %select_ln340_115, i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1011 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1012 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (1.35ns)   --->   "store i12 %select_ln340_115, i12* %fm_buf_V_58_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1013 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1014 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_111 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_116, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 1015 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i23 %tmp_111 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1016 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_112 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_116, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 1017 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i13 %tmp_112 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1018 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (1.09ns)   --->   "%sub_ln1118_11 = sub i24 %sext_ln1118_38, %sext_ln1118_39" [ResNet/net_hls.cc:53]   --->   Operation 1019 'sub' 'sub_ln1118_11' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln1192_20 = trunc i24 %sub_ln1118_11 to i21" [ResNet/net_hls.cc:53]   --->   Operation 1020 'trunc' 'trunc_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (1.10ns)   --->   "%add_ln1192_93 = add i24 523776, %sub_ln1118_11" [ResNet/net_hls.cc:53]   --->   Operation 1021 'add' 'add_ln1192_93' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (1.07ns)   --->   "%add_ln1192_113 = add i21 523776, %trunc_ln1192_20" [ResNet/net_hls.cc:53]   --->   Operation 1022 'add' 'add_ln1192_113' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_93, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1023 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_93, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1024 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_93, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1025 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_93, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1026 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln415_35 = zext i1 %tmp_407 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1027 'zext' 'zext_ln415_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (0.96ns)   --->   "%add_ln415_35 = add i12 %trunc_ln708_24, %zext_ln415_35" [ResNet/net_hls.cc:53]   --->   Operation 1028 'add' 'add_ln415_35' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_35, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1029 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%xor_ln416_35 = xor i1 %tmp_408, true" [ResNet/net_hls.cc:53]   --->   Operation 1030 'xor' 'xor_ln416_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_35 = and i1 %tmp_406, %xor_ln416_35" [ResNet/net_hls.cc:53]   --->   Operation 1031 'and' 'and_ln416_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_35, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1032 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_75 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_93, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1033 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (0.69ns)   --->   "%icmp_ln879_72 = icmp eq i3 %tmp_75, -1" [ResNet/net_hls.cc:53]   --->   Operation 1034 'icmp' 'icmp_ln879_72' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_76 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_93, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1035 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.88ns)   --->   "%icmp_ln879_73 = icmp eq i4 %tmp_76, -1" [ResNet/net_hls.cc:53]   --->   Operation 1036 'icmp' 'icmp_ln879_73' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1037 [1/1] (0.88ns)   --->   "%icmp_ln768_35 = icmp eq i4 %tmp_76, 0" [ResNet/net_hls.cc:53]   --->   Operation 1037 'icmp' 'icmp_ln768_35' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_166)   --->   "%select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_73, i1 %icmp_ln768_35" [ResNet/net_hls.cc:53]   --->   Operation 1038 'select' 'select_ln777_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_113, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1039 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln779_35 = xor i1 %tmp_410, true" [ResNet/net_hls.cc:53]   --->   Operation 1040 'xor' 'xor_ln779_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%and_ln779_11 = and i1 %icmp_ln879_72, %xor_ln779_35" [ResNet/net_hls.cc:53]   --->   Operation 1041 'and' 'and_ln779_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%select_ln416_35 = select i1 %and_ln416_35, i1 %and_ln779_11, i1 %icmp_ln879_73" [ResNet/net_hls.cc:53]   --->   Operation 1042 'select' 'select_ln416_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1043 [1/1] (0.33ns)   --->   "%and_ln781_11 = and i1 %and_ln416_35, %icmp_ln879_73" [ResNet/net_hls.cc:53]   --->   Operation 1043 'and' 'and_ln781_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_166)   --->   "%xor_ln785_72 = xor i1 %select_ln777_35, true" [ResNet/net_hls.cc:53]   --->   Operation 1044 'xor' 'xor_ln785_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_166)   --->   "%or_ln785_35 = or i1 %tmp_409, %xor_ln785_72" [ResNet/net_hls.cc:53]   --->   Operation 1045 'or' 'or_ln785_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.33ns)   --->   "%xor_ln785_73 = xor i1 %tmp_405, true" [ResNet/net_hls.cc:53]   --->   Operation 1046 'xor' 'xor_ln785_73' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_166)   --->   "%and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_73" [ResNet/net_hls.cc:53]   --->   Operation 1047 'and' 'and_ln785_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_409, %select_ln416_35" [ResNet/net_hls.cc:53]   --->   Operation 1048 'and' 'and_ln786_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%or_ln786_35 = or i1 %and_ln781_11, %and_ln786_11" [ResNet/net_hls.cc:53]   --->   Operation 1049 'or' 'or_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%xor_ln786_54 = xor i1 %or_ln786_35, true" [ResNet/net_hls.cc:53]   --->   Operation 1050 'xor' 'xor_ln786_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_99 = and i1 %tmp_405, %xor_ln786_54" [ResNet/net_hls.cc:53]   --->   Operation 1051 'and' 'and_ln786_99' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1052 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_166 = or i1 %and_ln786_99, %and_ln785_35" [ResNet/net_hls.cc:53]   --->   Operation 1052 'or' 'or_ln340_166' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%or_ln340_167 = or i1 %and_ln786_11, %xor_ln785_73" [ResNet/net_hls.cc:53]   --->   Operation 1053 'or' 'or_ln340_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%or_ln340_168 = or i1 %or_ln340_167, %and_ln781_11" [ResNet/net_hls.cc:53]   --->   Operation 1054 'or' 'or_ln340_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_44 = select i1 %or_ln340_166, i12 2047, i12 %add_ln415_35" [ResNet/net_hls.cc:53]   --->   Operation 1055 'select' 'select_ln340_44' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%select_ln388_45 = select i1 %and_ln786_99, i12 -2048, i12 %add_ln415_35" [ResNet/net_hls.cc:53]   --->   Operation 1056 'select' 'select_ln388_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1057 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_117 = select i1 %or_ln340_168, i12 %select_ln340_44, i12 %select_ln388_45" [ResNet/net_hls.cc:53]   --->   Operation 1057 'select' 'select_ln340_117' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (1.35ns)   --->   "store i12 %select_ln340_117, i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1058 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1059 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 1060 [1/1] (1.35ns)   --->   "store i12 %select_ln340_117, i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1060 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1061 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1061 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 1062 [1/1] (1.35ns)   --->   "store i12 %select_ln340_117, i12* %fm_buf_V_59_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1062 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1063 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_113 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_118, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 1064 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i23 %tmp_113 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1065 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_114 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_118, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 1066 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i13 %tmp_114 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1067 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (1.09ns)   --->   "%sub_ln1118_12 = sub i24 %sext_ln1118_40, %sext_ln1118_41" [ResNet/net_hls.cc:53]   --->   Operation 1068 'sub' 'sub_ln1118_12' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln1192_21 = trunc i24 %sub_ln1118_12 to i21" [ResNet/net_hls.cc:53]   --->   Operation 1069 'trunc' 'trunc_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1070 [1/1] (1.10ns)   --->   "%add_ln1192_95 = add i24 523776, %sub_ln1118_12" [ResNet/net_hls.cc:53]   --->   Operation 1070 'add' 'add_ln1192_95' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (1.07ns)   --->   "%add_ln1192_114 = add i21 523776, %trunc_ln1192_21" [ResNet/net_hls.cc:53]   --->   Operation 1071 'add' 'add_ln1192_114' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_95, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1072 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_95, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1073 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_95, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1074 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_95, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1075 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln415_36 = zext i1 %tmp_415 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1076 'zext' 'zext_ln415_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (0.96ns)   --->   "%add_ln415_36 = add i12 %trunc_ln708_25, %zext_ln415_36" [ResNet/net_hls.cc:53]   --->   Operation 1077 'add' 'add_ln415_36' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_36, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1078 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%xor_ln416_36 = xor i1 %tmp_416, true" [ResNet/net_hls.cc:53]   --->   Operation 1079 'xor' 'xor_ln416_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_36 = and i1 %tmp_414, %xor_ln416_36" [ResNet/net_hls.cc:53]   --->   Operation 1080 'and' 'and_ln416_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_36, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1081 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_77 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_95, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1082 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1083 [1/1] (0.69ns)   --->   "%icmp_ln879_74 = icmp eq i3 %tmp_77, -1" [ResNet/net_hls.cc:53]   --->   Operation 1083 'icmp' 'icmp_ln879_74' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_78 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_95, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1084 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.88ns)   --->   "%icmp_ln879_75 = icmp eq i4 %tmp_78, -1" [ResNet/net_hls.cc:53]   --->   Operation 1085 'icmp' 'icmp_ln879_75' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (0.88ns)   --->   "%icmp_ln768_36 = icmp eq i4 %tmp_78, 0" [ResNet/net_hls.cc:53]   --->   Operation 1086 'icmp' 'icmp_ln768_36' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_75, i1 %icmp_ln768_36" [ResNet/net_hls.cc:53]   --->   Operation 1087 'select' 'select_ln777_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_114, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1088 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_36 = xor i1 %tmp_418, true" [ResNet/net_hls.cc:53]   --->   Operation 1089 'xor' 'xor_ln779_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_12 = and i1 %icmp_ln879_74, %xor_ln779_36" [ResNet/net_hls.cc:53]   --->   Operation 1090 'and' 'and_ln779_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_36 = select i1 %and_ln416_36, i1 %and_ln779_12, i1 %icmp_ln879_75" [ResNet/net_hls.cc:53]   --->   Operation 1091 'select' 'select_ln416_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1092 [1/1] (0.33ns)   --->   "%and_ln781_12 = and i1 %and_ln416_36, %icmp_ln879_75" [ResNet/net_hls.cc:53]   --->   Operation 1092 'and' 'and_ln781_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%xor_ln785_74 = xor i1 %select_ln777_36, true" [ResNet/net_hls.cc:53]   --->   Operation 1093 'xor' 'xor_ln785_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%or_ln785_36 = or i1 %tmp_417, %xor_ln785_74" [ResNet/net_hls.cc:53]   --->   Operation 1094 'or' 'or_ln785_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.33ns)   --->   "%xor_ln785_75 = xor i1 %tmp_413, true" [ResNet/net_hls.cc:53]   --->   Operation 1095 'xor' 'xor_ln785_75' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_170)   --->   "%and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_75" [ResNet/net_hls.cc:53]   --->   Operation 1096 'and' 'and_ln785_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1097 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_417, %select_ln416_36" [ResNet/net_hls.cc:53]   --->   Operation 1097 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%or_ln786_36 = or i1 %and_ln781_12, %and_ln786_12" [ResNet/net_hls.cc:53]   --->   Operation 1098 'or' 'or_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_101)   --->   "%xor_ln786_55 = xor i1 %or_ln786_36, true" [ResNet/net_hls.cc:53]   --->   Operation 1099 'xor' 'xor_ln786_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1100 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_101 = and i1 %tmp_413, %xor_ln786_55" [ResNet/net_hls.cc:53]   --->   Operation 1100 'and' 'and_ln786_101' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1101 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_170 = or i1 %and_ln786_101, %and_ln785_36" [ResNet/net_hls.cc:53]   --->   Operation 1101 'or' 'or_ln340_170' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%or_ln340_171 = or i1 %and_ln786_12, %xor_ln785_75" [ResNet/net_hls.cc:53]   --->   Operation 1102 'or' 'or_ln340_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%or_ln340_172 = or i1 %or_ln340_171, %and_ln781_12" [ResNet/net_hls.cc:53]   --->   Operation 1103 'or' 'or_ln340_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1104 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_45 = select i1 %or_ln340_170, i12 2047, i12 %add_ln415_36" [ResNet/net_hls.cc:53]   --->   Operation 1104 'select' 'select_ln340_45' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%select_ln388_46 = select i1 %and_ln786_101, i12 -2048, i12 %add_ln415_36" [ResNet/net_hls.cc:53]   --->   Operation 1105 'select' 'select_ln388_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1106 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_119 = select i1 %or_ln340_172, i12 %select_ln340_45, i12 %select_ln388_46" [ResNet/net_hls.cc:53]   --->   Operation 1106 'select' 'select_ln340_119' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1107 [1/1] (1.35ns)   --->   "store i12 %select_ln340_119, i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1107 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1108 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (1.35ns)   --->   "store i12 %select_ln340_119, i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1109 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1110 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (1.35ns)   --->   "store i12 %select_ln340_119, i12* %fm_buf_V_60_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1111 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1112 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_115 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_120, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 1113 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i23 %tmp_115 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1114 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_116 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_120, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 1115 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i13 %tmp_116 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1116 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (1.09ns)   --->   "%sub_ln1118_13 = sub i24 %sext_ln1118_42, %sext_ln1118_43" [ResNet/net_hls.cc:53]   --->   Operation 1117 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln1192_22 = trunc i24 %sub_ln1118_13 to i21" [ResNet/net_hls.cc:53]   --->   Operation 1118 'trunc' 'trunc_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (1.10ns)   --->   "%add_ln1192_97 = add i24 523776, %sub_ln1118_13" [ResNet/net_hls.cc:53]   --->   Operation 1119 'add' 'add_ln1192_97' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1120 [1/1] (1.07ns)   --->   "%add_ln1192_115 = add i21 523776, %trunc_ln1192_22" [ResNet/net_hls.cc:53]   --->   Operation 1120 'add' 'add_ln1192_115' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_97, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1121 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_97, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1122 'partselect' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_97, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1123 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_97, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1124 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln415_37 = zext i1 %tmp_423 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1125 'zext' 'zext_ln415_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.96ns)   --->   "%add_ln415_37 = add i12 %trunc_ln708_26, %zext_ln415_37" [ResNet/net_hls.cc:53]   --->   Operation 1126 'add' 'add_ln415_37' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_37, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1127 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%xor_ln416_37 = xor i1 %tmp_424, true" [ResNet/net_hls.cc:53]   --->   Operation 1128 'xor' 'xor_ln416_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1129 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_37 = and i1 %tmp_422, %xor_ln416_37" [ResNet/net_hls.cc:53]   --->   Operation 1129 'and' 'and_ln416_37' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_37, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1130 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_79 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_97, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1131 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (0.69ns)   --->   "%icmp_ln879_76 = icmp eq i3 %tmp_79, -1" [ResNet/net_hls.cc:53]   --->   Operation 1132 'icmp' 'icmp_ln879_76' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_80 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_97, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1133 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.88ns)   --->   "%icmp_ln879_77 = icmp eq i4 %tmp_80, -1" [ResNet/net_hls.cc:53]   --->   Operation 1134 'icmp' 'icmp_ln879_77' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1135 [1/1] (0.88ns)   --->   "%icmp_ln768_37 = icmp eq i4 %tmp_80, 0" [ResNet/net_hls.cc:53]   --->   Operation 1135 'icmp' 'icmp_ln768_37' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_174)   --->   "%select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_77, i1 %icmp_ln768_37" [ResNet/net_hls.cc:53]   --->   Operation 1136 'select' 'select_ln777_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_115, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1137 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln779_37 = xor i1 %tmp_426, true" [ResNet/net_hls.cc:53]   --->   Operation 1138 'xor' 'xor_ln779_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%and_ln779_13 = and i1 %icmp_ln879_76, %xor_ln779_37" [ResNet/net_hls.cc:53]   --->   Operation 1139 'and' 'and_ln779_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%select_ln416_37 = select i1 %and_ln416_37, i1 %and_ln779_13, i1 %icmp_ln879_77" [ResNet/net_hls.cc:53]   --->   Operation 1140 'select' 'select_ln416_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1141 [1/1] (0.33ns)   --->   "%and_ln781_13 = and i1 %and_ln416_37, %icmp_ln879_77" [ResNet/net_hls.cc:53]   --->   Operation 1141 'and' 'and_ln781_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_174)   --->   "%xor_ln785_76 = xor i1 %select_ln777_37, true" [ResNet/net_hls.cc:53]   --->   Operation 1142 'xor' 'xor_ln785_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_174)   --->   "%or_ln785_37 = or i1 %tmp_425, %xor_ln785_76" [ResNet/net_hls.cc:53]   --->   Operation 1143 'or' 'or_ln785_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1144 [1/1] (0.33ns)   --->   "%xor_ln785_77 = xor i1 %tmp_421, true" [ResNet/net_hls.cc:53]   --->   Operation 1144 'xor' 'xor_ln785_77' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_174)   --->   "%and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_77" [ResNet/net_hls.cc:53]   --->   Operation 1145 'and' 'and_ln785_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1146 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_425, %select_ln416_37" [ResNet/net_hls.cc:53]   --->   Operation 1146 'and' 'and_ln786_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%or_ln786_37 = or i1 %and_ln781_13, %and_ln786_13" [ResNet/net_hls.cc:53]   --->   Operation 1147 'or' 'or_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_103)   --->   "%xor_ln786_56 = xor i1 %or_ln786_37, true" [ResNet/net_hls.cc:53]   --->   Operation 1148 'xor' 'xor_ln786_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_103 = and i1 %tmp_421, %xor_ln786_56" [ResNet/net_hls.cc:53]   --->   Operation 1149 'and' 'and_ln786_103' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1150 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_174 = or i1 %and_ln786_103, %and_ln785_37" [ResNet/net_hls.cc:53]   --->   Operation 1150 'or' 'or_ln340_174' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%or_ln340_175 = or i1 %and_ln786_13, %xor_ln785_77" [ResNet/net_hls.cc:53]   --->   Operation 1151 'or' 'or_ln340_175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%or_ln340_176 = or i1 %or_ln340_175, %and_ln781_13" [ResNet/net_hls.cc:53]   --->   Operation 1152 'or' 'or_ln340_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1153 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_46 = select i1 %or_ln340_174, i12 2047, i12 %add_ln415_37" [ResNet/net_hls.cc:53]   --->   Operation 1153 'select' 'select_ln340_46' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%select_ln388_47 = select i1 %and_ln786_103, i12 -2048, i12 %add_ln415_37" [ResNet/net_hls.cc:53]   --->   Operation 1154 'select' 'select_ln388_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1155 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_121 = select i1 %or_ln340_176, i12 %select_ln340_46, i12 %select_ln388_47" [ResNet/net_hls.cc:53]   --->   Operation 1155 'select' 'select_ln340_121' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1156 [1/1] (1.35ns)   --->   "store i12 %select_ln340_121, i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1156 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1157 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (1.35ns)   --->   "store i12 %select_ln340_121, i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1158 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1159 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 1160 [1/1] (1.35ns)   --->   "store i12 %select_ln340_121, i12* %fm_buf_V_61_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1160 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1161 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_117 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_122, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 1162 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i23 %tmp_117 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1163 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_118 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_122, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 1164 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i13 %tmp_118 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1165 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (1.09ns)   --->   "%sub_ln1118_14 = sub i24 %sext_ln1118_44, %sext_ln1118_45" [ResNet/net_hls.cc:53]   --->   Operation 1166 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1167 [1/1] (0.00ns)   --->   "%trunc_ln1192_23 = trunc i24 %sub_ln1118_14 to i21" [ResNet/net_hls.cc:53]   --->   Operation 1167 'trunc' 'trunc_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1168 [1/1] (1.10ns)   --->   "%add_ln1192_99 = add i24 523776, %sub_ln1118_14" [ResNet/net_hls.cc:53]   --->   Operation 1168 'add' 'add_ln1192_99' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1169 [1/1] (1.07ns)   --->   "%add_ln1192_116 = add i21 523776, %trunc_ln1192_23" [ResNet/net_hls.cc:53]   --->   Operation 1169 'add' 'add_ln1192_116' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_99, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1170 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_99, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1171 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_99, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1172 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_99, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1173 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln415_38 = zext i1 %tmp_431 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1174 'zext' 'zext_ln415_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1175 [1/1] (0.96ns)   --->   "%add_ln415_38 = add i12 %trunc_ln708_27, %zext_ln415_38" [ResNet/net_hls.cc:53]   --->   Operation 1175 'add' 'add_ln415_38' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_38, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1176 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%xor_ln416_38 = xor i1 %tmp_432, true" [ResNet/net_hls.cc:53]   --->   Operation 1177 'xor' 'xor_ln416_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1178 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_38 = and i1 %tmp_430, %xor_ln416_38" [ResNet/net_hls.cc:53]   --->   Operation 1178 'and' 'and_ln416_38' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_38, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1179 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_81 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_99, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1180 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (0.69ns)   --->   "%icmp_ln879_78 = icmp eq i3 %tmp_81, -1" [ResNet/net_hls.cc:53]   --->   Operation 1181 'icmp' 'icmp_ln879_78' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_99, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1182 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (0.88ns)   --->   "%icmp_ln879_79 = icmp eq i4 %tmp_82, -1" [ResNet/net_hls.cc:53]   --->   Operation 1183 'icmp' 'icmp_ln879_79' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1184 [1/1] (0.88ns)   --->   "%icmp_ln768_38 = icmp eq i4 %tmp_82, 0" [ResNet/net_hls.cc:53]   --->   Operation 1184 'icmp' 'icmp_ln768_38' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_178)   --->   "%select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_79, i1 %icmp_ln768_38" [ResNet/net_hls.cc:53]   --->   Operation 1185 'select' 'select_ln777_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_116, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1186 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_38 = xor i1 %tmp_434, true" [ResNet/net_hls.cc:53]   --->   Operation 1187 'xor' 'xor_ln779_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_14 = and i1 %icmp_ln879_78, %xor_ln779_38" [ResNet/net_hls.cc:53]   --->   Operation 1188 'and' 'and_ln779_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416_38 = select i1 %and_ln416_38, i1 %and_ln779_14, i1 %icmp_ln879_79" [ResNet/net_hls.cc:53]   --->   Operation 1189 'select' 'select_ln416_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1190 [1/1] (0.33ns)   --->   "%and_ln781_14 = and i1 %and_ln416_38, %icmp_ln879_79" [ResNet/net_hls.cc:53]   --->   Operation 1190 'and' 'and_ln781_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_178)   --->   "%xor_ln785_78 = xor i1 %select_ln777_38, true" [ResNet/net_hls.cc:53]   --->   Operation 1191 'xor' 'xor_ln785_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_178)   --->   "%or_ln785_38 = or i1 %tmp_433, %xor_ln785_78" [ResNet/net_hls.cc:53]   --->   Operation 1192 'or' 'or_ln785_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [1/1] (0.33ns)   --->   "%xor_ln785_79 = xor i1 %tmp_429, true" [ResNet/net_hls.cc:53]   --->   Operation 1193 'xor' 'xor_ln785_79' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_178)   --->   "%and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_79" [ResNet/net_hls.cc:53]   --->   Operation 1194 'and' 'and_ln785_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1195 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_433, %select_ln416_38" [ResNet/net_hls.cc:53]   --->   Operation 1195 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%or_ln786_38 = or i1 %and_ln781_14, %and_ln786_14" [ResNet/net_hls.cc:53]   --->   Operation 1196 'or' 'or_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%xor_ln786_57 = xor i1 %or_ln786_38, true" [ResNet/net_hls.cc:53]   --->   Operation 1197 'xor' 'xor_ln786_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1198 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_105 = and i1 %tmp_429, %xor_ln786_57" [ResNet/net_hls.cc:53]   --->   Operation 1198 'and' 'and_ln786_105' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1199 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_178 = or i1 %and_ln786_105, %and_ln785_38" [ResNet/net_hls.cc:53]   --->   Operation 1199 'or' 'or_ln340_178' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%or_ln340_179 = or i1 %and_ln786_14, %xor_ln785_79" [ResNet/net_hls.cc:53]   --->   Operation 1200 'or' 'or_ln340_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%or_ln340_180 = or i1 %or_ln340_179, %and_ln781_14" [ResNet/net_hls.cc:53]   --->   Operation 1201 'or' 'or_ln340_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1202 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_47 = select i1 %or_ln340_178, i12 2047, i12 %add_ln415_38" [ResNet/net_hls.cc:53]   --->   Operation 1202 'select' 'select_ln340_47' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%select_ln388_48 = select i1 %and_ln786_105, i12 -2048, i12 %add_ln415_38" [ResNet/net_hls.cc:53]   --->   Operation 1203 'select' 'select_ln388_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1204 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_123 = select i1 %or_ln340_180, i12 %select_ln340_47, i12 %select_ln388_48" [ResNet/net_hls.cc:53]   --->   Operation 1204 'select' 'select_ln340_123' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1205 [1/1] (1.35ns)   --->   "store i12 %select_ln340_123, i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1205 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1206 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (1.35ns)   --->   "store i12 %select_ln340_123, i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1207 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1208 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1208 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 1209 [1/1] (1.35ns)   --->   "store i12 %select_ln340_123, i12* %fm_buf_V_62_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1209 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1210 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv" [ResNet/net_hls.cc:54]   --->   Operation 1210 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_119 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_124, i11 0)" [ResNet/net_hls.cc:53]   --->   Operation 1211 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i23 %tmp_119 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1212 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_120 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_124, i1 false)" [ResNet/net_hls.cc:53]   --->   Operation 1213 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i13 %tmp_120 to i24" [ResNet/net_hls.cc:53]   --->   Operation 1214 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (1.09ns)   --->   "%sub_ln1118_15 = sub i24 %sext_ln1118_46, %sext_ln1118_47" [ResNet/net_hls.cc:53]   --->   Operation 1215 'sub' 'sub_ln1118_15' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln1192_24 = trunc i24 %sub_ln1118_15 to i21" [ResNet/net_hls.cc:53]   --->   Operation 1216 'trunc' 'trunc_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (1.10ns)   --->   "%add_ln1192_101 = add i24 523776, %sub_ln1118_15" [ResNet/net_hls.cc:53]   --->   Operation 1217 'add' 'add_ln1192_101' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1218 [1/1] (1.07ns)   --->   "%add_ln1192_117 = add i21 523776, %trunc_ln1192_24" [ResNet/net_hls.cc:53]   --->   Operation 1218 'add' 'add_ln1192_117' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_101, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1219 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_101, i32 8, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1220 'partselect' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_101, i32 19)" [ResNet/net_hls.cc:53]   --->   Operation 1221 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_101, i32 7)" [ResNet/net_hls.cc:53]   --->   Operation 1222 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln415_39 = zext i1 %tmp_439 to i12" [ResNet/net_hls.cc:53]   --->   Operation 1223 'zext' 'zext_ln415_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1224 [1/1] (0.96ns)   --->   "%add_ln415_39 = add i12 %trunc_ln708_28, %zext_ln415_39" [ResNet/net_hls.cc:53]   --->   Operation 1224 'add' 'add_ln415_39' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_39, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1225 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%xor_ln416_39 = xor i1 %tmp_440, true" [ResNet/net_hls.cc:53]   --->   Operation 1226 'xor' 'xor_ln416_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1227 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_39 = and i1 %tmp_438, %xor_ln416_39" [ResNet/net_hls.cc:53]   --->   Operation 1227 'and' 'and_ln416_39' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_39, i32 11)" [ResNet/net_hls.cc:53]   --->   Operation 1228 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_83 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_101, i32 21, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1229 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.69ns)   --->   "%icmp_ln879_80 = icmp eq i3 %tmp_83, -1" [ResNet/net_hls.cc:53]   --->   Operation 1230 'icmp' 'icmp_ln879_80' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_101, i32 20, i32 23)" [ResNet/net_hls.cc:53]   --->   Operation 1231 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1232 [1/1] (0.88ns)   --->   "%icmp_ln879_81 = icmp eq i4 %tmp_84, -1" [ResNet/net_hls.cc:53]   --->   Operation 1232 'icmp' 'icmp_ln879_81' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1233 [1/1] (0.88ns)   --->   "%icmp_ln768_39 = icmp eq i4 %tmp_84, 0" [ResNet/net_hls.cc:53]   --->   Operation 1233 'icmp' 'icmp_ln768_39' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_182)   --->   "%select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_81, i1 %icmp_ln768_39" [ResNet/net_hls.cc:53]   --->   Operation 1234 'select' 'select_ln777_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_117, i32 20)" [ResNet/net_hls.cc:53]   --->   Operation 1235 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln779_39 = xor i1 %tmp_442, true" [ResNet/net_hls.cc:53]   --->   Operation 1236 'xor' 'xor_ln779_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%and_ln779_15 = and i1 %icmp_ln879_80, %xor_ln779_39" [ResNet/net_hls.cc:53]   --->   Operation 1237 'and' 'and_ln779_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln416_39 = select i1 %and_ln416_39, i1 %and_ln779_15, i1 %icmp_ln879_81" [ResNet/net_hls.cc:53]   --->   Operation 1238 'select' 'select_ln416_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (0.33ns)   --->   "%and_ln781_15 = and i1 %and_ln416_39, %icmp_ln879_81" [ResNet/net_hls.cc:53]   --->   Operation 1239 'and' 'and_ln781_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_182)   --->   "%xor_ln785_80 = xor i1 %select_ln777_39, true" [ResNet/net_hls.cc:53]   --->   Operation 1240 'xor' 'xor_ln785_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_182)   --->   "%or_ln785_39 = or i1 %tmp_441, %xor_ln785_80" [ResNet/net_hls.cc:53]   --->   Operation 1241 'or' 'or_ln785_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1242 [1/1] (0.33ns)   --->   "%xor_ln785_81 = xor i1 %tmp_437, true" [ResNet/net_hls.cc:53]   --->   Operation 1242 'xor' 'xor_ln785_81' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_182)   --->   "%and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_81" [ResNet/net_hls.cc:53]   --->   Operation 1243 'and' 'and_ln785_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1244 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_441, %select_ln416_39" [ResNet/net_hls.cc:53]   --->   Operation 1244 'and' 'and_ln786_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%or_ln786_39 = or i1 %and_ln781_15, %and_ln786_15" [ResNet/net_hls.cc:53]   --->   Operation 1245 'or' 'or_ln786_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_107)   --->   "%xor_ln786_58 = xor i1 %or_ln786_39, true" [ResNet/net_hls.cc:53]   --->   Operation 1246 'xor' 'xor_ln786_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1247 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_107 = and i1 %tmp_437, %xor_ln786_58" [ResNet/net_hls.cc:53]   --->   Operation 1247 'and' 'and_ln786_107' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1248 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_182 = or i1 %and_ln786_107, %and_ln785_39" [ResNet/net_hls.cc:53]   --->   Operation 1248 'or' 'or_ln340_182' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%or_ln340_183 = or i1 %and_ln786_15, %xor_ln785_81" [ResNet/net_hls.cc:53]   --->   Operation 1249 'or' 'or_ln340_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%or_ln340_184 = or i1 %or_ln340_183, %and_ln781_15" [ResNet/net_hls.cc:53]   --->   Operation 1250 'or' 'or_ln340_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1251 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_48 = select i1 %or_ln340_182, i12 2047, i12 %add_ln415_39" [ResNet/net_hls.cc:53]   --->   Operation 1251 'select' 'select_ln340_48' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%select_ln388_49 = select i1 %and_ln786_107, i12 -2048, i12 %add_ln415_39" [ResNet/net_hls.cc:53]   --->   Operation 1252 'select' 'select_ln388_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1253 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_125 = select i1 %or_ln340_184, i12 %select_ln340_48, i12 %select_ln388_49" [ResNet/net_hls.cc:53]   --->   Operation 1253 'select' 'select_ln340_125' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1254 [1/1] (1.35ns)   --->   "store i12 %select_ln340_125, i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1254 'store' <Predicate = (c_cat_read == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "br label %hls_label_11_end" [ResNet/net_hls.cc:54]   --->   Operation 1255 'br' <Predicate = (c_cat_read == 1)> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (1.35ns)   --->   "store i12 %select_ln340_125, i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1256 'store' <Predicate = (c_cat_read == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1257 [1/1] (0.00ns)   --->   "br label %hls_label_11_end" [ResNet/net_hls.cc:54]   --->   Operation 1257 'br' <Predicate = (c_cat_read == 0)> <Delay = 0.00>
ST_4 : Operation 1258 [1/1] (1.35ns)   --->   "store i12 %select_ln340_125, i12* %fm_buf_V_63_addr, align 2" [ResNet/net_hls.cc:54]   --->   Operation 1258 'store' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_4 : Operation 1259 [1/1] (0.00ns)   --->   "br label %hls_label_11_end" [ResNet/net_hls.cc:54]   --->   Operation 1259 'br' <Predicate = (c_cat_read != 0 & c_cat_read != 1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 1260 [1/1] (0.00ns)   --->   "ret void" [ResNet/net_hls.cc:58]   --->   Operation 1260 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.897ns
The critical path consists of the following:
	wire read on port 'col' (ResNet/net_hls.cc:42) [72]  (0 ns)
	'add' operation ('add_ln1265', ResNet/net_hls.cc:52) [78]  (0.897 ns)

 <State 2>: 4.62ns
The critical path consists of the following:
	'phi' operation ('bcol') with incoming values : ('bcol', ResNet/net_hls.cc:46) [84]  (0 ns)
	'icmp' operation ('icmp_ln46', ResNet/net_hls.cc:46) [91]  (0.884 ns)
	'select' operation ('select_ln52_2', ResNet/net_hls.cc:52) [93]  (0.45 ns)
	'add' operation ('add_ln1265_2', ResNet/net_hls.cc:52) [95]  (0.907 ns)
	'add' operation ('add_ln1265_3', ResNet/net_hls.cc:52) [100]  (0 ns)
	'add' operation ('add_ln1265_5', ResNet/net_hls.cc:52) [110]  (1.03 ns)
	'getelementptr' operation ('fm_buf_V_16_addr', ResNet/net_hls.cc:52) [120]  (0 ns)
	'load' operation ('fm_buf_V_16_load', ResNet/net_hls.cc:52) on array 'fm_buf_V_16' [186]  (1.35 ns)

 <State 3>: 3.61ns
The critical path consists of the following:
	'load' operation ('fm_buf_V_1_load', ResNet/net_hls.cc:52) on array 'fm_buf_V_1' [265]  (1.35 ns)
	'select' operation ('select_ln1265', ResNet/net_hls.cc:52) [267]  (0.431 ns)
	'add' operation ('add_ln703_46', ResNet/net_hls.cc:52) [271]  (0.962 ns)
	'select' operation ('select_ln388_1', ResNet/net_hls.cc:52) [279]  (0.431 ns)
	'select' operation ('select_ln340_96', ResNet/net_hls.cc:52) [280]  (0.431 ns)

 <State 4>: 8.53ns
The critical path consists of the following:
	'add' operation ('add_ln1192', ResNet/net_hls.cc:52) [197]  (0.962 ns)
	'and' operation ('and_ln786', ResNet/net_hls.cc:52) [202]  (0 ns)
	'select' operation ('select_ln388', ResNet/net_hls.cc:52) [207]  (0.431 ns)
	'select' operation ('select_ln340_94', ResNet/net_hls.cc:52) [208]  (0.431 ns)
	'sub' operation ('sub_ln1118', ResNet/net_hls.cc:53) [213]  (1.1 ns)
	'add' operation ('add_ln1192_71', ResNet/net_hls.cc:53) [215]  (1.11 ns)
	'add' operation ('add_ln415', ResNet/net_hls.cc:53) [222]  (0.962 ns)
	'xor' operation ('xor_ln416', ResNet/net_hls.cc:53) [224]  (0 ns)
	'and' operation ('and_ln416', ResNet/net_hls.cc:53) [225]  (0.331 ns)
	'and' operation ('and_ln781', ResNet/net_hls.cc:53) [237]  (0.331 ns)
	'or' operation ('or_ln786', ResNet/net_hls.cc:53) [243]  (0 ns)
	'xor' operation ('xor_ln786_43', ResNet/net_hls.cc:53) [244]  (0 ns)
	'and' operation ('and_ln786_77', ResNet/net_hls.cc:53) [245]  (0.331 ns)
	'or' operation ('or_ln340_122', ResNet/net_hls.cc:53) [246]  (0.331 ns)
	'select' operation ('select_ln340_33', ResNet/net_hls.cc:53) [249]  (0.431 ns)
	'select' operation ('select_ln340_95', ResNet/net_hls.cc:53) [251]  (0.431 ns)
	'store' operation ('store_ln54', ResNet/net_hls.cc:54) of variable 'select_ln340_95', ResNet/net_hls.cc:53 on array 'fm_buf_V_16' [254]  (1.35 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
