# 100-Days-of-RTL
I am Sekhar Panda, a passionate VLSI enthusiast. I used Modelsim and Intel Quartus Prime for simulation and synthesis purposes. I am a trained fresher in the Design Verification domain.

List of Day wise RTL codes:

Day 1 : Clock Generator

Day 2 : D-Flipflop

Day 3 : JK-Flipflop

Day 4 : 4-Bit Controlled Buffer

Day 5 : Bidirectional Shift Register

Day 6 : Minority Detector

Day 7 : T-Flipflop

Day 8 : Decoder Using Demultiplexer

Day 9 : Binary to BCD Converter

Day 10 : Binary to Gray Converter

Day 11 : Full Adder using Half Subtractors

Day 12 : Seven Segment Display

Day 13 : Decimal to Binary Encoder

Day 14 : Serial Input Serial Output using D-Flipflop

Day 15 : Digital Clock using BCD Counter

Day 16 : Synchronous Counter

Day 17 : PISO Shift Register

Day 18 : 4-Bit Parallel Adder

Day 19 : SIPO Shift Register

Day 20 : Johnson Counter

Day 21 : Shift Operations

Day 22 : Modulo-N- Bit-Counter

Day 23 : N-Bit-Parity-Generator

Day 24 : Parameterised Reflected Binary Counter

Day 25 : Multiplexer using Tristate Buffer

Day 26 : Single Port RAM

Day 27 : N-BIT BCD Adder

Day 28 : Frequency Divider by Odd Number

Day 29 : Dual Port RAM

Day 30 : Greatest Common Divisor

Day 31 : Greatest Common Divisor via Data Path and Controller

Day 32 : Factorial

Day 33 : Sequence Detector(101)- Moore Model

Day 34 : Clock Buffer

Day 35 : Synchronous FIFO

Day 36 : Priority Encoder

Day 37 : Universal Shift Register

Day 38 : Serial Adder

Day 39 : N Bit Comparator

Day 40 : Carry Skip Adder

                                                     //SystemVerilog

Day 51: TB Hello World 

Day 52: TB LOgic Data Type 

Day 53: TB Unpacked Struct Data Type

Day 54:TB Packed Struct Data Type

Day 55: TB Arrays

Day 56: TB Functions

Day 57: TB Tasks

Day 58: TB Interfaces

Day 59: TB Object Assignment & Shallow Copy Methods

Day 60: TB Deep Copy Method

Day 61: TB Inheritance

Day 62: TB Polymorphism 

Day 63: TB to Verify Static Function and FUnction Static Methods

Day 64: TB to verify Parameterized Class

Day 65: TB to verify Randomization

Day 66: TB Interface to Verify Clocking Blocks

Day 67: TB Fork-Join None

Day 68: TB Fork- Join

Day 69: TB Fork - Join Any

Day 70: TB Events

Day 71 : TB Mailbox Example-1 

Day 72: TB for Sending Transaction Data with Mailbox

Day 73: TB Parameterized Mailbox

Day 74: TB Semaphore

Day 75- TB Wait Fork

Day 76- TB Automatic Variables

Day 77: TB to Verify D-Flipflop 

Day 78 :TB to Verify Half Adder

Day 79: TB to Verify Full adder

Day 80: TB to Verify 4:1 Multiplexer

Day 81: TB to Verify Full Subtractor 

day 82: TB to Verify 3:8 Decoder

Day 83: TB to Verify Priority Encoder 

Day 84: TB to Verify 1:4 Demultiplexer 

Day 85 : TB to Verify FIFO 

Day 86: TB to Verify Binary to Gray Converter

Day 87: TB to Verify Gray to Binary Converter

Day 88: TB to Verify Tristate Buffer

Day 89: TB to Verify T-Flipflop

Day 90: TB to Verify ALU 

Day 91- TB to Verify Self Reloading Counter

Day 92" TB to Verify Priority Arbiter 
Day 93 : Constraint to generate the below pattern in dynamic array ? 0 1 0 2 0 3 0 4 0 5 0 

Day 94 : Constraint for 2D 3D for dynamic array to print consecutive elements

Day 95 : Identify how many number of zeros count in an array / number of ones count in an array

Day 96: TB Constraint to generate a pattern 0102030405

Day 97: TB Constraint to generate unique numbers between 99 to 100 

Day 98: TB Constraint to Generate Pattern 0, 2, 1, 3, 4, 6, 5, 7, 8 

Day 99: TB to Verify CoverGroup in Functional Coverage 

Day 100: Functional Coverage 
