<html><head><title>Icestorm: LD2R (16B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD2R (16B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 3.000</p><p>Issues: 3.004</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 2.004</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>63005</td><td>29620</td><td>3031</td><td>1</td><td>2028</td><td>1002</td><td>2004</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29396</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29705</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3001</td><td>15292</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29373</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29344</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29344</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29365</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29370</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29346</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29378</td><td>3005</td><td>1</td><td>2004</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>15290</td><td>3000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0040</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>120153</td><td>80120</td><td>40101</td><td>30018</td><td>10001</td><td>30130</td><td>30027</td><td>10003</td><td>3208839</td><td>1208797</td><td>3084465</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10014</td><td>3210362</td><td>1209494</td><td>3085951</td><td>70179</td><td>30242</td><td>10015</td><td>30043</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208736</td><td>1208877</td><td>3084394</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208736</td><td>1208877</td><td>3084394</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120045</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208736</td><td>1208877</td><td>3084394</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208817</td><td>1208907</td><td>3084472</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208736</td><td>1208877</td><td>3084394</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208736</td><td>1208877</td><td>3084394</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120041</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208817</td><td>1208910</td><td>3084472</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70205</td><td>120132</td><td>80114</td><td>40106</td><td>30007</td><td>10001</td><td>30133</td><td>30032</td><td>10003</td><td>3208817</td><td>1208907</td><td>3084472</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0049</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>120156</td><td>80030</td><td>40011</td><td>30018</td><td>10001</td><td>30040</td><td>30027</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60104</td><td>10015</td><td>30043</td><td>40006</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120074</td><td>80020</td><td>40011</td><td>30009</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120052</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120052</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209052</td><td>1209413</td><td>3084593</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120049</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3211590</td><td>1210413</td><td>3087015</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120051</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3209133</td><td>1209446</td><td>3084671</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6]
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0042</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>120518</td><td>80120</td><td>40101</td><td>30018</td><td>10001</td><td>30130</td><td>30027</td><td>10003</td><td>3208756</td><td>1208829</td><td>3084401</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208741</td><td>1208818</td><td>3084387</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120043</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60280</td><td>10015</td><td>30045</td><td>40005</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10003</td><td>3208790</td><td>1208897</td><td>3084444</td><td>70108</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>10003</td><td>30009</td><td>40001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120042</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10014</td><td>3209576</td><td>1209185</td><td>3085194</td><td>70179</td><td>30244</td><td>10015</td><td>30045</td><td>60284</td><td>10015</td><td>30043</td><td>40006</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120051</td><td>80104</td><td>40101</td><td>30003</td><td>10000</td><td>30103</td><td>30002</td><td>10014</td><td>3211533</td><td>1209823</td><td>3087013</td><td>70181</td><td>30244</td><td>10015</td><td>30045</td><td>60284</td><td>10015</td><td>30043</td><td>40006</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0047</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>120166</td><td>80030</td><td>40011</td><td>30018</td><td>10001</td><td>30040</td><td>30027</td><td>10003</td><td>3208789</td><td>1209301</td><td>3084349</td><td>70018</td><td>30028</td><td>10003</td><td>30009</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60108</td><td>10015</td><td>30045</td><td>40006</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>80017</td><td>40011</td><td>30006</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208809</td><td>1209323</td><td>3084368</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208890</td><td>1209356</td><td>3084446</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120040</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10000</td><td>3208836</td><td>1209333</td><td>3084393</td><td>70010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120043</td><td>80014</td><td>40011</td><td>30003</td><td>10000</td><td>30010</td><td>30000</td><td>10014</td><td>3209372</td><td>1209559</td><td>3084911</td><td>70089</td><td>30062</td><td>10015</td><td>30043</td><td>60020</td><td>10000</td><td>30000</td><td>40001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6]
  ld2r { v0.16b, v1.16b }, [x6]
  ld2r { v0.16b, v1.16b }, [x6]
  ld2r { v0.16b, v1.16b }, [x6]
  ld2r { v0.16b, v1.16b }, [x6]
  ld2r { v0.16b, v1.16b }, [x6]
  ld2r { v0.16b, v1.16b }, [x6]
  ld2r { v0.16b, v1.16b }, [x6]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240205</td><td>80156</td><td>240191</td><td>101</td><td>160070</td><td>80020</td><td>100</td><td>160034</td><td>80006</td><td>300</td><td>240035</td><td>973330</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80061</td><td>240127</td><td>101</td><td>160022</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240025</td><td>1600282</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240025</td><td>1600282</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240025</td><td>1600282</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240025</td><td>1600282</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>241577</td><td>1601066</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80037</td><td>160071</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240023</td><td>1600386</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240025</td><td>1600282</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240025</td><td>1600282</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80048</td><td>240121</td><td>101</td><td>160016</td><td>80004</td><td>100</td><td>160008</td><td>80006</td><td>300</td><td>240025</td><td>1600282</td><td>240114</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>80007</td><td>160013</td><td>1</td><td>80000</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240026</td><td>80217</td><td>240157</td><td>11</td><td>160104</td><td>80042</td><td>10</td><td>160080</td><td>80008</td><td>30</td><td>240040</td><td>1024470</td><td>240028</td><td>20</td><td>80008</td><td>160014</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240016</td><td>1600392</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240016</td><td>1600392</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240016</td><td>1600392</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80037</td><td>160071</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240025</td><td>80167</td><td>240092</td><td>11</td><td>160054</td><td>80027</td><td>10</td><td>160056</td><td>80006</td><td>30</td><td>240036</td><td>1216614</td><td>240024</td><td>20</td><td>80007</td><td>160013</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80057</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240018</td><td>1600496</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80056</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240017</td><td>1600444</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80056</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240017</td><td>1600444</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80056</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240017</td><td>1600444</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80056</td><td>240031</td><td>11</td><td>160020</td><td>80000</td><td>10</td><td>160000</td><td>80000</td><td>30</td><td>240017</td><td>1600444</td><td>240010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>80000</td><td>160000</td><td>1</td><td>80000</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>