Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/shmilybelon/Software/Vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 7d3ec2a195f849a7bdadba2b7b886d57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sd3_1_B_sim_func_synth xil_defaultlib.sd3_1_B_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/shmilybelon/Desktop/digital_logic/exp3_4/sd3_1_B/sd3_1_B.srcs/sim_1/new/sd3_1_B_sim.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
