// Seed: 3391718106
module module_0;
  reg id_1 = 1'd0, id_2;
  logic id_3;
  logic id_4 = 1;
  always @(posedge id_0) if (1 && 1 * 1 - id_3) id_0 <= id_2;
endmodule
