
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module DE2_115_UART_visualization(

	//////////// CLOCK //////////
	input 		          		CLOCK_50,

	//////////// Sma //////////
	input 		          		SMA_CLKIN,
	output		          		SMA_CLKOUT,

	//////////// LED //////////
	output		     [8:0]		LEDG,
	output		    [17:0]		LEDR,

	//////////// KEY //////////
	input 		     [3:0]		KEY,

	//////////// EX_IO //////////
	inout 		     [6:0]		EX_IO,

	//////////// SW //////////
	input 		    [17:0]		SW,

	//////////// SEG7 //////////
	output		     [6:0]		HEX0,
	output		     [6:0]		HEX1,
	output		     [6:0]		HEX2,
	output		     [6:0]		HEX3,
	output		     [6:0]		HEX4,
	output		     [6:0]		HEX5,
	output		     [6:0]		HEX6,
	output		     [6:0]		HEX7,

	//////////// RS232 //////////
	input 		          		UART_CTS,
	output		          		UART_RTS,
	input 		          		UART_RXD,
	output		          		UART_TXD,

	//////////// VGA //////////
	output		     [7:0]		VGA_B,
	output		          		VGA_BLANK_N,
	output		          		VGA_CLK,
	output		     [7:0]		VGA_G,
	output		          		VGA_HS,
	output		     [7:0]		VGA_R,
	output		          		VGA_SYNC_N,
	output		          		VGA_VS,

	//////////// SRAM //////////
	output		    [19:0]		SRAM_ADDR,
	output		          		SRAM_CE_N,
	inout 		    [15:0]		SRAM_DQ,
	output		          		SRAM_LB_N,
	output		          		SRAM_OE_N,
	output		          		SRAM_UB_N,
	output		          		SRAM_WE_N
);



//=======================================================
//  REG/WIRE declarations
//=======================================================
    wire F78M75;



//=======================================================
//  Structural coding
//=======================================================


    F78m75	F78m75_inst (.inclk0 ( CLOCK_50 ), .c0 ( F78M75 ));

    VGA_signals VGA_signals (.pixel_clk(F78M75), .delay_VGA_SYNC_N(VGA_SYNC_N), .delay_VGA_BLANK_N(VGA_BLANK_N), .delay_HSYNC(VGA_HS), .delay_VSYNC(VGA_VS), .RED(VGA_R), .GREEN(VGA_G), .BLUE(VGA_B));

    SRAM SRAM (.pixel_clk(F78M75), .nCE(SRAM_CE_N), .nOE(SRAM_OE_N), .nWE(SRAM_WE_N), .nLB(SRAM_LB_N), .nUB(SRAM_UB_N), .address(SRAM_ADDR), .Dout(SRAM_DQ), .RED(VGA_R), .GREEN(VGA_G), .BLUE(VGA_B));

    assign LEDR = SW;

    assign VGA_CLK = F78M75;



endmodule
