<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="Processor" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|Processor.vhd/i_phase0 - Phase0_InstructionFetch - Behavioral</ClosedNode>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|VHDL|Processor.vhd/i_phase0 - Phase0_InstructionFetch - Behavioral</ClosedNode>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|VHDL|Processor.vhd/i_phase1 - Phase1_InstructionDecode - Behavioral</ClosedNode>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|VHDL|Processor.vhd/i_phase2 - Phase2_Execution - Behavioral</ClosedNode>
         <ClosedNode>/TB_ExtensionSigno - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_ExtensionSigno.vhd</ClosedNode>
         <ClosedNode>/TB_MemInstruction - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_MemInstruction.vhd</ClosedNode>
         <ClosedNode>/TB_PCAdder - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_PCAdder.vhd</ClosedNode>
         <ClosedNode>/TB_RegisterBank - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_RegisterBank.vhd</ClosedNode>
         <ClosedNode>/TB_mux2 - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_mux2.vhd</ClosedNode>
         <ClosedNode>/TB_reg - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_reg.vhd</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>i_exe_ALU_bus_reg0 - reg_async - Behavioral (C:/TFG/TFG/VHDL/Processor/VHDL/common/reg_async.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000020a000000020000000000000000000000000200000064ffffffff0000008100000003000000020000020a0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>i_exe_ALU_bus_reg0 - reg_async - Behavioral (C:/TFG/TFG/VHDL/Processor/VHDL/common/reg_async.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000012a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000012a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000263000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000001970000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>MemInstruction.vhd</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000012a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000012a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000010e000000a101000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|Processor.vhd</ClosedNode>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|Processor.vhd/i_phase0 - Phase0_InstructionFetch - Behavioral</ClosedNode>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|Processor.vhd/i_phase2 - Phase2_Execution - Behavioral</ClosedNode>
         <ClosedNode>/Processor - Behavioral C:|TFG|TFG|VHDL|Processor|VHDL|Processor.vhd</ClosedNode>
         <ClosedNode>/TB_ExtensionSigno - behavior C:|TFG|TFG|VHDL|Processor|TB_ExtensionSigno.vhd</ClosedNode>
         <ClosedNode>/TB_ExtensionSigno - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_ExtensionSigno.vhd</ClosedNode>
         <ClosedNode>/TB_MemInstruction - behavior C:|TFG|TFG|VHDL|Processor|TB_MemInstruction.vhd</ClosedNode>
         <ClosedNode>/TB_MemInstruction - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_MemInstruction.vhd</ClosedNode>
         <ClosedNode>/TB_MemInstruction - behavior C:|TFG|VHDL|Processor|TB_MemInstruction.vhd</ClosedNode>
         <ClosedNode>/TB_PCAdder - behavior C:|TFG|TFG|VHDL|Processor|TB_PCAdder.vhd</ClosedNode>
         <ClosedNode>/TB_PCAdder - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_PCAdder.vhd</ClosedNode>
         <ClosedNode>/TB_RegisterBank - behavior C:|TFG|TFG|VHDL|Processor|TB_RegisterBank.vhd</ClosedNode>
         <ClosedNode>/TB_RegisterBank - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_RegisterBank.vhd</ClosedNode>
         <ClosedNode>/TB_mux2 - behavior C:|TFG|TFG|VHDL|Processor|TB_mux2.vhd</ClosedNode>
         <ClosedNode>/TB_mux2 - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_mux2.vhd</ClosedNode>
         <ClosedNode>/TB_reg - behavior C:|TFG|TFG|VHDL|Processor|TB_reg.vhd</ClosedNode>
         <ClosedNode>/TB_reg - behavior C:|TFG|TFG|VHDL|Processor|VHDL|Testbench|TB_reg.vhd</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Unassigned User Library Modules</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000016f000000020000000000000000000000000200000064ffffffff0000008100000003000000020000016f0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Unassigned User Library Modules</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000012a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000012a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000012a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000012a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="ManualCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Phase1_Decodification.vhd (C:/TFG/TFG/VHDL/Processor/Phase1_Decodification.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000160000000020000000000000000000000000000000064ffffffff000000810000000000000002000000f00000000100000000000000700000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Phase1_Decodification.vhd (C:/TFG/TFG/VHDL/Processor/Phase1_Decodification.vhd)</CurrentItem>
   </ItemView>
</Project>
