// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module detect_face_int_sqrt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        value_r,
        ap_return
);

parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_st3_fsm_2 = 4'b100;
parameter    ap_ST_st4_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_5 = 6'b101;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv17_1 = 17'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] value_r;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
wire   [1:0] a_1_1_fu_254_p3;
reg   [1:0] a_1_1_reg_1583;
wire   [0:0] not_tmp_6_2_fu_336_p2;
reg   [0:0] not_tmp_6_2_reg_1599;
wire   [0:0] not_tmp_6_3_fu_428_p2;
reg   [0:0] not_tmp_6_3_reg_1615;
wire   [1:0] tmp_18_cast_fu_434_p4;
reg   [1:0] tmp_18_cast_reg_1631;
wire   [0:0] tmp_6_4_fu_504_p2;
reg   [0:0] tmp_6_4_reg_1636;
reg   [1:0] tmp_19_cast_reg_1642;
wire   [27:0] tmp_32_fu_532_p1;
reg   [27:0] tmp_32_reg_1649;
wire   [29:0] tmp_34_fu_536_p2;
reg   [29:0] tmp_34_reg_1654;
reg   [1:0] tmp_20_cast_reg_1659;
reg   [1:0] tmp_22_cast_reg_1666;
reg   [1:0] tmp_23_cast_reg_1673;
reg   [1:0] tmp_24_cast_reg_1680;
reg   [1:0] tmp_25_cast_reg_1687;
reg   [1:0] tmp_26_cast_reg_1694;
reg   [1:0] tmp_27_cast_reg_1701;
reg   [1:0] tmp_28_cast_reg_1708;
reg   [1:0] tmp_29_cast_reg_1715;
wire   [0:0] not_tmp_6_4_fu_632_p2;
reg   [0:0] not_tmp_6_4_reg_1722;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_74;
wire   [0:0] not_tmp_6_5_fu_698_p2;
reg   [0:0] not_tmp_6_5_reg_1734;
wire   [0:0] not_tmp_6_6_fu_780_p2;
reg   [0:0] not_tmp_6_6_reg_1746;
wire   [0:0] not_tmp_6_7_fu_864_p2;
reg   [0:0] not_tmp_6_7_reg_1758;
wire   [0:0] tmp_6_8_fu_933_p2;
reg   [0:0] tmp_6_8_reg_1770;
wire   [27:0] tmp_65_fu_950_p1;
reg   [27:0] tmp_65_reg_1776;
wire   [29:0] tmp_66_fu_954_p2;
reg   [29:0] tmp_66_reg_1781;
wire   [0:0] not_tmp_6_8_fu_960_p2;
reg   [0:0] not_tmp_6_8_reg_1786;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_95;
wire   [0:0] not_tmp_6_9_fu_1030_p2;
reg   [0:0] not_tmp_6_9_reg_1794;
wire   [0:0] not_tmp_6_s_fu_1116_p2;
reg   [0:0] not_tmp_6_s_reg_1802;
wire   [0:0] not_tmp_6_1_fu_1204_p2;
reg   [0:0] not_tmp_6_1_reg_1810;
wire   [0:0] tmp_6_11_fu_1277_p2;
reg   [0:0] tmp_6_11_reg_1818;
wire   [27:0] tmp_85_fu_1294_p1;
reg   [27:0] tmp_85_reg_1824;
wire   [29:0] tmp_86_fu_1298_p2;
reg   [29:0] tmp_86_reg_1829;
wire   [1:0] tmp_1_fu_154_p4;
wire   [2:0] tmp1_cast_fu_164_p1;
wire   [0:0] tmp_6_fu_168_p2;
wire   [2:0] c_4_fu_174_p2;
wire   [2:0] c_1_fu_180_p3;
wire   [1:0] tmp_4_cast_fu_188_p4;
wire   [4:0] tmp_fu_198_p3;
wire   [4:0] b_1_cast_cast_fu_226_p3;
wire  signed [5:0] c_3_1_cast2_fu_206_p1;
wire   [5:0] b_1_cast_cast1_fu_218_p3;
wire   [0:0] tmp_6_1_fu_234_p2;
wire   [1:0] a_2_1_fu_210_p3;
wire   [1:0] a_3_1_fu_246_p3;
wire   [5:0] c_4_1_fu_240_p2;
wire  signed [29:0] tmp_2_fu_272_p1;
wire  signed [29:0] tmp_3_fu_276_p1;
wire   [29:0] tmp_4_fu_280_p3;
wire   [1:0] tmp_16_cast_fu_262_p4;
wire   [3:0] tmp_4_2_fu_300_p3;
wire   [3:0] b_2_fu_308_p2;
wire   [31:0] c_3_2_fu_292_p3;
wire   [31:0] b_2_cast_fu_314_p1;
wire   [27:0] tmp_5_fu_288_p1;
wire   [0:0] tmp_6_2_fu_318_p2;
wire   [27:0] tmp_12_fu_352_p1;
wire   [29:0] tmp_8_fu_324_p3;
wire   [29:0] tmp_10_fu_332_p1;
wire   [29:0] tmp_7_fu_356_p3;
wire   [29:0] tmp_14_fu_364_p2;
wire   [29:0] tmp_9_fu_370_p3;
wire   [1:0] tmp_17_cast_fu_342_p4;
wire   [4:0] tmp_4_3_fu_390_p4;
wire   [4:0] b_3_fu_400_p2;
wire   [31:0] c_3_3_fu_382_p3;
wire   [31:0] b_3_cast_fu_406_p1;
wire   [27:0] tmp_16_fu_378_p1;
wire   [0:0] tmp_6_3_fu_410_p2;
wire   [27:0] tmp_22_fu_444_p1;
wire   [29:0] tmp_18_fu_416_p3;
wire   [29:0] tmp_20_fu_424_p1;
wire   [29:0] tmp_s_fu_448_p3;
wire   [29:0] tmp_24_fu_456_p2;
wire   [29:0] tmp_11_fu_462_p3;
wire   [5:0] tmp_4_4_fu_482_p5;
wire   [5:0] b_4_fu_494_p2;
wire   [31:0] c_3_4_fu_474_p3;
wire   [31:0] b_4_cast_fu_500_p1;
wire   [27:0] tmp_26_fu_470_p1;
wire   [29:0] tmp_28_fu_510_p3;
wire   [29:0] tmp_30_fu_518_p1;
wire   [29:0] tmp_13_fu_637_p3;
wire   [29:0] tmp_15_fu_643_p3;
wire   [6:0] tmp_4_5_fu_660_p6;
wire   [6:0] b_5_fu_671_p2;
wire   [31:0] c_3_5_fu_653_p3;
wire   [31:0] b_5_cast_fu_677_p1;
wire   [27:0] tmp_36_fu_649_p1;
wire   [0:0] tmp_6_5_fu_681_p2;
wire   [27:0] tmp_42_fu_704_p1;
wire   [29:0] tmp_38_fu_687_p3;
wire   [29:0] tmp_40_fu_694_p1;
wire   [29:0] tmp_17_fu_708_p3;
wire   [29:0] tmp_44_fu_715_p2;
wire   [29:0] tmp_19_fu_721_p3;
wire   [7:0] tmp_4_6_fu_740_p7;
wire   [7:0] b_6_fu_753_p2;
wire   [31:0] c_3_6_fu_733_p3;
wire   [31:0] b_6_cast_fu_759_p1;
wire   [27:0] tmp_46_fu_729_p1;
wire   [0:0] tmp_6_6_fu_763_p2;
wire   [27:0] tmp_52_fu_786_p1;
wire   [29:0] tmp_48_fu_769_p3;
wire   [29:0] tmp_50_fu_776_p1;
wire   [29:0] tmp_21_fu_790_p3;
wire   [29:0] tmp_54_fu_797_p2;
wire   [29:0] tmp_23_fu_803_p3;
wire   [8:0] tmp_4_7_fu_822_p8;
wire   [8:0] b_7_fu_837_p2;
wire   [31:0] c_3_7_fu_815_p3;
wire   [31:0] b_7_cast_fu_843_p1;
wire   [27:0] tmp_56_fu_811_p1;
wire   [0:0] tmp_6_7_fu_847_p2;
wire   [27:0] tmp_60_fu_870_p1;
wire   [29:0] tmp_58_fu_853_p3;
wire   [29:0] tmp_59_fu_860_p1;
wire   [29:0] tmp_25_fu_874_p3;
wire   [29:0] tmp_61_fu_881_p2;
wire   [29:0] tmp_27_fu_887_p3;
wire   [9:0] tmp_4_8_fu_906_p9;
wire   [9:0] b_8_fu_923_p2;
wire   [31:0] c_3_8_fu_899_p3;
wire   [31:0] b_8_cast_fu_929_p1;
wire   [27:0] tmp_62_fu_895_p1;
wire   [29:0] tmp_63_fu_939_p3;
wire   [29:0] tmp_64_fu_946_p1;
wire   [29:0] tmp_29_fu_965_p3;
wire   [29:0] tmp_31_fu_971_p3;
wire   [10:0] tmp_4_9_fu_988_p10;
wire   [10:0] b_9_fu_1003_p2;
wire   [31:0] c_3_9_fu_981_p3;
wire   [31:0] b_9_cast_fu_1009_p1;
wire   [27:0] tmp_67_fu_977_p1;
wire   [0:0] tmp_6_9_fu_1013_p2;
wire   [27:0] tmp_70_fu_1036_p1;
wire   [29:0] tmp_68_fu_1019_p3;
wire   [29:0] tmp_69_fu_1026_p1;
wire   [29:0] tmp_33_fu_1040_p3;
wire   [29:0] tmp_71_fu_1047_p2;
wire   [29:0] tmp_35_fu_1053_p3;
wire   [11:0] tmp_4_s_fu_1072_p11;
wire   [11:0] b_s_fu_1089_p2;
wire   [31:0] c_3_s_fu_1065_p3;
wire   [31:0] b_cast_fu_1095_p1;
wire   [27:0] tmp_72_fu_1061_p1;
wire   [0:0] tmp_6_s_fu_1099_p2;
wire   [27:0] tmp_75_fu_1122_p1;
wire   [29:0] tmp_73_fu_1105_p3;
wire   [29:0] tmp_74_fu_1112_p1;
wire   [29:0] tmp_37_fu_1126_p3;
wire   [29:0] tmp_76_fu_1133_p2;
wire   [29:0] tmp_39_fu_1139_p3;
wire   [12:0] tmp_4_1_fu_1158_p12;
wire   [12:0] b_1_fu_1177_p2;
wire   [31:0] c_3_1_fu_1151_p3;
wire   [31:0] b_10_cast_fu_1183_p1;
wire   [27:0] tmp_77_fu_1147_p1;
wire   [0:0] tmp_6_10_fu_1187_p2;
wire   [27:0] tmp_80_fu_1210_p1;
wire   [29:0] tmp_78_fu_1193_p3;
wire   [29:0] tmp_79_fu_1200_p1;
wire   [29:0] tmp_41_fu_1214_p3;
wire   [29:0] tmp_81_fu_1221_p2;
wire   [29:0] tmp_43_fu_1227_p3;
wire   [13:0] tmp_4_10_fu_1246_p13;
wire   [13:0] b_10_fu_1267_p2;
wire   [31:0] c_3_10_fu_1239_p3;
wire   [31:0] b_11_cast_fu_1273_p1;
wire   [27:0] tmp_82_fu_1235_p1;
wire   [29:0] tmp_83_fu_1283_p3;
wire   [29:0] tmp_84_fu_1290_p1;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_684;
wire   [29:0] tmp_45_fu_1309_p3;
wire   [29:0] tmp_47_fu_1315_p3;
wire   [0:0] not_tmp_6_10_fu_1304_p2;
wire   [14:0] tmp_4_11_fu_1332_p14;
wire   [14:0] b_11_fu_1351_p2;
wire   [31:0] c_3_11_fu_1325_p3;
wire   [31:0] b_12_cast_fu_1357_p1;
wire   [27:0] tmp_87_fu_1321_p1;
wire   [0:0] tmp_6_12_fu_1361_p2;
wire   [27:0] tmp_90_fu_1384_p1;
wire   [29:0] tmp_88_fu_1367_p3;
wire   [29:0] tmp_89_fu_1374_p1;
wire   [29:0] tmp_49_fu_1388_p3;
wire   [29:0] tmp_91_fu_1395_p2;
wire   [29:0] tmp_51_fu_1401_p3;
wire   [0:0] not_tmp_6_11_fu_1378_p2;
wire   [15:0] tmp_4_12_fu_1420_p15;
wire   [15:0] b_12_fu_1441_p2;
wire   [31:0] c_3_12_fu_1413_p3;
wire   [31:0] b_13_cast_fu_1447_p1;
wire   [27:0] tmp_92_fu_1409_p1;
wire   [0:0] tmp_6_13_fu_1451_p2;
wire   [27:0] tmp_96_fu_1477_p1;
wire   [29:0] tmp_93_fu_1457_p3;
wire   [29:0] tmp_94_fu_1464_p1;
wire   [29:0] tmp_53_fu_1481_p3;
wire   [29:0] tmp_97_fu_1488_p2;
wire   [29:0] tmp_55_fu_1494_p3;
wire   [1:0] tmp_95_fu_1474_p1;
wire   [0:0] not_tmp_6_12_fu_1468_p2;
wire   [16:0] tmp_4_13_fu_1510_p16;
wire   [16:0] b_13_fu_1533_p2;
wire   [31:0] c_3_13_fu_1502_p3;
wire   [31:0] b_14_cast_fu_1539_p1;
wire   [0:0] ult_fu_1543_p2;
wire   [0:0] rev4_fu_1549_p2;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'b1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        a_1_1_reg_1583 <= a_1_1_fu_254_p3;
        not_tmp_6_2_reg_1599 <= not_tmp_6_2_fu_336_p2;
        not_tmp_6_3_reg_1615 <= not_tmp_6_3_fu_428_p2;
        tmp_18_cast_reg_1631 <= {{value_r[ap_const_lv32_17 : ap_const_lv32_16]}};
        tmp_19_cast_reg_1642 <= {{value_r[ap_const_lv32_15 : ap_const_lv32_14]}};
        tmp_20_cast_reg_1659 <= {{value_r[ap_const_lv32_13 : ap_const_lv32_12]}};
        tmp_22_cast_reg_1666 <= {{value_r[ap_const_lv32_11 : ap_const_lv32_10]}};
        tmp_23_cast_reg_1673 <= {{value_r[ap_const_lv32_F : ap_const_lv32_E]}};
        tmp_24_cast_reg_1680 <= {{value_r[ap_const_lv32_D : ap_const_lv32_C]}};
        tmp_25_cast_reg_1687 <= {{value_r[ap_const_lv32_B : ap_const_lv32_A]}};
        tmp_26_cast_reg_1694 <= {{value_r[ap_const_lv32_9 : ap_const_lv32_8]}};
        tmp_27_cast_reg_1701 <= {{value_r[ap_const_lv32_7 : ap_const_lv32_6]}};
        tmp_28_cast_reg_1708 <= {{value_r[ap_const_lv32_5 : ap_const_lv32_4]}};
        tmp_29_cast_reg_1715 <= {{value_r[ap_const_lv32_3 : ap_const_lv32_2]}};
        tmp_32_reg_1649 <= tmp_32_fu_532_p1;
        tmp_34_reg_1654 <= tmp_34_fu_536_p2;
        tmp_6_4_reg_1636 <= tmp_6_4_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        not_tmp_6_1_reg_1810 <= not_tmp_6_1_fu_1204_p2;
        not_tmp_6_8_reg_1786 <= not_tmp_6_8_fu_960_p2;
        not_tmp_6_9_reg_1794 <= not_tmp_6_9_fu_1030_p2;
        not_tmp_6_s_reg_1802 <= not_tmp_6_s_fu_1116_p2;
        tmp_6_11_reg_1818 <= tmp_6_11_fu_1277_p2;
        tmp_85_reg_1824 <= tmp_85_fu_1294_p1;
        tmp_86_reg_1829 <= tmp_86_fu_1298_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        not_tmp_6_4_reg_1722 <= not_tmp_6_4_fu_632_p2;
        not_tmp_6_5_reg_1734 <= not_tmp_6_5_fu_698_p2;
        not_tmp_6_6_reg_1746 <= not_tmp_6_6_fu_780_p2;
        not_tmp_6_7_reg_1758 <= not_tmp_6_7_fu_864_p2;
        tmp_65_reg_1776 <= tmp_65_fu_950_p1;
        tmp_66_reg_1781 <= tmp_66_fu_954_p2;
        tmp_6_8_reg_1770 <= tmp_6_8_fu_933_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_74) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_95) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_684) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_1_fu_254_p3 = ((tmp_6_1_fu_234_p2[0:0] === 1'b1) ? a_2_1_fu_210_p3 : a_3_1_fu_246_p3);

assign a_2_1_fu_210_p3 = ((tmp_6_fu_168_p2[0:0] === 1'b1) ? ap_const_lv2_0 : ap_const_lv2_2);

assign a_3_1_fu_246_p3 = ((tmp_6_fu_168_p2[0:0] === 1'b1) ? ap_const_lv2_1 : ap_const_lv2_3);

assign ap_return = {{{{{{{{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_reg_1786}}, {not_tmp_6_9_reg_1794}}, {not_tmp_6_s_reg_1802}}, {not_tmp_6_1_reg_1810}}, {not_tmp_6_10_fu_1304_p2}}, {not_tmp_6_11_fu_1378_p2}}, {not_tmp_6_12_fu_1468_p2}}, {rev4_fu_1549_p2}};

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_684 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_74 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_95 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign b_10_cast_fu_1183_p1 = b_1_fu_1177_p2;

assign b_10_fu_1267_p2 = (tmp_4_10_fu_1246_p13 | ap_const_lv14_1);

assign b_11_cast_fu_1273_p1 = b_10_fu_1267_p2;

assign b_11_fu_1351_p2 = (tmp_4_11_fu_1332_p14 | ap_const_lv15_1);

assign b_12_cast_fu_1357_p1 = b_11_fu_1351_p2;

assign b_12_fu_1441_p2 = (tmp_4_12_fu_1420_p15 | ap_const_lv16_1);

assign b_13_cast_fu_1447_p1 = b_12_fu_1441_p2;

assign b_13_fu_1533_p2 = (tmp_4_13_fu_1510_p16 | ap_const_lv17_1);

assign b_14_cast_fu_1539_p1 = b_13_fu_1533_p2;

assign b_1_cast_cast1_fu_218_p3 = ((tmp_6_fu_168_p2[0:0] === 1'b1) ? ap_const_lv6_1 : ap_const_lv6_5);

assign b_1_cast_cast_fu_226_p3 = ((tmp_6_fu_168_p2[0:0] === 1'b1) ? ap_const_lv5_1 : ap_const_lv5_5);

assign b_1_fu_1177_p2 = (tmp_4_1_fu_1158_p12 | ap_const_lv13_1);

assign b_2_cast_fu_314_p1 = b_2_fu_308_p2;

assign b_2_fu_308_p2 = (tmp_4_2_fu_300_p3 | ap_const_lv4_1);

assign b_3_cast_fu_406_p1 = b_3_fu_400_p2;

assign b_3_fu_400_p2 = (tmp_4_3_fu_390_p4 | ap_const_lv5_1);

assign b_4_cast_fu_500_p1 = b_4_fu_494_p2;

assign b_4_fu_494_p2 = (tmp_4_4_fu_482_p5 | ap_const_lv6_1);

assign b_5_cast_fu_677_p1 = b_5_fu_671_p2;

assign b_5_fu_671_p2 = (tmp_4_5_fu_660_p6 | ap_const_lv7_1);

assign b_6_cast_fu_759_p1 = b_6_fu_753_p2;

assign b_6_fu_753_p2 = (tmp_4_6_fu_740_p7 | ap_const_lv8_1);

assign b_7_cast_fu_843_p1 = b_7_fu_837_p2;

assign b_7_fu_837_p2 = (tmp_4_7_fu_822_p8 | ap_const_lv9_1);

assign b_8_cast_fu_929_p1 = b_8_fu_923_p2;

assign b_8_fu_923_p2 = (tmp_4_8_fu_906_p9 | ap_const_lv10_1);

assign b_9_cast_fu_1009_p1 = b_9_fu_1003_p2;

assign b_9_fu_1003_p2 = (tmp_4_9_fu_988_p10 | ap_const_lv11_1);

assign b_cast_fu_1095_p1 = b_s_fu_1089_p2;

assign b_s_fu_1089_p2 = (tmp_4_s_fu_1072_p11 | ap_const_lv12_1);

assign c_1_fu_180_p3 = ((tmp_6_fu_168_p2[0:0] === 1'b1) ? ap_const_lv3_0 : c_4_fu_174_p2);

assign c_3_10_fu_1239_p3 = {{tmp_43_fu_1227_p3}, {tmp_27_cast_reg_1701}};

assign c_3_11_fu_1325_p3 = {{tmp_47_fu_1315_p3}, {tmp_28_cast_reg_1708}};

assign c_3_12_fu_1413_p3 = {{tmp_51_fu_1401_p3}, {tmp_29_cast_reg_1715}};

assign c_3_13_fu_1502_p3 = {{tmp_55_fu_1494_p3}, {tmp_95_fu_1474_p1}};

assign c_3_1_cast2_fu_206_p1 = $signed(tmp_fu_198_p3);

assign c_3_1_fu_1151_p3 = {{tmp_39_fu_1139_p3}, {tmp_26_cast_reg_1694}};

assign c_3_2_fu_292_p3 = {{tmp_4_fu_280_p3}, {tmp_16_cast_fu_262_p4}};

assign c_3_3_fu_382_p3 = {{tmp_9_fu_370_p3}, {tmp_17_cast_fu_342_p4}};

assign c_3_4_fu_474_p3 = {{tmp_11_fu_462_p3}, {tmp_18_cast_fu_434_p4}};

assign c_3_5_fu_653_p3 = {{tmp_15_fu_643_p3}, {tmp_19_cast_reg_1642}};

assign c_3_6_fu_733_p3 = {{tmp_19_fu_721_p3}, {tmp_20_cast_reg_1659}};

assign c_3_7_fu_815_p3 = {{tmp_23_fu_803_p3}, {tmp_22_cast_reg_1666}};

assign c_3_8_fu_899_p3 = {{tmp_27_fu_887_p3}, {tmp_23_cast_reg_1673}};

assign c_3_9_fu_981_p3 = {{tmp_31_fu_971_p3}, {tmp_24_cast_reg_1680}};

assign c_3_s_fu_1065_p3 = {{tmp_35_fu_1053_p3}, {tmp_25_cast_reg_1687}};

assign c_4_1_fu_240_p2 = ($signed(c_3_1_cast2_fu_206_p1) - $signed(b_1_cast_cast1_fu_218_p3));

assign c_4_fu_174_p2 = ($signed(tmp1_cast_fu_164_p1) + $signed(ap_const_lv3_7));

assign not_tmp_6_10_fu_1304_p2 = (tmp_6_11_reg_1818 ^ 1'b1);

assign not_tmp_6_11_fu_1378_p2 = (tmp_6_12_fu_1361_p2 ^ 1'b1);

assign not_tmp_6_12_fu_1468_p2 = (tmp_6_13_fu_1451_p2 ^ 1'b1);

assign not_tmp_6_1_fu_1204_p2 = (tmp_6_10_fu_1187_p2 ^ 1'b1);

assign not_tmp_6_2_fu_336_p2 = (tmp_6_2_fu_318_p2 ^ 1'b1);

assign not_tmp_6_3_fu_428_p2 = (tmp_6_3_fu_410_p2 ^ 1'b1);

assign not_tmp_6_4_fu_632_p2 = (tmp_6_4_reg_1636 ^ 1'b1);

assign not_tmp_6_5_fu_698_p2 = (tmp_6_5_fu_681_p2 ^ 1'b1);

assign not_tmp_6_6_fu_780_p2 = (tmp_6_6_fu_763_p2 ^ 1'b1);

assign not_tmp_6_7_fu_864_p2 = (tmp_6_7_fu_847_p2 ^ 1'b1);

assign not_tmp_6_8_fu_960_p2 = (tmp_6_8_reg_1770 ^ 1'b1);

assign not_tmp_6_9_fu_1030_p2 = (tmp_6_9_fu_1013_p2 ^ 1'b1);

assign not_tmp_6_s_fu_1116_p2 = (tmp_6_s_fu_1099_p2 ^ 1'b1);

assign rev4_fu_1549_p2 = (ult_fu_1543_p2 ^ 1'b1);

assign tmp1_cast_fu_164_p1 = tmp_1_fu_154_p4;

assign tmp_10_fu_332_p1 = b_2_fu_308_p2;

assign tmp_11_fu_462_p3 = ((tmp_6_3_fu_410_p2[0:0] === 1'b1) ? tmp_s_fu_448_p3 : tmp_24_fu_456_p2);

assign tmp_12_fu_352_p1 = tmp_4_fu_280_p3[27:0];

assign tmp_13_fu_637_p3 = {{tmp_32_reg_1649}, {tmp_18_cast_reg_1631}};

assign tmp_14_fu_364_p2 = (tmp_8_fu_324_p3 - tmp_10_fu_332_p1);

assign tmp_15_fu_643_p3 = ((tmp_6_4_reg_1636[0:0] === 1'b1) ? tmp_13_fu_637_p3 : tmp_34_reg_1654);

assign tmp_16_cast_fu_262_p4 = {{value_r[ap_const_lv32_1B : ap_const_lv32_1A]}};

assign tmp_16_fu_378_p1 = tmp_9_fu_370_p3[27:0];

assign tmp_17_cast_fu_342_p4 = {{value_r[ap_const_lv32_19 : ap_const_lv32_18]}};

assign tmp_17_fu_708_p3 = {{tmp_42_fu_704_p1}, {tmp_19_cast_reg_1642}};

assign tmp_18_cast_fu_434_p4 = {{value_r[ap_const_lv32_17 : ap_const_lv32_16]}};

assign tmp_18_fu_416_p3 = {{tmp_16_fu_378_p1}, {tmp_17_cast_fu_342_p4}};

assign tmp_19_fu_721_p3 = ((tmp_6_5_fu_681_p2[0:0] === 1'b1) ? tmp_17_fu_708_p3 : tmp_44_fu_715_p2);

assign tmp_1_fu_154_p4 = {{value_r[ap_const_lv32_1F : ap_const_lv32_1E]}};

assign tmp_20_fu_424_p1 = b_3_fu_400_p2;

assign tmp_21_fu_790_p3 = {{tmp_52_fu_786_p1}, {tmp_20_cast_reg_1659}};

assign tmp_22_fu_444_p1 = tmp_9_fu_370_p3[27:0];

assign tmp_23_fu_803_p3 = ((tmp_6_6_fu_763_p2[0:0] === 1'b1) ? tmp_21_fu_790_p3 : tmp_54_fu_797_p2);

assign tmp_24_fu_456_p2 = (tmp_18_fu_416_p3 - tmp_20_fu_424_p1);

assign tmp_25_fu_874_p3 = {{tmp_60_fu_870_p1}, {tmp_22_cast_reg_1666}};

assign tmp_26_fu_470_p1 = tmp_11_fu_462_p3[27:0];

assign tmp_27_fu_887_p3 = ((tmp_6_7_fu_847_p2[0:0] === 1'b1) ? tmp_25_fu_874_p3 : tmp_61_fu_881_p2);

assign tmp_28_fu_510_p3 = {{tmp_26_fu_470_p1}, {tmp_18_cast_fu_434_p4}};

assign tmp_29_fu_965_p3 = {{tmp_65_reg_1776}, {tmp_23_cast_reg_1673}};

assign tmp_2_fu_272_p1 = $signed(tmp_fu_198_p3);

assign tmp_30_fu_518_p1 = b_4_fu_494_p2;

assign tmp_31_fu_971_p3 = ((tmp_6_8_reg_1770[0:0] === 1'b1) ? tmp_29_fu_965_p3 : tmp_66_reg_1781);

assign tmp_32_fu_532_p1 = tmp_11_fu_462_p3[27:0];

assign tmp_33_fu_1040_p3 = {{tmp_70_fu_1036_p1}, {tmp_24_cast_reg_1680}};

assign tmp_34_fu_536_p2 = (tmp_28_fu_510_p3 - tmp_30_fu_518_p1);

assign tmp_35_fu_1053_p3 = ((tmp_6_9_fu_1013_p2[0:0] === 1'b1) ? tmp_33_fu_1040_p3 : tmp_71_fu_1047_p2);

assign tmp_36_fu_649_p1 = tmp_15_fu_643_p3[27:0];

assign tmp_37_fu_1126_p3 = {{tmp_75_fu_1122_p1}, {tmp_25_cast_reg_1687}};

assign tmp_38_fu_687_p3 = {{tmp_36_fu_649_p1}, {tmp_19_cast_reg_1642}};

assign tmp_39_fu_1139_p3 = ((tmp_6_s_fu_1099_p2[0:0] === 1'b1) ? tmp_37_fu_1126_p3 : tmp_76_fu_1133_p2);

assign tmp_3_fu_276_p1 = $signed(c_4_1_fu_240_p2);

assign tmp_40_fu_694_p1 = b_5_fu_671_p2;

assign tmp_41_fu_1214_p3 = {{tmp_80_fu_1210_p1}, {tmp_26_cast_reg_1694}};

assign tmp_42_fu_704_p1 = tmp_15_fu_643_p3[27:0];

assign tmp_43_fu_1227_p3 = ((tmp_6_10_fu_1187_p2[0:0] === 1'b1) ? tmp_41_fu_1214_p3 : tmp_81_fu_1221_p2);

assign tmp_44_fu_715_p2 = (tmp_38_fu_687_p3 - tmp_40_fu_694_p1);

assign tmp_45_fu_1309_p3 = {{tmp_85_reg_1824}, {tmp_27_cast_reg_1701}};

assign tmp_46_fu_729_p1 = tmp_19_fu_721_p3[27:0];

assign tmp_47_fu_1315_p3 = ((tmp_6_11_reg_1818[0:0] === 1'b1) ? tmp_45_fu_1309_p3 : tmp_86_reg_1829);

assign tmp_48_fu_769_p3 = {{tmp_46_fu_729_p1}, {tmp_20_cast_reg_1659}};

assign tmp_49_fu_1388_p3 = {{tmp_90_fu_1384_p1}, {tmp_28_cast_reg_1708}};

assign tmp_4_10_fu_1246_p13 = {{{{{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_fu_960_p2}}, {not_tmp_6_9_fu_1030_p2}}, {not_tmp_6_s_fu_1116_p2}}, {not_tmp_6_1_fu_1204_p2}}, {ap_const_lv2_0}};

assign tmp_4_11_fu_1332_p14 = {{{{{{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_reg_1786}}, {not_tmp_6_9_reg_1794}}, {not_tmp_6_s_reg_1802}}, {not_tmp_6_1_reg_1810}}, {not_tmp_6_10_fu_1304_p2}}, {ap_const_lv2_0}};

assign tmp_4_12_fu_1420_p15 = {{{{{{{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_reg_1786}}, {not_tmp_6_9_reg_1794}}, {not_tmp_6_s_reg_1802}}, {not_tmp_6_1_reg_1810}}, {not_tmp_6_10_fu_1304_p2}}, {not_tmp_6_11_fu_1378_p2}}, {ap_const_lv2_0}};

assign tmp_4_13_fu_1510_p16 = {{{{{{{{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_reg_1786}}, {not_tmp_6_9_reg_1794}}, {not_tmp_6_s_reg_1802}}, {not_tmp_6_1_reg_1810}}, {not_tmp_6_10_fu_1304_p2}}, {not_tmp_6_11_fu_1378_p2}}, {not_tmp_6_12_fu_1468_p2}}, {ap_const_lv2_0}};

assign tmp_4_1_fu_1158_p12 = {{{{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_fu_960_p2}}, {not_tmp_6_9_fu_1030_p2}}, {not_tmp_6_s_fu_1116_p2}}, {ap_const_lv2_0}};

assign tmp_4_2_fu_300_p3 = {{a_1_1_fu_254_p3}, {ap_const_lv2_0}};

assign tmp_4_3_fu_390_p4 = {{{a_1_1_fu_254_p3}, {not_tmp_6_2_fu_336_p2}}, {ap_const_lv2_0}};

assign tmp_4_4_fu_482_p5 = {{{{a_1_1_fu_254_p3}, {not_tmp_6_2_fu_336_p2}}, {not_tmp_6_3_fu_428_p2}}, {ap_const_lv2_0}};

assign tmp_4_5_fu_660_p6 = {{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_fu_632_p2}}, {ap_const_lv2_0}};

assign tmp_4_6_fu_740_p7 = {{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_fu_632_p2}}, {not_tmp_6_5_fu_698_p2}}, {ap_const_lv2_0}};

assign tmp_4_7_fu_822_p8 = {{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_fu_632_p2}}, {not_tmp_6_5_fu_698_p2}}, {not_tmp_6_6_fu_780_p2}}, {ap_const_lv2_0}};

assign tmp_4_8_fu_906_p9 = {{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_fu_632_p2}}, {not_tmp_6_5_fu_698_p2}}, {not_tmp_6_6_fu_780_p2}}, {not_tmp_6_7_fu_864_p2}}, {ap_const_lv2_0}};

assign tmp_4_9_fu_988_p10 = {{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_fu_960_p2}}, {ap_const_lv2_0}};

assign tmp_4_cast_fu_188_p4 = {{value_r[ap_const_lv32_1D : ap_const_lv32_1C]}};

assign tmp_4_fu_280_p3 = ((tmp_6_1_fu_234_p2[0:0] === 1'b1) ? tmp_2_fu_272_p1 : tmp_3_fu_276_p1);

assign tmp_4_s_fu_1072_p11 = {{{{{{{{{{a_1_1_reg_1583}, {not_tmp_6_2_reg_1599}}, {not_tmp_6_3_reg_1615}}, {not_tmp_6_4_reg_1722}}, {not_tmp_6_5_reg_1734}}, {not_tmp_6_6_reg_1746}}, {not_tmp_6_7_reg_1758}}, {not_tmp_6_8_fu_960_p2}}, {not_tmp_6_9_fu_1030_p2}}, {ap_const_lv2_0}};

assign tmp_50_fu_776_p1 = b_6_fu_753_p2;

assign tmp_51_fu_1401_p3 = ((tmp_6_12_fu_1361_p2[0:0] === 1'b1) ? tmp_49_fu_1388_p3 : tmp_91_fu_1395_p2);

assign tmp_52_fu_786_p1 = tmp_19_fu_721_p3[27:0];

assign tmp_53_fu_1481_p3 = {{tmp_96_fu_1477_p1}, {tmp_29_cast_reg_1715}};

assign tmp_54_fu_797_p2 = (tmp_48_fu_769_p3 - tmp_50_fu_776_p1);

assign tmp_55_fu_1494_p3 = ((tmp_6_13_fu_1451_p2[0:0] === 1'b1) ? tmp_53_fu_1481_p3 : tmp_97_fu_1488_p2);

assign tmp_56_fu_811_p1 = tmp_23_fu_803_p3[27:0];

assign tmp_58_fu_853_p3 = {{tmp_56_fu_811_p1}, {tmp_22_cast_reg_1666}};

assign tmp_59_fu_860_p1 = b_7_fu_837_p2;

assign tmp_5_fu_288_p1 = tmp_4_fu_280_p3[27:0];

assign tmp_60_fu_870_p1 = tmp_23_fu_803_p3[27:0];

assign tmp_61_fu_881_p2 = (tmp_58_fu_853_p3 - tmp_59_fu_860_p1);

assign tmp_62_fu_895_p1 = tmp_27_fu_887_p3[27:0];

assign tmp_63_fu_939_p3 = {{tmp_62_fu_895_p1}, {tmp_23_cast_reg_1673}};

assign tmp_64_fu_946_p1 = b_8_fu_923_p2;

assign tmp_65_fu_950_p1 = tmp_27_fu_887_p3[27:0];

assign tmp_66_fu_954_p2 = (tmp_63_fu_939_p3 - tmp_64_fu_946_p1);

assign tmp_67_fu_977_p1 = tmp_31_fu_971_p3[27:0];

assign tmp_68_fu_1019_p3 = {{tmp_67_fu_977_p1}, {tmp_24_cast_reg_1680}};

assign tmp_69_fu_1026_p1 = b_9_fu_1003_p2;

assign tmp_6_10_fu_1187_p2 = ((c_3_1_fu_1151_p3 < b_10_cast_fu_1183_p1) ? 1'b1 : 1'b0);

assign tmp_6_11_fu_1277_p2 = ((c_3_10_fu_1239_p3 < b_11_cast_fu_1273_p1) ? 1'b1 : 1'b0);

assign tmp_6_12_fu_1361_p2 = ((c_3_11_fu_1325_p3 < b_12_cast_fu_1357_p1) ? 1'b1 : 1'b0);

assign tmp_6_13_fu_1451_p2 = ((c_3_12_fu_1413_p3 < b_13_cast_fu_1447_p1) ? 1'b1 : 1'b0);

assign tmp_6_1_fu_234_p2 = ((tmp_fu_198_p3 < b_1_cast_cast_fu_226_p3) ? 1'b1 : 1'b0);

assign tmp_6_2_fu_318_p2 = ((c_3_2_fu_292_p3 < b_2_cast_fu_314_p1) ? 1'b1 : 1'b0);

assign tmp_6_3_fu_410_p2 = ((c_3_3_fu_382_p3 < b_3_cast_fu_406_p1) ? 1'b1 : 1'b0);

assign tmp_6_4_fu_504_p2 = ((c_3_4_fu_474_p3 < b_4_cast_fu_500_p1) ? 1'b1 : 1'b0);

assign tmp_6_5_fu_681_p2 = ((c_3_5_fu_653_p3 < b_5_cast_fu_677_p1) ? 1'b1 : 1'b0);

assign tmp_6_6_fu_763_p2 = ((c_3_6_fu_733_p3 < b_6_cast_fu_759_p1) ? 1'b1 : 1'b0);

assign tmp_6_7_fu_847_p2 = ((c_3_7_fu_815_p3 < b_7_cast_fu_843_p1) ? 1'b1 : 1'b0);

assign tmp_6_8_fu_933_p2 = ((c_3_8_fu_899_p3 < b_8_cast_fu_929_p1) ? 1'b1 : 1'b0);

assign tmp_6_9_fu_1013_p2 = ((c_3_9_fu_981_p3 < b_9_cast_fu_1009_p1) ? 1'b1 : 1'b0);

assign tmp_6_fu_168_p2 = ((tmp_1_fu_154_p4 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign tmp_6_s_fu_1099_p2 = ((c_3_s_fu_1065_p3 < b_cast_fu_1095_p1) ? 1'b1 : 1'b0);

assign tmp_70_fu_1036_p1 = tmp_31_fu_971_p3[27:0];

assign tmp_71_fu_1047_p2 = (tmp_68_fu_1019_p3 - tmp_69_fu_1026_p1);

assign tmp_72_fu_1061_p1 = tmp_35_fu_1053_p3[27:0];

assign tmp_73_fu_1105_p3 = {{tmp_72_fu_1061_p1}, {tmp_25_cast_reg_1687}};

assign tmp_74_fu_1112_p1 = b_s_fu_1089_p2;

assign tmp_75_fu_1122_p1 = tmp_35_fu_1053_p3[27:0];

assign tmp_76_fu_1133_p2 = (tmp_73_fu_1105_p3 - tmp_74_fu_1112_p1);

assign tmp_77_fu_1147_p1 = tmp_39_fu_1139_p3[27:0];

assign tmp_78_fu_1193_p3 = {{tmp_77_fu_1147_p1}, {tmp_26_cast_reg_1694}};

assign tmp_79_fu_1200_p1 = b_1_fu_1177_p2;

assign tmp_7_fu_356_p3 = {{tmp_12_fu_352_p1}, {tmp_16_cast_fu_262_p4}};

assign tmp_80_fu_1210_p1 = tmp_39_fu_1139_p3[27:0];

assign tmp_81_fu_1221_p2 = (tmp_78_fu_1193_p3 - tmp_79_fu_1200_p1);

assign tmp_82_fu_1235_p1 = tmp_43_fu_1227_p3[27:0];

assign tmp_83_fu_1283_p3 = {{tmp_82_fu_1235_p1}, {tmp_27_cast_reg_1701}};

assign tmp_84_fu_1290_p1 = b_10_fu_1267_p2;

assign tmp_85_fu_1294_p1 = tmp_43_fu_1227_p3[27:0];

assign tmp_86_fu_1298_p2 = (tmp_83_fu_1283_p3 - tmp_84_fu_1290_p1);

assign tmp_87_fu_1321_p1 = tmp_47_fu_1315_p3[27:0];

assign tmp_88_fu_1367_p3 = {{tmp_87_fu_1321_p1}, {tmp_28_cast_reg_1708}};

assign tmp_89_fu_1374_p1 = b_11_fu_1351_p2;

assign tmp_8_fu_324_p3 = {{tmp_5_fu_288_p1}, {tmp_16_cast_fu_262_p4}};

assign tmp_90_fu_1384_p1 = tmp_47_fu_1315_p3[27:0];

assign tmp_91_fu_1395_p2 = (tmp_88_fu_1367_p3 - tmp_89_fu_1374_p1);

assign tmp_92_fu_1409_p1 = tmp_51_fu_1401_p3[27:0];

assign tmp_93_fu_1457_p3 = {{tmp_92_fu_1409_p1}, {tmp_29_cast_reg_1715}};

assign tmp_94_fu_1464_p1 = b_12_fu_1441_p2;

assign tmp_95_fu_1474_p1 = value_r[1:0];

assign tmp_96_fu_1477_p1 = tmp_51_fu_1401_p3[27:0];

assign tmp_97_fu_1488_p2 = (tmp_93_fu_1457_p3 - tmp_94_fu_1464_p1);

assign tmp_9_fu_370_p3 = ((tmp_6_2_fu_318_p2[0:0] === 1'b1) ? tmp_7_fu_356_p3 : tmp_14_fu_364_p2);

assign tmp_fu_198_p3 = {{c_1_fu_180_p3}, {tmp_4_cast_fu_188_p4}};

assign tmp_s_fu_448_p3 = {{tmp_22_fu_444_p1}, {tmp_17_cast_fu_342_p4}};

assign ult_fu_1543_p2 = ((c_3_13_fu_1502_p3 < b_14_cast_fu_1539_p1) ? 1'b1 : 1'b0);

endmodule //detect_face_int_sqrt
