INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/robert/xilinx_projects/systemilatest/systemilatest.tmp/axi_injector_v1_0_project/AXI_Injector_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/robert/xilinx_projects/ip_repo/TestMultiReg_1.0/hdl/TestMultiReg_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestMultiReg_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/robert/xilinx_projects/ip_repo/TestMultiReg_1.0/hdl/TestMultiReg_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestMultiReg_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/robert/xilinx_projects/ip_repo/TestMultiReg_1.0/src/axisampler_fifo_elegant_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/robert/xilinx_projects/ip_repo/TestMultiReg_1.0/src/fifo_injector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_injector
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/robert/xilinx_projects/ip_repo/TestMultiReg_1.0/src/tb_AXIInjector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_AXIInjector
