TimeQuest Timing Analyzer report for alu_mem
Wed Jan 20 18:03:46 2021
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; alu_mem                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 343.05 MHz ; 200.0 MHz       ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.915 ; -30.632       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.000 ; -185.380              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.037     ; 2.843      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.025     ; 2.854      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.025     ; 2.854      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.037     ; 2.843      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mem|Mem_block|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; bs_data_in[*]   ; clk        ; 4.222 ; 4.222 ; Rise       ; clk             ;
;  bs_data_in[0]  ; clk        ; 3.889 ; 3.889 ; Rise       ; clk             ;
;  bs_data_in[1]  ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
;  bs_data_in[2]  ; clk        ; 4.222 ; 4.222 ; Rise       ; clk             ;
;  bs_data_in[3]  ; clk        ; 3.894 ; 3.894 ; Rise       ; clk             ;
;  bs_data_in[4]  ; clk        ; 3.128 ; 3.128 ; Rise       ; clk             ;
;  bs_data_in[5]  ; clk        ; 4.053 ; 4.053 ; Rise       ; clk             ;
;  bs_data_in[6]  ; clk        ; 4.113 ; 4.113 ; Rise       ; clk             ;
;  bs_data_in[7]  ; clk        ; 3.436 ; 3.436 ; Rise       ; clk             ;
; bs_from_cte[*]  ; clk        ; 5.579 ; 5.579 ; Rise       ; clk             ;
;  bs_from_cte[0] ; clk        ; 4.571 ; 4.571 ; Rise       ; clk             ;
;  bs_from_cte[1] ; clk        ; 4.256 ; 4.256 ; Rise       ; clk             ;
;  bs_from_cte[2] ; clk        ; 4.583 ; 4.583 ; Rise       ; clk             ;
;  bs_from_cte[3] ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  bs_from_cte[4] ; clk        ; 4.341 ; 4.341 ; Rise       ; clk             ;
;  bs_from_cte[5] ; clk        ; 5.579 ; 5.579 ; Rise       ; clk             ;
; bs_from_rb[*]   ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  bs_from_rb[0]  ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  bs_from_rb[1]  ; clk        ; 5.199 ; 5.199 ; Rise       ; clk             ;
;  bs_from_rb[2]  ; clk        ; 5.319 ; 5.319 ; Rise       ; clk             ;
;  bs_from_rb[3]  ; clk        ; 5.708 ; 5.708 ; Rise       ; clk             ;
;  bs_from_rb[4]  ; clk        ; 5.422 ; 5.422 ; Rise       ; clk             ;
;  bs_from_rb[5]  ; clk        ; 4.810 ; 4.810 ; Rise       ; clk             ;
; bs_mem_wr_en    ; clk        ; 4.332 ; 4.332 ; Rise       ; clk             ;
; bs_ng_cte_incr  ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; ds_data_in[*]   ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
;  ds_data_in[0]  ; clk        ; 3.386 ; 3.386 ; Rise       ; clk             ;
;  ds_data_in[1]  ; clk        ; 3.127 ; 3.127 ; Rise       ; clk             ;
;  ds_data_in[2]  ; clk        ; 3.417 ; 3.417 ; Rise       ; clk             ;
;  ds_data_in[3]  ; clk        ; 3.440 ; 3.440 ; Rise       ; clk             ;
;  ds_data_in[4]  ; clk        ; 3.156 ; 3.156 ; Rise       ; clk             ;
;  ds_data_in[5]  ; clk        ; 3.389 ; 3.389 ; Rise       ; clk             ;
;  ds_data_in[6]  ; clk        ; 3.436 ; 3.436 ; Rise       ; clk             ;
;  ds_data_in[7]  ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
; ds_from_cte[*]  ; clk        ; 6.284 ; 6.284 ; Rise       ; clk             ;
;  ds_from_cte[0] ; clk        ; 4.475 ; 4.475 ; Rise       ; clk             ;
;  ds_from_cte[1] ; clk        ; 4.728 ; 4.728 ; Rise       ; clk             ;
;  ds_from_cte[2] ; clk        ; 4.829 ; 4.829 ; Rise       ; clk             ;
;  ds_from_cte[3] ; clk        ; 4.941 ; 4.941 ; Rise       ; clk             ;
;  ds_from_cte[4] ; clk        ; 6.284 ; 6.284 ; Rise       ; clk             ;
;  ds_from_cte[5] ; clk        ; 5.193 ; 5.193 ; Rise       ; clk             ;
; ds_from_rb[*]   ; clk        ; 6.714 ; 6.714 ; Rise       ; clk             ;
;  ds_from_rb[0]  ; clk        ; 6.112 ; 6.112 ; Rise       ; clk             ;
;  ds_from_rb[1]  ; clk        ; 5.817 ; 5.817 ; Rise       ; clk             ;
;  ds_from_rb[2]  ; clk        ; 5.393 ; 5.393 ; Rise       ; clk             ;
;  ds_from_rb[3]  ; clk        ; 6.093 ; 6.093 ; Rise       ; clk             ;
;  ds_from_rb[4]  ; clk        ; 6.714 ; 6.714 ; Rise       ; clk             ;
;  ds_from_rb[5]  ; clk        ; 5.189 ; 5.189 ; Rise       ; clk             ;
; ds_mem_wr_en    ; clk        ; 4.411 ; 4.411 ; Rise       ; clk             ;
; ds_ng_cte_incr  ; clk        ; 5.909 ; 5.909 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; bs_data_in[*]   ; clk        ; -2.859 ; -2.859 ; Rise       ; clk             ;
;  bs_data_in[0]  ; clk        ; -3.620 ; -3.620 ; Rise       ; clk             ;
;  bs_data_in[1]  ; clk        ; -3.193 ; -3.193 ; Rise       ; clk             ;
;  bs_data_in[2]  ; clk        ; -3.953 ; -3.953 ; Rise       ; clk             ;
;  bs_data_in[3]  ; clk        ; -3.625 ; -3.625 ; Rise       ; clk             ;
;  bs_data_in[4]  ; clk        ; -2.859 ; -2.859 ; Rise       ; clk             ;
;  bs_data_in[5]  ; clk        ; -3.784 ; -3.784 ; Rise       ; clk             ;
;  bs_data_in[6]  ; clk        ; -3.844 ; -3.844 ; Rise       ; clk             ;
;  bs_data_in[7]  ; clk        ; -3.167 ; -3.167 ; Rise       ; clk             ;
; bs_from_cte[*]  ; clk        ; -3.987 ; -3.987 ; Rise       ; clk             ;
;  bs_from_cte[0] ; clk        ; -4.302 ; -4.302 ; Rise       ; clk             ;
;  bs_from_cte[1] ; clk        ; -3.987 ; -3.987 ; Rise       ; clk             ;
;  bs_from_cte[2] ; clk        ; -4.314 ; -4.314 ; Rise       ; clk             ;
;  bs_from_cte[3] ; clk        ; -4.051 ; -4.051 ; Rise       ; clk             ;
;  bs_from_cte[4] ; clk        ; -4.072 ; -4.072 ; Rise       ; clk             ;
;  bs_from_cte[5] ; clk        ; -5.310 ; -5.310 ; Rise       ; clk             ;
; bs_from_rb[*]   ; clk        ; -4.298 ; -4.298 ; Rise       ; clk             ;
;  bs_from_rb[0]  ; clk        ; -4.809 ; -4.809 ; Rise       ; clk             ;
;  bs_from_rb[1]  ; clk        ; -4.298 ; -4.298 ; Rise       ; clk             ;
;  bs_from_rb[2]  ; clk        ; -4.532 ; -4.532 ; Rise       ; clk             ;
;  bs_from_rb[3]  ; clk        ; -4.754 ; -4.754 ; Rise       ; clk             ;
;  bs_from_rb[4]  ; clk        ; -4.758 ; -4.758 ; Rise       ; clk             ;
;  bs_from_rb[5]  ; clk        ; -4.541 ; -4.541 ; Rise       ; clk             ;
; bs_mem_wr_en    ; clk        ; -4.063 ; -4.063 ; Rise       ; clk             ;
; bs_ng_cte_incr  ; clk        ; -5.259 ; -5.259 ; Rise       ; clk             ;
; ds_data_in[*]   ; clk        ; -2.858 ; -2.858 ; Rise       ; clk             ;
;  ds_data_in[0]  ; clk        ; -3.117 ; -3.117 ; Rise       ; clk             ;
;  ds_data_in[1]  ; clk        ; -2.858 ; -2.858 ; Rise       ; clk             ;
;  ds_data_in[2]  ; clk        ; -3.148 ; -3.148 ; Rise       ; clk             ;
;  ds_data_in[3]  ; clk        ; -3.171 ; -3.171 ; Rise       ; clk             ;
;  ds_data_in[4]  ; clk        ; -2.887 ; -2.887 ; Rise       ; clk             ;
;  ds_data_in[5]  ; clk        ; -3.120 ; -3.120 ; Rise       ; clk             ;
;  ds_data_in[6]  ; clk        ; -3.167 ; -3.167 ; Rise       ; clk             ;
;  ds_data_in[7]  ; clk        ; -3.700 ; -3.700 ; Rise       ; clk             ;
; ds_from_cte[*]  ; clk        ; -4.206 ; -4.206 ; Rise       ; clk             ;
;  ds_from_cte[0] ; clk        ; -4.206 ; -4.206 ; Rise       ; clk             ;
;  ds_from_cte[1] ; clk        ; -4.459 ; -4.459 ; Rise       ; clk             ;
;  ds_from_cte[2] ; clk        ; -4.560 ; -4.560 ; Rise       ; clk             ;
;  ds_from_cte[3] ; clk        ; -4.672 ; -4.672 ; Rise       ; clk             ;
;  ds_from_cte[4] ; clk        ; -6.015 ; -6.015 ; Rise       ; clk             ;
;  ds_from_cte[5] ; clk        ; -4.924 ; -4.924 ; Rise       ; clk             ;
; ds_from_rb[*]   ; clk        ; -4.548 ; -4.548 ; Rise       ; clk             ;
;  ds_from_rb[0]  ; clk        ; -4.983 ; -4.983 ; Rise       ; clk             ;
;  ds_from_rb[1]  ; clk        ; -4.757 ; -4.757 ; Rise       ; clk             ;
;  ds_from_rb[2]  ; clk        ; -4.548 ; -4.548 ; Rise       ; clk             ;
;  ds_from_rb[3]  ; clk        ; -5.355 ; -5.355 ; Rise       ; clk             ;
;  ds_from_rb[4]  ; clk        ; -5.699 ; -5.699 ; Rise       ; clk             ;
;  ds_from_rb[5]  ; clk        ; -4.920 ; -4.920 ; Rise       ; clk             ;
; ds_mem_wr_en    ; clk        ; -4.142 ; -4.142 ; Rise       ; clk             ;
; ds_ng_cte_incr  ; clk        ; -5.416 ; -5.416 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; bs_data_out[*]  ; clk        ; 11.828 ; 11.828 ; Rise       ; clk             ;
;  bs_data_out[0] ; clk        ; 11.788 ; 11.788 ; Rise       ; clk             ;
;  bs_data_out[1] ; clk        ; 9.871  ; 9.871  ; Rise       ; clk             ;
;  bs_data_out[2] ; clk        ; 11.761 ; 11.761 ; Rise       ; clk             ;
;  bs_data_out[3] ; clk        ; 11.556 ; 11.556 ; Rise       ; clk             ;
;  bs_data_out[4] ; clk        ; 11.174 ; 11.174 ; Rise       ; clk             ;
;  bs_data_out[5] ; clk        ; 10.256 ; 10.256 ; Rise       ; clk             ;
;  bs_data_out[6] ; clk        ; 11.828 ; 11.828 ; Rise       ; clk             ;
;  bs_data_out[7] ; clk        ; 9.612  ; 9.612  ; Rise       ; clk             ;
; ds_data_out[*]  ; clk        ; 12.115 ; 12.115 ; Rise       ; clk             ;
;  ds_data_out[0] ; clk        ; 12.027 ; 12.027 ; Rise       ; clk             ;
;  ds_data_out[1] ; clk        ; 12.115 ; 12.115 ; Rise       ; clk             ;
;  ds_data_out[2] ; clk        ; 11.852 ; 11.852 ; Rise       ; clk             ;
;  ds_data_out[3] ; clk        ; 11.746 ; 11.746 ; Rise       ; clk             ;
;  ds_data_out[4] ; clk        ; 9.651  ; 9.651  ; Rise       ; clk             ;
;  ds_data_out[5] ; clk        ; 11.855 ; 11.855 ; Rise       ; clk             ;
;  ds_data_out[6] ; clk        ; 11.763 ; 11.763 ; Rise       ; clk             ;
;  ds_data_out[7] ; clk        ; 11.686 ; 11.686 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; bs_data_out[*]  ; clk        ; 9.612  ; 9.612  ; Rise       ; clk             ;
;  bs_data_out[0] ; clk        ; 11.788 ; 11.788 ; Rise       ; clk             ;
;  bs_data_out[1] ; clk        ; 9.871  ; 9.871  ; Rise       ; clk             ;
;  bs_data_out[2] ; clk        ; 11.761 ; 11.761 ; Rise       ; clk             ;
;  bs_data_out[3] ; clk        ; 11.556 ; 11.556 ; Rise       ; clk             ;
;  bs_data_out[4] ; clk        ; 11.174 ; 11.174 ; Rise       ; clk             ;
;  bs_data_out[5] ; clk        ; 10.256 ; 10.256 ; Rise       ; clk             ;
;  bs_data_out[6] ; clk        ; 11.828 ; 11.828 ; Rise       ; clk             ;
;  bs_data_out[7] ; clk        ; 9.612  ; 9.612  ; Rise       ; clk             ;
; ds_data_out[*]  ; clk        ; 9.651  ; 9.651  ; Rise       ; clk             ;
;  ds_data_out[0] ; clk        ; 12.027 ; 12.027 ; Rise       ; clk             ;
;  ds_data_out[1] ; clk        ; 12.115 ; 12.115 ; Rise       ; clk             ;
;  ds_data_out[2] ; clk        ; 11.852 ; 11.852 ; Rise       ; clk             ;
;  ds_data_out[3] ; clk        ; 11.746 ; 11.746 ; Rise       ; clk             ;
;  ds_data_out[4] ; clk        ; 9.651  ; 9.651  ; Rise       ; clk             ;
;  ds_data_out[5] ; clk        ; 11.855 ; 11.855 ; Rise       ; clk             ;
;  ds_data_out[6] ; clk        ; 11.763 ; 11.763 ; Rise       ; clk             ;
;  ds_data_out[7] ; clk        ; 11.686 ; 11.686 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.460 ; -23.336       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.318 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.000 ; -185.380              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.018     ; 2.438      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.018     ; 2.438      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7 ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; mem_2port:mem|mem_quartus:Mem_block|altsyncram:altsyncram_component|altsyncram_8m62:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; mem|Mem_block|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; bs_data_in[*]   ; clk        ; 2.310 ; 2.310 ; Rise       ; clk             ;
;  bs_data_in[0]  ; clk        ; 2.046 ; 2.046 ; Rise       ; clk             ;
;  bs_data_in[1]  ; clk        ; 1.835 ; 1.835 ; Rise       ; clk             ;
;  bs_data_in[2]  ; clk        ; 2.310 ; 2.310 ; Rise       ; clk             ;
;  bs_data_in[3]  ; clk        ; 2.049 ; 2.049 ; Rise       ; clk             ;
;  bs_data_in[4]  ; clk        ; 1.656 ; 1.656 ; Rise       ; clk             ;
;  bs_data_in[5]  ; clk        ; 2.160 ; 2.160 ; Rise       ; clk             ;
;  bs_data_in[6]  ; clk        ; 2.135 ; 2.135 ; Rise       ; clk             ;
;  bs_data_in[7]  ; clk        ; 1.825 ; 1.825 ; Rise       ; clk             ;
; bs_from_cte[*]  ; clk        ; 2.890 ; 2.890 ; Rise       ; clk             ;
;  bs_from_cte[0] ; clk        ; 2.302 ; 2.302 ; Rise       ; clk             ;
;  bs_from_cte[1] ; clk        ; 2.197 ; 2.197 ; Rise       ; clk             ;
;  bs_from_cte[2] ; clk        ; 2.355 ; 2.355 ; Rise       ; clk             ;
;  bs_from_cte[3] ; clk        ; 2.210 ; 2.210 ; Rise       ; clk             ;
;  bs_from_cte[4] ; clk        ; 2.223 ; 2.223 ; Rise       ; clk             ;
;  bs_from_cte[5] ; clk        ; 2.890 ; 2.890 ; Rise       ; clk             ;
; bs_from_rb[*]   ; clk        ; 2.936 ; 2.936 ; Rise       ; clk             ;
;  bs_from_rb[0]  ; clk        ; 2.915 ; 2.915 ; Rise       ; clk             ;
;  bs_from_rb[1]  ; clk        ; 2.585 ; 2.585 ; Rise       ; clk             ;
;  bs_from_rb[2]  ; clk        ; 2.625 ; 2.625 ; Rise       ; clk             ;
;  bs_from_rb[3]  ; clk        ; 2.936 ; 2.936 ; Rise       ; clk             ;
;  bs_from_rb[4]  ; clk        ; 2.768 ; 2.768 ; Rise       ; clk             ;
;  bs_from_rb[5]  ; clk        ; 2.413 ; 2.413 ; Rise       ; clk             ;
; bs_mem_wr_en    ; clk        ; 2.339 ; 2.339 ; Rise       ; clk             ;
; bs_ng_cte_incr  ; clk        ; 2.966 ; 2.966 ; Rise       ; clk             ;
; ds_data_in[*]   ; clk        ; 2.104 ; 2.104 ; Rise       ; clk             ;
;  ds_data_in[0]  ; clk        ; 1.788 ; 1.788 ; Rise       ; clk             ;
;  ds_data_in[1]  ; clk        ; 1.664 ; 1.664 ; Rise       ; clk             ;
;  ds_data_in[2]  ; clk        ; 1.807 ; 1.807 ; Rise       ; clk             ;
;  ds_data_in[3]  ; clk        ; 1.829 ; 1.829 ; Rise       ; clk             ;
;  ds_data_in[4]  ; clk        ; 1.685 ; 1.685 ; Rise       ; clk             ;
;  ds_data_in[5]  ; clk        ; 1.794 ; 1.794 ; Rise       ; clk             ;
;  ds_data_in[6]  ; clk        ; 1.830 ; 1.830 ; Rise       ; clk             ;
;  ds_data_in[7]  ; clk        ; 2.104 ; 2.104 ; Rise       ; clk             ;
; ds_from_cte[*]  ; clk        ; 3.244 ; 3.244 ; Rise       ; clk             ;
;  ds_from_cte[0] ; clk        ; 2.264 ; 2.264 ; Rise       ; clk             ;
;  ds_from_cte[1] ; clk        ; 2.393 ; 2.393 ; Rise       ; clk             ;
;  ds_from_cte[2] ; clk        ; 2.436 ; 2.436 ; Rise       ; clk             ;
;  ds_from_cte[3] ; clk        ; 2.480 ; 2.480 ; Rise       ; clk             ;
;  ds_from_cte[4] ; clk        ; 3.244 ; 3.244 ; Rise       ; clk             ;
;  ds_from_cte[5] ; clk        ; 2.587 ; 2.587 ; Rise       ; clk             ;
; ds_from_rb[*]   ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  ds_from_rb[0]  ; clk        ; 3.002 ; 3.002 ; Rise       ; clk             ;
;  ds_from_rb[1]  ; clk        ; 2.861 ; 2.861 ; Rise       ; clk             ;
;  ds_from_rb[2]  ; clk        ; 2.697 ; 2.697 ; Rise       ; clk             ;
;  ds_from_rb[3]  ; clk        ; 3.110 ; 3.110 ; Rise       ; clk             ;
;  ds_from_rb[4]  ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  ds_from_rb[5]  ; clk        ; 2.580 ; 2.580 ; Rise       ; clk             ;
; ds_mem_wr_en    ; clk        ; 2.386 ; 2.386 ; Rise       ; clk             ;
; ds_ng_cte_incr  ; clk        ; 3.065 ; 3.065 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; bs_data_in[*]   ; clk        ; -1.517 ; -1.517 ; Rise       ; clk             ;
;  bs_data_in[0]  ; clk        ; -1.907 ; -1.907 ; Rise       ; clk             ;
;  bs_data_in[1]  ; clk        ; -1.696 ; -1.696 ; Rise       ; clk             ;
;  bs_data_in[2]  ; clk        ; -2.171 ; -2.171 ; Rise       ; clk             ;
;  bs_data_in[3]  ; clk        ; -1.910 ; -1.910 ; Rise       ; clk             ;
;  bs_data_in[4]  ; clk        ; -1.517 ; -1.517 ; Rise       ; clk             ;
;  bs_data_in[5]  ; clk        ; -2.021 ; -2.021 ; Rise       ; clk             ;
;  bs_data_in[6]  ; clk        ; -1.996 ; -1.996 ; Rise       ; clk             ;
;  bs_data_in[7]  ; clk        ; -1.686 ; -1.686 ; Rise       ; clk             ;
; bs_from_cte[*]  ; clk        ; -2.058 ; -2.058 ; Rise       ; clk             ;
;  bs_from_cte[0] ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
;  bs_from_cte[1] ; clk        ; -2.058 ; -2.058 ; Rise       ; clk             ;
;  bs_from_cte[2] ; clk        ; -2.216 ; -2.216 ; Rise       ; clk             ;
;  bs_from_cte[3] ; clk        ; -2.071 ; -2.071 ; Rise       ; clk             ;
;  bs_from_cte[4] ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
;  bs_from_cte[5] ; clk        ; -2.751 ; -2.751 ; Rise       ; clk             ;
; bs_from_rb[*]   ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
;  bs_from_rb[0]  ; clk        ; -2.428 ; -2.428 ; Rise       ; clk             ;
;  bs_from_rb[1]  ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
;  bs_from_rb[2]  ; clk        ; -2.270 ; -2.270 ; Rise       ; clk             ;
;  bs_from_rb[3]  ; clk        ; -2.492 ; -2.492 ; Rise       ; clk             ;
;  bs_from_rb[4]  ; clk        ; -2.439 ; -2.439 ; Rise       ; clk             ;
;  bs_from_rb[5]  ; clk        ; -2.274 ; -2.274 ; Rise       ; clk             ;
; bs_mem_wr_en    ; clk        ; -2.200 ; -2.200 ; Rise       ; clk             ;
; bs_ng_cte_incr  ; clk        ; -2.741 ; -2.741 ; Rise       ; clk             ;
; ds_data_in[*]   ; clk        ; -1.525 ; -1.525 ; Rise       ; clk             ;
;  ds_data_in[0]  ; clk        ; -1.649 ; -1.649 ; Rise       ; clk             ;
;  ds_data_in[1]  ; clk        ; -1.525 ; -1.525 ; Rise       ; clk             ;
;  ds_data_in[2]  ; clk        ; -1.668 ; -1.668 ; Rise       ; clk             ;
;  ds_data_in[3]  ; clk        ; -1.690 ; -1.690 ; Rise       ; clk             ;
;  ds_data_in[4]  ; clk        ; -1.546 ; -1.546 ; Rise       ; clk             ;
;  ds_data_in[5]  ; clk        ; -1.655 ; -1.655 ; Rise       ; clk             ;
;  ds_data_in[6]  ; clk        ; -1.691 ; -1.691 ; Rise       ; clk             ;
;  ds_data_in[7]  ; clk        ; -1.965 ; -1.965 ; Rise       ; clk             ;
; ds_from_cte[*]  ; clk        ; -2.125 ; -2.125 ; Rise       ; clk             ;
;  ds_from_cte[0] ; clk        ; -2.125 ; -2.125 ; Rise       ; clk             ;
;  ds_from_cte[1] ; clk        ; -2.254 ; -2.254 ; Rise       ; clk             ;
;  ds_from_cte[2] ; clk        ; -2.297 ; -2.297 ; Rise       ; clk             ;
;  ds_from_cte[3] ; clk        ; -2.341 ; -2.341 ; Rise       ; clk             ;
;  ds_from_cte[4] ; clk        ; -3.105 ; -3.105 ; Rise       ; clk             ;
;  ds_from_cte[5] ; clk        ; -2.448 ; -2.448 ; Rise       ; clk             ;
; ds_from_rb[*]   ; clk        ; -2.299 ; -2.299 ; Rise       ; clk             ;
;  ds_from_rb[0]  ; clk        ; -2.492 ; -2.492 ; Rise       ; clk             ;
;  ds_from_rb[1]  ; clk        ; -2.389 ; -2.389 ; Rise       ; clk             ;
;  ds_from_rb[2]  ; clk        ; -2.299 ; -2.299 ; Rise       ; clk             ;
;  ds_from_rb[3]  ; clk        ; -2.761 ; -2.761 ; Rise       ; clk             ;
;  ds_from_rb[4]  ; clk        ; -2.935 ; -2.935 ; Rise       ; clk             ;
;  ds_from_rb[5]  ; clk        ; -2.441 ; -2.441 ; Rise       ; clk             ;
; ds_mem_wr_en    ; clk        ; -2.247 ; -2.247 ; Rise       ; clk             ;
; ds_ng_cte_incr  ; clk        ; -2.823 ; -2.823 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; bs_data_out[*]  ; clk        ; 6.782 ; 6.782 ; Rise       ; clk             ;
;  bs_data_out[0] ; clk        ; 6.768 ; 6.768 ; Rise       ; clk             ;
;  bs_data_out[1] ; clk        ; 5.764 ; 5.764 ; Rise       ; clk             ;
;  bs_data_out[2] ; clk        ; 6.740 ; 6.740 ; Rise       ; clk             ;
;  bs_data_out[3] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  bs_data_out[4] ; clk        ; 6.550 ; 6.550 ; Rise       ; clk             ;
;  bs_data_out[5] ; clk        ; 5.994 ; 5.994 ; Rise       ; clk             ;
;  bs_data_out[6] ; clk        ; 6.782 ; 6.782 ; Rise       ; clk             ;
;  bs_data_out[7] ; clk        ; 5.725 ; 5.725 ; Rise       ; clk             ;
; ds_data_out[*]  ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  ds_data_out[0] ; clk        ; 6.874 ; 6.874 ; Rise       ; clk             ;
;  ds_data_out[1] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  ds_data_out[2] ; clk        ; 6.782 ; 6.782 ; Rise       ; clk             ;
;  ds_data_out[3] ; clk        ; 6.736 ; 6.736 ; Rise       ; clk             ;
;  ds_data_out[4] ; clk        ; 5.732 ; 5.732 ; Rise       ; clk             ;
;  ds_data_out[5] ; clk        ; 6.779 ; 6.779 ; Rise       ; clk             ;
;  ds_data_out[6] ; clk        ; 6.742 ; 6.742 ; Rise       ; clk             ;
;  ds_data_out[7] ; clk        ; 6.704 ; 6.704 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; bs_data_out[*]  ; clk        ; 5.725 ; 5.725 ; Rise       ; clk             ;
;  bs_data_out[0] ; clk        ; 6.768 ; 6.768 ; Rise       ; clk             ;
;  bs_data_out[1] ; clk        ; 5.764 ; 5.764 ; Rise       ; clk             ;
;  bs_data_out[2] ; clk        ; 6.740 ; 6.740 ; Rise       ; clk             ;
;  bs_data_out[3] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  bs_data_out[4] ; clk        ; 6.550 ; 6.550 ; Rise       ; clk             ;
;  bs_data_out[5] ; clk        ; 5.994 ; 5.994 ; Rise       ; clk             ;
;  bs_data_out[6] ; clk        ; 6.782 ; 6.782 ; Rise       ; clk             ;
;  bs_data_out[7] ; clk        ; 5.725 ; 5.725 ; Rise       ; clk             ;
; ds_data_out[*]  ; clk        ; 5.732 ; 5.732 ; Rise       ; clk             ;
;  ds_data_out[0] ; clk        ; 6.874 ; 6.874 ; Rise       ; clk             ;
;  ds_data_out[1] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  ds_data_out[2] ; clk        ; 6.782 ; 6.782 ; Rise       ; clk             ;
;  ds_data_out[3] ; clk        ; 6.736 ; 6.736 ; Rise       ; clk             ;
;  ds_data_out[4] ; clk        ; 5.732 ; 5.732 ; Rise       ; clk             ;
;  ds_data_out[5] ; clk        ; 6.779 ; 6.779 ; Rise       ; clk             ;
;  ds_data_out[6] ; clk        ; 6.742 ; 6.742 ; Rise       ; clk             ;
;  ds_data_out[7] ; clk        ; 6.704 ; 6.704 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.915  ; 2.318 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -1.915  ; 2.318 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -30.632 ; 0.0   ; 0.0      ; 0.0     ; -185.38             ;
;  clk             ; -30.632 ; 0.000 ; N/A      ; N/A     ; -185.380            ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; bs_data_in[*]   ; clk        ; 4.222 ; 4.222 ; Rise       ; clk             ;
;  bs_data_in[0]  ; clk        ; 3.889 ; 3.889 ; Rise       ; clk             ;
;  bs_data_in[1]  ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
;  bs_data_in[2]  ; clk        ; 4.222 ; 4.222 ; Rise       ; clk             ;
;  bs_data_in[3]  ; clk        ; 3.894 ; 3.894 ; Rise       ; clk             ;
;  bs_data_in[4]  ; clk        ; 3.128 ; 3.128 ; Rise       ; clk             ;
;  bs_data_in[5]  ; clk        ; 4.053 ; 4.053 ; Rise       ; clk             ;
;  bs_data_in[6]  ; clk        ; 4.113 ; 4.113 ; Rise       ; clk             ;
;  bs_data_in[7]  ; clk        ; 3.436 ; 3.436 ; Rise       ; clk             ;
; bs_from_cte[*]  ; clk        ; 5.579 ; 5.579 ; Rise       ; clk             ;
;  bs_from_cte[0] ; clk        ; 4.571 ; 4.571 ; Rise       ; clk             ;
;  bs_from_cte[1] ; clk        ; 4.256 ; 4.256 ; Rise       ; clk             ;
;  bs_from_cte[2] ; clk        ; 4.583 ; 4.583 ; Rise       ; clk             ;
;  bs_from_cte[3] ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  bs_from_cte[4] ; clk        ; 4.341 ; 4.341 ; Rise       ; clk             ;
;  bs_from_cte[5] ; clk        ; 5.579 ; 5.579 ; Rise       ; clk             ;
; bs_from_rb[*]   ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  bs_from_rb[0]  ; clk        ; 5.888 ; 5.888 ; Rise       ; clk             ;
;  bs_from_rb[1]  ; clk        ; 5.199 ; 5.199 ; Rise       ; clk             ;
;  bs_from_rb[2]  ; clk        ; 5.319 ; 5.319 ; Rise       ; clk             ;
;  bs_from_rb[3]  ; clk        ; 5.708 ; 5.708 ; Rise       ; clk             ;
;  bs_from_rb[4]  ; clk        ; 5.422 ; 5.422 ; Rise       ; clk             ;
;  bs_from_rb[5]  ; clk        ; 4.810 ; 4.810 ; Rise       ; clk             ;
; bs_mem_wr_en    ; clk        ; 4.332 ; 4.332 ; Rise       ; clk             ;
; bs_ng_cte_incr  ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
; ds_data_in[*]   ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
;  ds_data_in[0]  ; clk        ; 3.386 ; 3.386 ; Rise       ; clk             ;
;  ds_data_in[1]  ; clk        ; 3.127 ; 3.127 ; Rise       ; clk             ;
;  ds_data_in[2]  ; clk        ; 3.417 ; 3.417 ; Rise       ; clk             ;
;  ds_data_in[3]  ; clk        ; 3.440 ; 3.440 ; Rise       ; clk             ;
;  ds_data_in[4]  ; clk        ; 3.156 ; 3.156 ; Rise       ; clk             ;
;  ds_data_in[5]  ; clk        ; 3.389 ; 3.389 ; Rise       ; clk             ;
;  ds_data_in[6]  ; clk        ; 3.436 ; 3.436 ; Rise       ; clk             ;
;  ds_data_in[7]  ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
; ds_from_cte[*]  ; clk        ; 6.284 ; 6.284 ; Rise       ; clk             ;
;  ds_from_cte[0] ; clk        ; 4.475 ; 4.475 ; Rise       ; clk             ;
;  ds_from_cte[1] ; clk        ; 4.728 ; 4.728 ; Rise       ; clk             ;
;  ds_from_cte[2] ; clk        ; 4.829 ; 4.829 ; Rise       ; clk             ;
;  ds_from_cte[3] ; clk        ; 4.941 ; 4.941 ; Rise       ; clk             ;
;  ds_from_cte[4] ; clk        ; 6.284 ; 6.284 ; Rise       ; clk             ;
;  ds_from_cte[5] ; clk        ; 5.193 ; 5.193 ; Rise       ; clk             ;
; ds_from_rb[*]   ; clk        ; 6.714 ; 6.714 ; Rise       ; clk             ;
;  ds_from_rb[0]  ; clk        ; 6.112 ; 6.112 ; Rise       ; clk             ;
;  ds_from_rb[1]  ; clk        ; 5.817 ; 5.817 ; Rise       ; clk             ;
;  ds_from_rb[2]  ; clk        ; 5.393 ; 5.393 ; Rise       ; clk             ;
;  ds_from_rb[3]  ; clk        ; 6.093 ; 6.093 ; Rise       ; clk             ;
;  ds_from_rb[4]  ; clk        ; 6.714 ; 6.714 ; Rise       ; clk             ;
;  ds_from_rb[5]  ; clk        ; 5.189 ; 5.189 ; Rise       ; clk             ;
; ds_mem_wr_en    ; clk        ; 4.411 ; 4.411 ; Rise       ; clk             ;
; ds_ng_cte_incr  ; clk        ; 5.909 ; 5.909 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; bs_data_in[*]   ; clk        ; -1.517 ; -1.517 ; Rise       ; clk             ;
;  bs_data_in[0]  ; clk        ; -1.907 ; -1.907 ; Rise       ; clk             ;
;  bs_data_in[1]  ; clk        ; -1.696 ; -1.696 ; Rise       ; clk             ;
;  bs_data_in[2]  ; clk        ; -2.171 ; -2.171 ; Rise       ; clk             ;
;  bs_data_in[3]  ; clk        ; -1.910 ; -1.910 ; Rise       ; clk             ;
;  bs_data_in[4]  ; clk        ; -1.517 ; -1.517 ; Rise       ; clk             ;
;  bs_data_in[5]  ; clk        ; -2.021 ; -2.021 ; Rise       ; clk             ;
;  bs_data_in[6]  ; clk        ; -1.996 ; -1.996 ; Rise       ; clk             ;
;  bs_data_in[7]  ; clk        ; -1.686 ; -1.686 ; Rise       ; clk             ;
; bs_from_cte[*]  ; clk        ; -2.058 ; -2.058 ; Rise       ; clk             ;
;  bs_from_cte[0] ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
;  bs_from_cte[1] ; clk        ; -2.058 ; -2.058 ; Rise       ; clk             ;
;  bs_from_cte[2] ; clk        ; -2.216 ; -2.216 ; Rise       ; clk             ;
;  bs_from_cte[3] ; clk        ; -2.071 ; -2.071 ; Rise       ; clk             ;
;  bs_from_cte[4] ; clk        ; -2.084 ; -2.084 ; Rise       ; clk             ;
;  bs_from_cte[5] ; clk        ; -2.751 ; -2.751 ; Rise       ; clk             ;
; bs_from_rb[*]   ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
;  bs_from_rb[0]  ; clk        ; -2.428 ; -2.428 ; Rise       ; clk             ;
;  bs_from_rb[1]  ; clk        ; -2.163 ; -2.163 ; Rise       ; clk             ;
;  bs_from_rb[2]  ; clk        ; -2.270 ; -2.270 ; Rise       ; clk             ;
;  bs_from_rb[3]  ; clk        ; -2.492 ; -2.492 ; Rise       ; clk             ;
;  bs_from_rb[4]  ; clk        ; -2.439 ; -2.439 ; Rise       ; clk             ;
;  bs_from_rb[5]  ; clk        ; -2.274 ; -2.274 ; Rise       ; clk             ;
; bs_mem_wr_en    ; clk        ; -2.200 ; -2.200 ; Rise       ; clk             ;
; bs_ng_cte_incr  ; clk        ; -2.741 ; -2.741 ; Rise       ; clk             ;
; ds_data_in[*]   ; clk        ; -1.525 ; -1.525 ; Rise       ; clk             ;
;  ds_data_in[0]  ; clk        ; -1.649 ; -1.649 ; Rise       ; clk             ;
;  ds_data_in[1]  ; clk        ; -1.525 ; -1.525 ; Rise       ; clk             ;
;  ds_data_in[2]  ; clk        ; -1.668 ; -1.668 ; Rise       ; clk             ;
;  ds_data_in[3]  ; clk        ; -1.690 ; -1.690 ; Rise       ; clk             ;
;  ds_data_in[4]  ; clk        ; -1.546 ; -1.546 ; Rise       ; clk             ;
;  ds_data_in[5]  ; clk        ; -1.655 ; -1.655 ; Rise       ; clk             ;
;  ds_data_in[6]  ; clk        ; -1.691 ; -1.691 ; Rise       ; clk             ;
;  ds_data_in[7]  ; clk        ; -1.965 ; -1.965 ; Rise       ; clk             ;
; ds_from_cte[*]  ; clk        ; -2.125 ; -2.125 ; Rise       ; clk             ;
;  ds_from_cte[0] ; clk        ; -2.125 ; -2.125 ; Rise       ; clk             ;
;  ds_from_cte[1] ; clk        ; -2.254 ; -2.254 ; Rise       ; clk             ;
;  ds_from_cte[2] ; clk        ; -2.297 ; -2.297 ; Rise       ; clk             ;
;  ds_from_cte[3] ; clk        ; -2.341 ; -2.341 ; Rise       ; clk             ;
;  ds_from_cte[4] ; clk        ; -3.105 ; -3.105 ; Rise       ; clk             ;
;  ds_from_cte[5] ; clk        ; -2.448 ; -2.448 ; Rise       ; clk             ;
; ds_from_rb[*]   ; clk        ; -2.299 ; -2.299 ; Rise       ; clk             ;
;  ds_from_rb[0]  ; clk        ; -2.492 ; -2.492 ; Rise       ; clk             ;
;  ds_from_rb[1]  ; clk        ; -2.389 ; -2.389 ; Rise       ; clk             ;
;  ds_from_rb[2]  ; clk        ; -2.299 ; -2.299 ; Rise       ; clk             ;
;  ds_from_rb[3]  ; clk        ; -2.761 ; -2.761 ; Rise       ; clk             ;
;  ds_from_rb[4]  ; clk        ; -2.935 ; -2.935 ; Rise       ; clk             ;
;  ds_from_rb[5]  ; clk        ; -2.441 ; -2.441 ; Rise       ; clk             ;
; ds_mem_wr_en    ; clk        ; -2.247 ; -2.247 ; Rise       ; clk             ;
; ds_ng_cte_incr  ; clk        ; -2.823 ; -2.823 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; bs_data_out[*]  ; clk        ; 11.828 ; 11.828 ; Rise       ; clk             ;
;  bs_data_out[0] ; clk        ; 11.788 ; 11.788 ; Rise       ; clk             ;
;  bs_data_out[1] ; clk        ; 9.871  ; 9.871  ; Rise       ; clk             ;
;  bs_data_out[2] ; clk        ; 11.761 ; 11.761 ; Rise       ; clk             ;
;  bs_data_out[3] ; clk        ; 11.556 ; 11.556 ; Rise       ; clk             ;
;  bs_data_out[4] ; clk        ; 11.174 ; 11.174 ; Rise       ; clk             ;
;  bs_data_out[5] ; clk        ; 10.256 ; 10.256 ; Rise       ; clk             ;
;  bs_data_out[6] ; clk        ; 11.828 ; 11.828 ; Rise       ; clk             ;
;  bs_data_out[7] ; clk        ; 9.612  ; 9.612  ; Rise       ; clk             ;
; ds_data_out[*]  ; clk        ; 12.115 ; 12.115 ; Rise       ; clk             ;
;  ds_data_out[0] ; clk        ; 12.027 ; 12.027 ; Rise       ; clk             ;
;  ds_data_out[1] ; clk        ; 12.115 ; 12.115 ; Rise       ; clk             ;
;  ds_data_out[2] ; clk        ; 11.852 ; 11.852 ; Rise       ; clk             ;
;  ds_data_out[3] ; clk        ; 11.746 ; 11.746 ; Rise       ; clk             ;
;  ds_data_out[4] ; clk        ; 9.651  ; 9.651  ; Rise       ; clk             ;
;  ds_data_out[5] ; clk        ; 11.855 ; 11.855 ; Rise       ; clk             ;
;  ds_data_out[6] ; clk        ; 11.763 ; 11.763 ; Rise       ; clk             ;
;  ds_data_out[7] ; clk        ; 11.686 ; 11.686 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; bs_data_out[*]  ; clk        ; 5.725 ; 5.725 ; Rise       ; clk             ;
;  bs_data_out[0] ; clk        ; 6.768 ; 6.768 ; Rise       ; clk             ;
;  bs_data_out[1] ; clk        ; 5.764 ; 5.764 ; Rise       ; clk             ;
;  bs_data_out[2] ; clk        ; 6.740 ; 6.740 ; Rise       ; clk             ;
;  bs_data_out[3] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  bs_data_out[4] ; clk        ; 6.550 ; 6.550 ; Rise       ; clk             ;
;  bs_data_out[5] ; clk        ; 5.994 ; 5.994 ; Rise       ; clk             ;
;  bs_data_out[6] ; clk        ; 6.782 ; 6.782 ; Rise       ; clk             ;
;  bs_data_out[7] ; clk        ; 5.725 ; 5.725 ; Rise       ; clk             ;
; ds_data_out[*]  ; clk        ; 5.732 ; 5.732 ; Rise       ; clk             ;
;  ds_data_out[0] ; clk        ; 6.874 ; 6.874 ; Rise       ; clk             ;
;  ds_data_out[1] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  ds_data_out[2] ; clk        ; 6.782 ; 6.782 ; Rise       ; clk             ;
;  ds_data_out[3] ; clk        ; 6.736 ; 6.736 ; Rise       ; clk             ;
;  ds_data_out[4] ; clk        ; 5.732 ; 5.732 ; Rise       ; clk             ;
;  ds_data_out[5] ; clk        ; 6.779 ; 6.779 ; Rise       ; clk             ;
;  ds_data_out[6] ; clk        ; 6.742 ; 6.742 ; Rise       ; clk             ;
;  ds_data_out[7] ; clk        ; 6.704 ; 6.704 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jan 20 18:03:42 2021
Info: Command: quartus_sta alu_mem -c alu_mem
Info: qsta_default_script.tcl version: #4
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'alu_mem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.915
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.915       -30.632 clk 
Info: Worst-case hold slack is 2.645
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.645         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -2.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.000      -185.380 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 16 output pins without output pin load capacitance assignment
    Info: Pin "bs_data_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bs_data_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bs_data_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bs_data_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bs_data_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bs_data_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bs_data_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bs_data_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ds_data_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.460
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.460       -23.336 clk 
Info: Worst-case hold slack is 2.318
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.318         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -2.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.000      -185.380 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4538 megabytes
    Info: Processing ended: Wed Jan 20 18:03:46 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


