`timescale 1ns / 1ps
module Light_System_3(
    input wire clk,
    input wire button_on,
    input wire electrical_problem,
    output reg light
    );
    
    
    
    
    
endmodule
