# VSDSquadron Research Internship 2025 – Sakthi Adhavan M

Welcome to my internship submission repository for the **VSDSquadron Research Internship 2025**, organized by [VSD - VLSI System Design](https://www.vlsisystemdesign.com/), under the mentorship of **Kunal Ghosh**.

This internship offers practical exposure to RISC-V architecture, toolchain setup, Verilog simulation, instruction decoding, software debugging, and embedded system bring-up using open-source tools — laying the groundwork for future SoC design exploration.

---

## 🧑‍💻 Profile

- **Name:** Sakthi Adhavan M
- **College:** Madras Institute of Technology, Chennai.  
- **GitHub:** [github.com/SakthiAdhavan20](https://github.com/SakthiAdhavan20)  
- **LinkedIn:** [www.linkedin.com/in/sakthi-adhavan](https://www.linkedin.com/in/sakthi-adhavan)  
- **Email:** sakthiadhavan.mit@gmail.com 

---

## 🗂️ Tasks Overview

| Task | Description | Status |
|------|-------------|--------|
|Task 1| Tool Installation (Ubuntu, Toolchain, GTKWave, etc.) | ✅ Completed |
|Task 2| RISC-V Assembly and Spike Debugging (Odd Numbers Program) | ✅ Completed |
|Task 3| RISC-V Instruction Format and 32-bit Encoding | ✅ Completed |
|Task 4| Spike Simulation and Debugging | ⏳ In Progress |
|Task 5| Functional Simulation of RISC-V Netlist | ⏳ In Progress |
|Task 6| Build and Upload to VSDSquadron Mini | ⏳ In Progress |

---

## ✅ Completed Tasks

<details>
<summary><strong>Task 1 – Tool Installation </strong></summary>

<br>

➡️ [Task 1 – Tool Installation](Task%201/README.md) 

➡️ [Task 1.2 – RISC-V Assembly Analysis](Task%201/Task1.2/README.md)

</details>


<details>
<summary><strong>Task 2 – RISC-V Assembly & Spike Debugging </strong></summary>

<br>

➡️ [Task 2 – RISC-V Assembly and Spike Debugging](Task%202/README.md)

</details>


<details>
<summary><strong>Task 3 – RISC-V Instruction Format </strong></summary>

<br>

➡️ [Task 3 – RISC-V Instruction Format and 32-bit Encoding](Task%203/README.md)

</details>

<details>
<summary><strong>Task 4 – Functional Simulation of RISC-V Core </strong></summary>

<br>

➡️ [Task 4 – Functional Simulation of RISC-V Core](Task%204/README.md)

</details>

---


## 📌 Note

All tools used are **open-source**.  
Tasks are implemented and documented manually on **Ubuntu 20.04 in VirtualBox**.  
This repo will be continuously updated.

---

## 📣 Acknowledgement

Thanks to [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) and VSD for enabling students to explore the world of VLSI and RISC-V.

---
