2-2-2-input AND-OR-AND-Invert gate
.cell AOAI222
.origin AOAI221
.inputs C1 C B1 B A1 A 
.outputs Y 
pmos C1 N3 vdd vdd g 1 4 1
pmos C N3 vdd vdd g 1 3 1
pmos B1 N2 vdd vdd g 3 2 3
pmos B N1 N2 vdd g 2 2 2
pmos A1 Y N1 vdd g 1 2 1
pmos A Y N1 vdd g 1 1 1
nmos C1 N4 gnd gnd 1 3 3 -3
nmos C N3 N4 gnd 1 2 3 -2
nmos B1 N1 N3 gnd 1 1 3 -1
nmos B N1 N3 gnd 1 1 2 -1
nmos A1 N N3 gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end