

================================================================
== Vitis HLS Report for 'filter'
================================================================
* Date:           Sun Nov 13 19:18:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.371 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2188|     2188|  13.128 us|  13.128 us|  2189|  2189|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+-----------+-----------+------+------+---------+
        |                   |                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |      Instance     |     Module     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------+----------------+---------+---------+-----------+-----------+------+------+---------+
        |filterSingle_U0    |filterSingle    |     2188|     2188|  13.128 us|  13.128 us|  2188|  2188|       no|
        |filterSingle_1_U0  |filterSingle_1  |     2188|     2188|  13.128 us|  13.128 us|  2188|  2188|       no|
        |filterSingle_2_U0  |filterSingle_2  |     2188|     2188|  13.128 us|  13.128 us|  2188|  2188|       no|
        +-------------------+----------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       66|    -|   25707|   9384|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       66|    0|   25710|   9431|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       23|    0|      24|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+----------------+---------+----+------+------+-----+
    |filterSingle_U0    |filterSingle    |       22|   0|  8569|  3128|    0|
    |filterSingle_1_U0  |filterSingle_1  |       22|   0|  8569|  3128|    0|
    |filterSingle_2_U0  |filterSingle_2  |       22|   0|  8569|  3128|    0|
    +-------------------+----------------+---------+----+------+------+-----+
    |Total              |                |       66|   0| 25707|  9384|    0|
    +-------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                       |       and|   0|  0|   2|           1|           1|
    |filterSingle_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |filterSingle_2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |filterSingle_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_filterSingle_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_filterSingle_2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_filterSingle_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  20|          10|          10|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_filterSingle_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_filterSingle_2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_filterSingle_U0_ap_ready    |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  27|          6|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_filterSingle_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_filterSingle_2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_filterSingle_U0_ap_ready    |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  3|   0|    3|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|GxxStream_dout     |   in|  256|     ap_fifo|     GxxStream|       pointer|
|GxxStream_empty_n  |   in|    1|     ap_fifo|     GxxStream|       pointer|
|GxxStream_read     |  out|    1|     ap_fifo|     GxxStream|       pointer|
|SxxStream_din      |  out|  256|     ap_fifo|     SxxStream|       pointer|
|SxxStream_full_n   |   in|    1|     ap_fifo|     SxxStream|       pointer|
|SxxStream_write    |  out|    1|     ap_fifo|     SxxStream|       pointer|
|GyyStream_dout     |   in|  256|     ap_fifo|     GyyStream|       pointer|
|GyyStream_empty_n  |   in|    1|     ap_fifo|     GyyStream|       pointer|
|GyyStream_read     |  out|    1|     ap_fifo|     GyyStream|       pointer|
|SyyStream_din      |  out|  256|     ap_fifo|     SyyStream|       pointer|
|SyyStream_full_n   |   in|    1|     ap_fifo|     SyyStream|       pointer|
|SyyStream_write    |  out|    1|     ap_fifo|     SyyStream|       pointer|
|GxyStream_dout     |   in|  256|     ap_fifo|     GxyStream|       pointer|
|GxyStream_empty_n  |   in|    1|     ap_fifo|     GxyStream|       pointer|
|GxyStream_read     |  out|    1|     ap_fifo|     GxyStream|       pointer|
|SxyStream_din      |  out|  256|     ap_fifo|     SxyStream|       pointer|
|SxyStream_full_n   |   in|    1|     ap_fifo|     SxyStream|       pointer|
|SxyStream_write    |  out|    1|     ap_fifo|     SxyStream|       pointer|
|ap_clk             |   in|    1|  ap_ctrl_hs|        filter|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        filter|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        filter|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        filter|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        filter|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        filter|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|        filter|  return value|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln306 = call void @filterSingle, i256 %GxxStream, i256 %SxxStream" [harris.cpp:306]   --->   Operation 3 'call' 'call_ln306' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln307 = call void @filterSingle.1, i256 %GyyStream, i256 %SyyStream" [harris.cpp:307]   --->   Operation 4 'call' 'call_ln307' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln308 = call void @filterSingle.2, i256 %GxyStream, i256 %SxyStream" [harris.cpp:308]   --->   Operation 5 'call' 'call_ln308' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %GyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln301 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_4" [harris.cpp:301]   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln306 = call void @filterSingle, i256 %GxxStream, i256 %SxxStream" [harris.cpp:306]   --->   Operation 25 'call' 'call_ln306' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln307 = call void @filterSingle.1, i256 %GyyStream, i256 %SyyStream" [harris.cpp:307]   --->   Operation 26 'call' 'call_ln307' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln308 = call void @filterSingle.2, i256 %GxyStream, i256 %SxyStream" [harris.cpp:308]   --->   Operation 27 'call' 'call_ln308' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln301 = ret" [harris.cpp:301]   --->   Operation 28 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ GxxStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SxxStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ GyyStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SyyStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ GxyStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ SxyStream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specdataflowpipeline_ln301 (specdataflowpipeline) [ 000]
call_ln306                 (call                ) [ 000]
call_ln307                 (call                ) [ 000]
call_ln308                 (call                ) [ 000]
ret_ln301                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="GxxStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GxxStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SxxStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxxStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="GyyStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GyyStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SyyStream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SyyStream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="GxyStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GxyStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SxyStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SxyStream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filterSingle"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filterSingle.1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filterSingle.2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="grp_filterSingle_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="256" slack="0"/>
<pin id="33" dir="0" index="2" bw="256" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln306/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_filterSingle_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="256" slack="0"/>
<pin id="41" dir="0" index="2" bw="256" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln307/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_filterSingle_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="256" slack="0"/>
<pin id="49" dir="0" index="2" bw="256" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln308/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="46" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: GxxStream | {}
	Port: SxxStream | {1 2 }
	Port: GyyStream | {}
	Port: SyyStream | {1 2 }
	Port: GxyStream | {}
	Port: SxyStream | {1 2 }
 - Input state : 
	Port: filter : GxxStream | {1 2 }
	Port: filter : SxxStream | {}
	Port: filter : GyyStream | {1 2 }
	Port: filter : SyyStream | {}
	Port: filter : GxyStream | {1 2 }
	Port: filter : SxyStream | {}
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------|---------|---------|---------|---------|---------|
|          |  grp_filterSingle_fu_30  |    22   |  1.588  |   6366  |   2730  |    0    |
|   call   | grp_filterSingle_1_fu_38 |    22   |  1.588  |   6366  |   2730  |    0    |
|          | grp_filterSingle_2_fu_46 |    22   |  1.588  |   6366  |   2730  |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   Total  |                          |    66   |  4.764  |  19098  |   8190  |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   66   |    4   |  19098 |  8190  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   66   |    4   |  19098 |  8190  |    0   |
+-----------+--------+--------+--------+--------+--------+
