/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_traffic_gen_v3_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_traffic_gen_v3_0_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_traffic_gen_v3_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_traffic_gen_v3_0_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_traffic_gen_v3_0_3/.cxl.verilog.axi_traffic_gen_v3_0_3.axi_traffic_gen_v3_0_3.lin64.cmf
