{
  "circuit_name": "s344",
  "total_implementations": 400,
  "generated_at": "2025-12-27T00:41:37.514895",
  "implementations": [
    {
      "circuit_name": "s344",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510020",
      "config_hash": "ee9a8a9b51cb6ec9"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "da1d5d856be43b32"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "40b2aad228d9b4cf"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "3c57708eef39770e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "4fe7c389d5a06a62"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "2f6c4a9794934ccd"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "14dfc69f0b12eb28"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "de8a30c0595611ec"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "a0c8e6564d1bb691"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "6cf4e81db4843447"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "f49d04eb6e344373"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "d5c0dbacdf697464"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "71816a2e644d33d2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "22ee76847f156717"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "cad7dda67174c1b7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "6f6da7789efad18a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "85690f50e4bc0afb"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "230629cad1d9b429"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "9e0993af82e9fdcb"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "ec986710faa5bf00"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "d05088ab966ace8d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "6bdddd5ffb21af16"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510379",
      "config_hash": "31d3b157688224b8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "b274ee65b0c8509a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "5549dfa346d84b4f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "981260973a3b82c5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "f00bf1a9f36475f2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "67da57f4a0e49e10"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "a2825cd91a0f20a2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "893e9d82039a33dd"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "9196862a55a5eee2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "a13a028be3054b3d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "9cb0db32f9c30f17"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "d1dc60133c1bd5a4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "b00db060586da4d9"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "ee6334819c836276"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "03ffc40f1879c67a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "1d59ed0b4e3654fd"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "f3af34ae83cec92d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "1facc24c204ec4dd"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "c696549571e86230"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "4a24ca7692dc4943"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "1140bbe747d492e9"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "7fede946680d9c91"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "d00d6b0225f1bd58"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "12207dfe85a4eeca"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "154563d8e87106ed"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "20816da478d2f518"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "5e86eb71739ebc3e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "c1da5b44c925dbac"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "388f29a0cc69f62e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "4c814cdcd6b98803"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "f07f09da9be3765d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "f7afd51d41626ab5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "bf6d67dcc73e0107"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "773fa47db8201176"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "e7d7c27016d6c0fa"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "50d84ef2d82c3f54"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "7b5322912cf3f161"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "b9ea517339008852"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "d5307f963cd40233"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "601b06e9093b3ffb"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "3e0e880c74f69a42"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "2d5c29326e650d53"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "496cfce8dd1182b7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "8da6c03c1cd8b611"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "3640f935aa621f0d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "b6fb15b49bc0919a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "4b7e221f585125d8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "3d673e5c2bab99b2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "f7aab4ec4e4cd7f2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "56d99020416fc84f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "1a6ab7d0ccf41652"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.510886",
      "config_hash": "c56cd784ac0d9e8e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "a8f0ac3412c0a76d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "db8a85173f85ffd2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "3dec07ff71e7af1a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "ec3d97480d6aefb2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "c7a35736c3e71ddf"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "9ab2e01bc2d60389"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "29519f65de2a0fcc"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "82db58a1de75646b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "b2516493427ef096"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "95aff8ff475f3b92"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "25ad9849dab5de88"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "33600560b6c71ec4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "02febb5219d71040"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "240a6449120f5787"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "328006089b7e26f2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "caae26744a94b564"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "2b4f6ba06ff23788"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "978ea34c846106f8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "fc6b754a2210202e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "8e9e7dd26121c5be"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "2a2a97b5e554053e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "0a242cc9ed912851"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "c41b16d41fc00876"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "40b589db4c4aa671"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "fd33b1b7b44c65cc"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "c0ebb056b352543e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "a3ec5f005c3fe56a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "ecf8e604cdaa5898"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "589553bb0011d19b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "c52f9a2c388055c5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "ecf5cfc55b7b91fa"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "fa9eebe47693228a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "ce821f36b85b43de"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "3b283ec3300f4032"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "50427e0c07c67af1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "7aea06d3af41aee4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "16a2a82d06c87ecb"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "2aaf6e95d2775b05"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "151d7d80a91d42a3"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "16945ff9786c32b9"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "3a2dbb84fd2fca69"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "cd40a8c3593e29c2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "b488afa78b9a656d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "9da837220c17fcc4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "3eba42f398c08cad"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "5cecbecbd6114c63"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "1ef533acb29ccd69"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "4028593f89b84684"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "809b1a99590febea"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "fff60d2981807819"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "52692c531f4581c7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "a205811db55ee822"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "a598f4171345b389"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "5b4b8077f3f11839"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "9bc97f098572be1c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "9defee8ea27b22cf"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "602a08284094ad27"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "85d99abd4e71bd14"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "80966b41db3368de"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "7901f3c0a923fda7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "a8b596be6055404e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "0815794a24f0a0ce"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "3a62de28fface21b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "60302d0e368aec18"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "f99101d848b22540"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "3d942275a23d4749"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "baff395ec45b32ba"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "66b651beef9c9c7e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "3f6e367dedda51db"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "2c6f97c03ade5474"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "4d9e04b6584195b8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "e1b16d72bd0ed2f7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "c1af738c1ced9969"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "e2bcb5ea959ced4e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "7bba9b7c50a4f648"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "f0ee0ec9c68d1a5d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "561eb2dec5149572"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "33cd67298595f722"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "eaa1a261f5d2cfbe"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "0730bdc5912d8f95"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "2918f27dca57b335"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "8e838231d04d8cc0"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "73e763d5bf96f48c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "8e96910c58d581ea"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "a1cc402f1a1603b2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "4908cf504cd3dcf1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "85ff665e2dde78ba"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "52155f8dd48415aa"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.511894",
      "config_hash": "83e6da52e02324ab"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "3bbd149d60fe9a7b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "ccd4e9cc6e177d8f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "f4c0750eaee4e951"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "c2ac79e871498781"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "dbba8dfa11d72649"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "194ff7e5b69f6098"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "cbbed8051182073f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b497b37a1f5aefac"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "503c87013d604255"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b919b13473ccc584"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "5ac9c2833a7f231c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b63a469b538e57f2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "d4c2582b3886ce7b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "0df1ab3e77e38836"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "c1126cfc11fce43f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "ce2b92e1aa5ca30d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "1ad8b41c11d96d3f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "371e9595e3ec196a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "f503199271b6eaae"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "603cbd5bc4497ca7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "5814b73392683335"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "02fb763a5b8747f7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "c03b5a545203939a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "bcffd7abd2d8e822"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "e5537f1c2c72c504"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "424ceaae59b42598"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "bd72d0bfa82e58c7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "7ee127ba0d0415de"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "95e4560a0e83d055"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b38551d53a5d52f8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "2937f8a9c8967d55"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "7474e93d8e7e53c1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "79dc5180346f560c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "7ab4a0a874dace65"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "8e5c4dcb578e56ed"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "988261c61122ec4f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "c64afce3730abbfe"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "6705ef522a3c53af"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "c74380201f2b7552"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "636817d0e0966f43"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "0b314f55be007871"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "26c93920092cbe1d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "20020cd183bc05ac"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "6eb59e9794396718"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "5103863a08b38d27"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b0e77c46c4b291a5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "227be37efb99a599"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "0d8b5d6e82cd6563"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "ccab53fc58d40197"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "5092cf366b90eb6d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "7857e591af9690c6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "649c5a94c3138d1e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "636b5b54f3e4f520"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "ed6d0de18cf7069f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "d0254ec601a95c43"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "476cf0edd2f2b46d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "169febd99dd71bce"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "89629f887fb73e21"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "e27d7452b34e72ce"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "43ce2088dea2a0b5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "49788ff39c9d613e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "9ff964948d58f5d3"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b028e7b4ed83bdb6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "241f345d96d4d8f1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "0b0954ccb856e770"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "e75f41630f296016"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "4a61704766fe795b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "eb2c0f1af34f9217"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "514894d37c60d959"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b2a6dabe24cd5206"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "4a0c03dc5f49f67b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "0e7680577ad7e8a8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "6ec340158fe4c3a8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "c5c6d2a9bd3a551a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "131a7bd501c726c4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "1ab9c19319185e08"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "181c832d0568a8b6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "3be4905032a4d2a4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "2539fca123c862b6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "928ea7abb3c703a3"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "ad2e5e429051a02b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "906164291e52f54c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "66eaab50ea867324"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "6d781c150b38203f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "3a6a32b5f4b366de"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "09c5c7edc11601c4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "13573b35e75591c7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "076805464ff162cd"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "12406ffa663007e1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "8f29d6c8b52b54ca"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "9251a20eaa101c42"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "5b387c4dbb397378"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "83259b810cb38470"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "a77bba33cd5f5302"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "115053babea6245d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "b454ddaf8fab9c03"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "4435ef5aa05a64d3"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "1a372b980337cd83"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.512897",
      "config_hash": "7d1603c8d4ad7484"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "c956d57461092dec"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "bb3b3f19b05aeae0"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "4f28c361da538f17"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "df63bbb2045d0907"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "193e30e3cde8fb96"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "171b3cf7afae6e55"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "e9ad368eb5be9b65"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "c1d727b626a277e6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "ebb74375d1fc1307"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "03fbf5ab5364682d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "18fe1067065a17d4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "ae996d1cfb7d2a40"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "9f4445119cd8ea35"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "eda594fc60bf2e07"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "333adab7af793240"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "c539bb23518d2a2b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "22f101237f8b23eb"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "ba8c8b4113e9c69a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "f2ef9c0c6bf4e16c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "2c499ccb3c12cd36"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "d59425bfc19ef081"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "1ddda415fa403406"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "0fc536fa80d9e4c5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "06ddd71eb8b64e43"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "da5ef66c60201e08"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "b5062ad76de12e89"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "c148e4fe16373c8b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "77d622158b85d3a9"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "43b71bbf7fc55790"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "1629f311d5cc7678"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "9938a56ae38ac157"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "a45930d3a6a5628e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "bf07b2920183195a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "5ec0e27fc968868a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "f312adc8a368a48a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "11d3df6c7c998aee"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "2f61d9cd74a481f8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "d3ee2053a6ac8ed3"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "05c141c5f1adf17e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "29f6be439c51f6e5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "85bfa77bbc548858"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "c4dbcee1c155b373"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "727f6830417486f6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "78aba99b817c27db"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "e6cd82c149ec5a5c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "323c908cef060d1d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "5c3b6cd2afd5c5e9"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "f4c3948b45595f6e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "88b7d7b7eb0f57b6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "ccaa4e074519531f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "9dc999e41c6b7460"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "ef94ea069dbd742c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "ffb0decd2c2df360"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "880f05acbd8947da"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "47f20d5f1f4d9d0a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "c35a8d7e5da6ce83"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "ad32a75c2deba3c1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "00a3d20d128d2b3a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "96dad10ebb54b11b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "85fedd37baa30624"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "abe854e398ca3671"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "99a31ab9864e617c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "01d82d72fd2df85d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "6fb8535da572e4f3"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "967a1751494e47d2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "bcf788775fb17473"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "37c4433ccd3d2b8c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "bbb8017dffab215b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "befec0abaeb011d4"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "b6d8a7ffb4e46c9c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "19b453fd77e531d5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "c8faed959f1d9e4a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "38208255b20c1e7c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "844b5056d12a02bd"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "67420dee18bca1c7"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "38115de2ae95ed04"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "7dce16a4bc583e23"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "e33199ec772aedb1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "1ce88194faff5a0b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "e581d40d18f4fbd8"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "2cb18a0589766f42"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "a15cdd7a8de72dca"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "02fe6e1c3363f619"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "7712b7f6b01f2a6b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "af8c721b64c6d345"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "2b64ddd63fa5b583"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "d4c69fb44794157e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "a860c108b4bc1504"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "a83015356f618e17"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "a9e5dbabcae326e0"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.513895",
      "config_hash": "276c1b1206aba405"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "15f049f415faf4dc"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "7d6a8e0f892ff51d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "fc9b93e34babccb1"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "993662beeff812c5"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "0a7297e4dbf498ee"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "31c23375beea0f0a"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "7fb9c31bb9a4d9fe"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "211768b77d120fb2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "3254f8fe9b039082"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "8cffb39cce28d607"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "93854e5626d4b06b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "612d4c0965a0b975"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "649f62a5c020c447"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "9697a5000a7c250e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "3aefd0447104170f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "c2ea0a97d539a35d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "dbe5ca89cdee7f15"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "e803512f6e6ca39f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "29fab0f9cdf2ad13"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "0278b7ce8a51f32d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "021d55f442c12423"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "0027934eea90ef64"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "e11b86c1cfe0ed74"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "bb6d2e785060843d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "d5407cd67c043666"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "7c7f9e1c14a6e838"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "e70bc70ed28c8af6"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "1592533d98fce016"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "6321c87c9adb5b6b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "76b8cd59b8ce925f"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "2dd48fe6c1d7cdf2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "2ac316d636617c19"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "a5394710370e93ce"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "f42ba7190ca9694d"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "390356ad435e20d2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "edfe1644e997865e"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "e86ed6279a8491c2"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "5bd6b951ec1c8334"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "2aa0b7778bb3ac70"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "dbd1ca4d252d9e8b"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "e398cff01d3df085"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "3cdf0b0beb823263"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "e93a4b15e320f695"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "534ab6b7ae7135b0"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "2f02f6b78f913c91"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "8404dc82f958dd2c"
    },
    {
      "circuit_name": "s344",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.514895",
      "config_hash": "46c4e7b82d889dc5"
    }
  ]
}