
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  00004a3a  00004ace  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004a3a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000250  00800324  00800324  00004bf2  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00004bf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000011c0  00000000  00000000  00004e92  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000037f0  00000000  00000000  00006052  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000015a6  00000000  00000000  00009842  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003d9f  00000000  00000000  0000ade8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000810  00000000  00000000  0000eb88  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000010a3  00000000  00000000  0000f398  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c7a  00000000  00000000  0001043b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  000110b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 90 05 	jmp	0xb20	; 0xb20 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 c4 05 	jmp	0xb88	; 0xb88 <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 af 1c 	jmp	0x395e	; 0x395e <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 5a 1c 	jmp	0x38b4	; 0x38b4 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 31 01 	jmp	0x262	; 0x262 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__vector_32>
      84:	0c 94 46 10 	jmp	0x208c	; 0x208c <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 ad 0f 	jmp	0x1f5a	; 0x1f5a <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__vector_42>
      ac:	0c 94 97 0f 	jmp	0x1f2e	; 0x1f2e <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 f4 0e 	jmp	0x1de8	; 0x1de8 <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	e7 07       	cpc	r30, r23
      e6:	b5 07       	cpc	r27, r21
      e8:	fd 06       	cpc	r15, r29
      ea:	a5 07       	cpc	r26, r21
      ec:	8b 07       	cpc	r24, r27
      ee:	f4 06       	cpc	r15, r20
      f0:	6a 07       	cpc	r22, r26
      f2:	d3 07       	cpc	r29, r19
      f4:	2b 07       	cpc	r18, r27
      f6:	c5 07       	cpc	r28, r21
      f8:	53 08       	sbc	r5, r3
      fa:	53 08       	sbc	r5, r3
      fc:	53 08       	sbc	r5, r3
      fe:	53 08       	sbc	r5, r3
     100:	53 08       	sbc	r5, r3
     102:	53 08       	sbc	r5, r3
     104:	2a 08       	sbc	r2, r10
     106:	2e 08       	sbc	r2, r14
     108:	53 08       	sbc	r5, r3
     10a:	53 08       	sbc	r5, r3
     10c:	53 08       	sbc	r5, r3
     10e:	53 08       	sbc	r5, r3
     110:	53 08       	sbc	r5, r3
     112:	53 08       	sbc	r5, r3
     114:	53 08       	sbc	r5, r3
     116:	53 08       	sbc	r5, r3
     118:	53 08       	sbc	r5, r3
     11a:	53 08       	sbc	r5, r3
     11c:	53 08       	sbc	r5, r3
     11e:	53 08       	sbc	r5, r3
     120:	2b 07       	cpc	r18, r27
     122:	fd 06       	cpc	r15, r29
     124:	4c 08       	sbc	r4, r12
     126:	44 08       	sbc	r4, r4
     128:	53 08       	sbc	r5, r3
     12a:	53 08       	sbc	r5, r3
     12c:	53 08       	sbc	r5, r3
     12e:	53 08       	sbc	r5, r3
     130:	53 08       	sbc	r5, r3
     132:	53 08       	sbc	r5, r3
     134:	53 08       	sbc	r5, r3
     136:	53 08       	sbc	r5, r3
     138:	53 08       	sbc	r5, r3
     13a:	53 08       	sbc	r5, r3
     13c:	53 08       	sbc	r5, r3
     13e:	53 08       	sbc	r5, r3
     140:	8b 07       	cpc	r24, r27
     142:	6a 07       	cpc	r22, r26
     144:	53 08       	sbc	r5, r3
     146:	53 08       	sbc	r5, r3
     148:	e7 07       	cpc	r30, r23
     14a:	f4 06       	cpc	r15, r20
     14c:	31 08       	sbc	r3, r1
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	ea e3       	ldi	r30, 0x3A	; 58
     194:	fa e4       	ldi	r31, 0x4A	; 74
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	a4 37       	cpi	r26, 0x74	; 116
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 1b 25 	jmp	0x4a36	; 0x4a36 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
/*-----header files for ECE6970 Project ------*/ 
#include "movement.h"

int main(void) {
//	initAdc();
	initPeripherals();
     1c2:	0e 94 c6 1c 	call	0x398c	; 0x398c <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 25 16 	call	0x2c4a	; 0x2c4a <calibrateSensors>

	initBehaviors();
     1ca:	0e 94 6d 05 	call	0xada	; 0xada <initBehaviors>

	startTime = getTime100MicroSec();

	disableObstacleAvoidance();
	disableCliffAvoidance();
*/	GREEN_LED0_OFF;
     1ce:	80 91 0b 01 	lds	r24, 0x010B
     1d2:	81 60       	ori	r24, 0x01	; 1
     1d4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED1_OFF;
     1d8:	80 91 0b 01 	lds	r24, 0x010B
     1dc:	82 60       	ori	r24, 0x02	; 2
     1de:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED2_OFF;
     1e2:	80 91 0b 01 	lds	r24, 0x010B
     1e6:	84 60       	ori	r24, 0x04	; 4
     1e8:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED3_OFF;
     1ec:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     1ee:	80 91 0b 01 	lds	r24, 0x010B
     1f2:	80 61       	ori	r24, 0x10	; 16
     1f4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
     1f8:	80 91 0b 01 	lds	r24, 0x010B
     1fc:	80 62       	ori	r24, 0x20	; 32
     1fe:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED6_OFF;
     202:	80 91 0b 01 	lds	r24, 0x010B
     206:	80 64       	ori	r24, 0x40	; 64
     208:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED7_OFF; 
     20c:	80 91 0b 01 	lds	r24, 0x010B
     210:	80 68       	ori	r24, 0x80	; 128
     212:	80 93 0b 01 	sts	0x010B, r24

	//enableObstacleAvoidance();
	int changeLed = 0;
	while(1) {

		turnLeft();
     216:	0e 94 3c 1e 	call	0x3c78	; 0x3c78 <turnLeft>

		turnRight();
     21a:	0e 94 06 1e 	call	0x3c0c	; 0x3c0c <turnRight>
     21e:	fb cf       	rjmp	.-10     	; 0x216 <main+0x54>

00000220 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     220:	ea e7       	ldi	r30, 0x7A	; 122
     222:	f0 e0       	ldi	r31, 0x00	; 0
     224:	10 82       	st	Z, r1
	ADCSRB = 0;
     226:	2b e7       	ldi	r18, 0x7B	; 123
     228:	30 e0       	ldi	r19, 0x00	; 0
     22a:	d9 01       	movw	r26, r18
     22c:	1c 92       	st	X, r1
	ADMUX = 0;
     22e:	ac e7       	ldi	r26, 0x7C	; 124
     230:	b0 e0       	ldi	r27, 0x00	; 0
     232:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     234:	80 81       	ld	r24, Z
     236:	86 60       	ori	r24, 0x06	; 6
     238:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     23a:	8c 91       	ld	r24, X
     23c:	80 64       	ori	r24, 0x40	; 64
     23e:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     240:	80 81       	ld	r24, Z
     242:	80 62       	ori	r24, 0x20	; 32
     244:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     246:	d9 01       	movw	r26, r18
     248:	8c 91       	ld	r24, X
     24a:	88 7f       	andi	r24, 0xF8	; 248
     24c:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     24e:	80 81       	ld	r24, Z
     250:	88 60       	ori	r24, 0x08	; 8
     252:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     254:	80 81       	ld	r24, Z
     256:	80 68       	ori	r24, 0x80	; 128
     258:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     25a:	80 81       	ld	r24, Z
     25c:	80 64       	ori	r24, 0x40	; 64
     25e:	80 83       	st	Z, r24

}
     260:	08 95       	ret

00000262 <__vector_29>:

ISR(ADC_vect) {
     262:	1f 92       	push	r1
     264:	0f 92       	push	r0
     266:	0f b6       	in	r0, 0x3f	; 63
     268:	0f 92       	push	r0
     26a:	0b b6       	in	r0, 0x3b	; 59
     26c:	0f 92       	push	r0
     26e:	11 24       	eor	r1, r1
     270:	1f 93       	push	r17
     272:	2f 93       	push	r18
     274:	3f 93       	push	r19
     276:	4f 93       	push	r20
     278:	5f 93       	push	r21
     27a:	6f 93       	push	r22
     27c:	7f 93       	push	r23
     27e:	8f 93       	push	r24
     280:	9f 93       	push	r25
     282:	af 93       	push	r26
     284:	bf 93       	push	r27
     286:	ef 93       	push	r30
     288:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     28a:	80 91 36 05 	lds	r24, 0x0536
     28e:	90 91 37 05 	lds	r25, 0x0537
     292:	a0 91 38 05 	lds	r26, 0x0538
     296:	b0 91 39 05 	lds	r27, 0x0539
     29a:	01 96       	adiw	r24, 0x01	; 1
     29c:	a1 1d       	adc	r26, r1
     29e:	b1 1d       	adc	r27, r1
     2a0:	80 93 36 05 	sts	0x0536, r24
     2a4:	90 93 37 05 	sts	0x0537, r25
     2a8:	a0 93 38 05 	sts	0x0538, r26
     2ac:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     2b0:	80 91 78 00 	lds	r24, 0x0078
     2b4:	48 2f       	mov	r20, r24
     2b6:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2b8:	20 91 79 00 	lds	r18, 0x0079
     2bc:	92 2f       	mov	r25, r18
     2be:	80 e0       	ldi	r24, 0x00	; 0
     2c0:	48 2b       	or	r20, r24
     2c2:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     2c4:	80 91 bf 03 	lds	r24, 0x03BF
     2c8:	82 30       	cpi	r24, 0x02	; 2
     2ca:	09 f4       	brne	.+2      	; 0x2ce <__vector_29+0x6c>
     2cc:	f4 c0       	rjmp	.+488    	; 0x4b6 <__vector_29+0x254>
     2ce:	83 30       	cpi	r24, 0x03	; 3
     2d0:	30 f4       	brcc	.+12     	; 0x2de <__vector_29+0x7c>
     2d2:	88 23       	and	r24, r24
     2d4:	59 f0       	breq	.+22     	; 0x2ec <__vector_29+0x8a>
     2d6:	81 30       	cpi	r24, 0x01	; 1
     2d8:	09 f0       	breq	.+2      	; 0x2dc <__vector_29+0x7a>
     2da:	3f c1       	rjmp	.+638    	; 0x55a <__vector_29+0x2f8>
     2dc:	df c0       	rjmp	.+446    	; 0x49c <__vector_29+0x23a>
     2de:	83 30       	cpi	r24, 0x03	; 3
     2e0:	09 f4       	brne	.+2      	; 0x2e4 <__vector_29+0x82>
     2e2:	0b c1       	rjmp	.+534    	; 0x4fa <__vector_29+0x298>
     2e4:	84 30       	cpi	r24, 0x04	; 4
     2e6:	09 f0       	breq	.+2      	; 0x2ea <__vector_29+0x88>
     2e8:	38 c1       	rjmp	.+624    	; 0x55a <__vector_29+0x2f8>
     2ea:	14 c1       	rjmp	.+552    	; 0x514 <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     2ec:	10 91 2a 03 	lds	r17, 0x032A
     2f0:	1e 30       	cpi	r17, 0x0E	; 14
     2f2:	61 f4       	brne	.+24     	; 0x30c <__vector_29+0xaa>
     2f4:	80 91 c5 03 	lds	r24, 0x03C5
     2f8:	82 30       	cpi	r24, 0x02	; 2
     2fa:	41 f4       	brne	.+16     	; 0x30c <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     2fc:	50 93 c4 03 	sts	0x03C4, r21
     300:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     304:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     308:	46 98       	cbi	0x08, 6	; 8
     30a:	08 c0       	rjmp	.+16     	; 0x31c <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     30c:	e1 2f       	mov	r30, r17
     30e:	f0 e0       	ldi	r31, 0x00	; 0
     310:	ee 0f       	add	r30, r30
     312:	ff 1f       	adc	r31, r31
     314:	e1 5d       	subi	r30, 0xD1	; 209
     316:	fc 4f       	sbci	r31, 0xFC	; 252
     318:	51 83       	std	Z+1, r21	; 0x01
     31a:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     31c:	a1 2f       	mov	r26, r17
     31e:	b0 e0       	ldi	r27, 0x00	; 0
     320:	10 ff       	sbrs	r17, 0
     322:	af c0       	rjmp	.+350    	; 0x482 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     324:	aa 0f       	add	r26, r26
     326:	bb 1f       	adc	r27, r27
     328:	fd 01       	movw	r30, r26
     32a:	e3 5d       	subi	r30, 0xD3	; 211
     32c:	fc 4f       	sbci	r31, 0xFC	; 252
     32e:	20 81       	ld	r18, Z
     330:	31 81       	ldd	r19, Z+1	; 0x01
     332:	a1 5d       	subi	r26, 0xD1	; 209
     334:	bc 4f       	sbci	r27, 0xFC	; 252
     336:	4d 91       	ld	r20, X+
     338:	5c 91       	ld	r21, X
     33a:	81 2f       	mov	r24, r17
     33c:	86 95       	lsr	r24
     33e:	68 2f       	mov	r22, r24
     340:	70 e0       	ldi	r23, 0x00	; 0
     342:	24 1b       	sub	r18, r20
     344:	35 0b       	sbc	r19, r21
     346:	ab 01       	movw	r20, r22
     348:	44 0f       	add	r20, r20
     34a:	55 1f       	adc	r21, r21
     34c:	fa 01       	movw	r30, r20
     34e:	e9 58       	subi	r30, 0x89	; 137
     350:	fc 4f       	sbci	r31, 0xFC	; 252
     352:	80 81       	ld	r24, Z
     354:	91 81       	ldd	r25, Z+1	; 0x01
     356:	28 1b       	sub	r18, r24
     358:	39 0b       	sbc	r19, r25
     35a:	fa 01       	movw	r30, r20
     35c:	e1 5a       	subi	r30, 0xA1	; 161
     35e:	fc 4f       	sbci	r31, 0xFC	; 252
     360:	31 83       	std	Z+1, r19	; 0x01
     362:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     364:	37 ff       	sbrs	r19, 7
     366:	02 c0       	rjmp	.+4      	; 0x36c <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     368:	11 82       	std	Z+1, r1	; 0x01
     36a:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     36c:	fb 01       	movw	r30, r22
     36e:	ee 0f       	add	r30, r30
     370:	ff 1f       	adc	r31, r31
     372:	e1 5a       	subi	r30, 0xA1	; 161
     374:	fc 4f       	sbci	r31, 0xFC	; 252
     376:	80 81       	ld	r24, Z
     378:	91 81       	ldd	r25, Z+1	; 0x01
     37a:	81 50       	subi	r24, 0x01	; 1
     37c:	94 40       	sbci	r25, 0x04	; 4
     37e:	24 f0       	brlt	.+8      	; 0x388 <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     380:	80 e0       	ldi	r24, 0x00	; 0
     382:	94 e0       	ldi	r25, 0x04	; 4
     384:	91 83       	std	Z+1, r25	; 0x01
     386:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     388:	10 31       	cpi	r17, 0x10	; 16
     38a:	e8 f5       	brcc	.+122    	; 0x406 <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     38c:	db 01       	movw	r26, r22
     38e:	aa 0f       	add	r26, r26
     390:	bb 1f       	adc	r27, r27
     392:	fd 01       	movw	r30, r26
     394:	e1 5a       	subi	r30, 0xA1	; 161
     396:	fc 4f       	sbci	r31, 0xFC	; 252
     398:	01 90       	ld	r0, Z+
     39a:	f0 81       	ld	r31, Z
     39c:	e0 2d       	mov	r30, r0
     39e:	ec 33       	cpi	r30, 0x3C	; 60
     3a0:	f1 05       	cpc	r31, r1
     3a2:	1c f4       	brge	.+6      	; 0x3aa <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     3a4:	a9 53       	subi	r26, 0x39	; 57
     3a6:	bc 4f       	sbci	r27, 0xFC	; 252
     3a8:	2c c0       	rjmp	.+88     	; 0x402 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     3aa:	cf 01       	movw	r24, r30
     3ac:	cc 96       	adiw	r24, 0x3c	; 60
     3ae:	95 95       	asr	r25
     3b0:	87 95       	ror	r24
     3b2:	88 37       	cpi	r24, 0x78	; 120
     3b4:	91 05       	cpc	r25, r1
     3b6:	3c f4       	brge	.+14     	; 0x3c6 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     3b8:	a9 53       	subi	r26, 0x39	; 57
     3ba:	bc 4f       	sbci	r27, 0xFC	; 252
     3bc:	fc 97       	sbiw	r30, 0x3c	; 60
     3be:	f5 95       	asr	r31
     3c0:	e7 95       	ror	r30
     3c2:	fc 96       	adiw	r30, 0x3c	; 60
     3c4:	1e c0       	rjmp	.+60     	; 0x402 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     3c6:	cf 01       	movw	r24, r30
     3c8:	84 5d       	subi	r24, 0xD4	; 212
     3ca:	9e 4f       	sbci	r25, 0xFE	; 254
     3cc:	95 95       	asr	r25
     3ce:	87 95       	ror	r24
     3d0:	95 95       	asr	r25
     3d2:	87 95       	ror	r24
     3d4:	a9 53       	subi	r26, 0x39	; 57
     3d6:	bc 4f       	sbci	r27, 0xFC	; 252
     3d8:	84 3b       	cpi	r24, 0xB4	; 180
     3da:	91 05       	cpc	r25, r1
     3dc:	4c f4       	brge	.+18     	; 0x3f0 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     3de:	e4 5b       	subi	r30, 0xB4	; 180
     3e0:	f0 40       	sbci	r31, 0x00	; 0
     3e2:	f5 95       	asr	r31
     3e4:	e7 95       	ror	r30
     3e6:	f5 95       	asr	r31
     3e8:	e7 95       	ror	r30
     3ea:	e8 58       	subi	r30, 0x88	; 136
     3ec:	ff 4f       	sbci	r31, 0xFF	; 255
     3ee:	09 c0       	rjmp	.+18     	; 0x402 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     3f0:	e4 5a       	subi	r30, 0xA4	; 164
     3f2:	f1 40       	sbci	r31, 0x01	; 1
     3f4:	43 e0       	ldi	r20, 0x03	; 3
     3f6:	f5 95       	asr	r31
     3f8:	e7 95       	ror	r30
     3fa:	4a 95       	dec	r20
     3fc:	e1 f7       	brne	.-8      	; 0x3f6 <__vector_29+0x194>
     3fe:	ec 54       	subi	r30, 0x4C	; 76
     400:	ff 4f       	sbci	r31, 0xFF	; 255
     402:	ed 93       	st	X+, r30
     404:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     406:	80 91 3f 05 	lds	r24, 0x053F
     40a:	88 23       	and	r24, r24
     40c:	c1 f1       	breq	.+112    	; 0x47e <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     40e:	80 91 6f 03 	lds	r24, 0x036F
     412:	90 91 70 03 	lds	r25, 0x0370
     416:	84 5a       	subi	r24, 0xA4	; 164
     418:	91 40       	sbci	r25, 0x01	; 1
     41a:	ac f0       	brlt	.+42     	; 0x446 <__vector_29+0x1e4>
     41c:	80 91 71 03 	lds	r24, 0x0371
     420:	90 91 72 03 	lds	r25, 0x0372
     424:	84 5a       	subi	r24, 0xA4	; 164
     426:	91 40       	sbci	r25, 0x01	; 1
     428:	74 f0       	brlt	.+28     	; 0x446 <__vector_29+0x1e4>
     42a:	80 91 73 03 	lds	r24, 0x0373
     42e:	90 91 74 03 	lds	r25, 0x0374
     432:	84 5a       	subi	r24, 0xA4	; 164
     434:	91 40       	sbci	r25, 0x01	; 1
     436:	3c f0       	brlt	.+14     	; 0x446 <__vector_29+0x1e4>
     438:	80 91 75 03 	lds	r24, 0x0375
     43c:	90 91 76 03 	lds	r25, 0x0376
     440:	84 5a       	subi	r24, 0xA4	; 164
     442:	91 40       	sbci	r25, 0x01	; 1
     444:	e4 f4       	brge	.+56     	; 0x47e <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     446:	81 e0       	ldi	r24, 0x01	; 1
     448:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     44c:	10 92 f6 03 	sts	0x03F6, r1
     450:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     454:	10 92 a9 00 	sts	0x00A9, r1
     458:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     45c:	10 92 ab 00 	sts	0x00AB, r1
     460:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     464:	10 92 f4 03 	sts	0x03F4, r1
     468:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     46c:	10 92 99 00 	sts	0x0099, r1
     470:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     474:	10 92 9b 00 	sts	0x009B, r1
     478:	10 92 9a 00 	sts	0x009A, r1
     47c:	02 c0       	rjmp	.+4      	; 0x482 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     47e:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     482:	81 2f       	mov	r24, r17
     484:	8f 5f       	subi	r24, 0xFF	; 255
     486:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     48a:	88 31       	cpi	r24, 0x18	; 24
     48c:	08 f4       	brcc	.+2      	; 0x490 <__vector_29+0x22e>
     48e:	65 c0       	rjmp	.+202    	; 0x55a <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     490:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     494:	81 e0       	ldi	r24, 0x01	; 1
     496:	80 93 c6 03 	sts	0x03C6, r24
     49a:	5f c0       	rjmp	.+190    	; 0x55a <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     49c:	80 91 e1 03 	lds	r24, 0x03E1
     4a0:	90 91 e2 03 	lds	r25, 0x03E2
     4a4:	48 0f       	add	r20, r24
     4a6:	59 1f       	adc	r21, r25
     4a8:	56 95       	lsr	r21
     4aa:	47 95       	ror	r20
     4ac:	50 93 e2 03 	sts	0x03E2, r21
     4b0:	40 93 e1 03 	sts	0x03E1, r20
     4b4:	52 c0       	rjmp	.+164    	; 0x55a <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     4b6:	80 91 09 02 	lds	r24, 0x0209
     4ba:	88 23       	and	r24, r24
     4bc:	09 f4       	brne	.+2      	; 0x4c0 <__vector_29+0x25e>
     4be:	4d c0       	rjmp	.+154    	; 0x55a <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     4c0:	63 99       	sbic	0x0c, 3	; 12
     4c2:	4b c0       	rjmp	.+150    	; 0x55a <__vector_29+0x2f8>
     4c4:	64 99       	sbic	0x0c, 4	; 12
     4c6:	49 c0       	rjmp	.+146    	; 0x55a <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     4c8:	28 2f       	mov	r18, r24
     4ca:	2f 5f       	subi	r18, 0xFF	; 255
     4cc:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     4d0:	25 30       	cpi	r18, 0x05	; 5
     4d2:	08 f4       	brcc	.+2      	; 0x4d6 <__vector_29+0x274>
     4d4:	42 c0       	rjmp	.+132    	; 0x55a <__vector_29+0x2f8>
					right_vel_sum += value;
     4d6:	80 91 ed 03 	lds	r24, 0x03ED
     4da:	90 91 ee 03 	lds	r25, 0x03EE
     4de:	84 0f       	add	r24, r20
     4e0:	95 1f       	adc	r25, r21
     4e2:	90 93 ee 03 	sts	0x03EE, r25
     4e6:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     4ea:	28 30       	cpi	r18, 0x08	; 8
     4ec:	b1 f5       	brne	.+108    	; 0x55a <__vector_29+0x2f8>
						firstSampleRight = 0;
     4ee:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     4f2:	81 e0       	ldi	r24, 0x01	; 1
     4f4:	80 93 08 02 	sts	0x0208, r24
     4f8:	30 c0       	rjmp	.+96     	; 0x55a <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     4fa:	80 91 df 03 	lds	r24, 0x03DF
     4fe:	90 91 e0 03 	lds	r25, 0x03E0
     502:	48 0f       	add	r20, r24
     504:	59 1f       	adc	r21, r25
     506:	56 95       	lsr	r21
     508:	47 95       	ror	r20
     50a:	50 93 e0 03 	sts	0x03E0, r21
     50e:	40 93 df 03 	sts	0x03DF, r20
     512:	23 c0       	rjmp	.+70     	; 0x55a <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     514:	90 91 0a 02 	lds	r25, 0x020A
     518:	99 23       	and	r25, r25
     51a:	f9 f0       	breq	.+62     	; 0x55a <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     51c:	80 91 00 01 	lds	r24, 0x0100
     520:	83 fd       	sbrc	r24, 3
     522:	1b c0       	rjmp	.+54     	; 0x55a <__vector_29+0x2f8>
     524:	80 91 00 01 	lds	r24, 0x0100
     528:	84 fd       	sbrc	r24, 4
     52a:	17 c0       	rjmp	.+46     	; 0x55a <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     52c:	29 2f       	mov	r18, r25
     52e:	2f 5f       	subi	r18, 0xFF	; 255
     530:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     534:	25 30       	cpi	r18, 0x05	; 5
     536:	88 f0       	brcs	.+34     	; 0x55a <__vector_29+0x2f8>
					left_vel_sum += value;
     538:	80 91 eb 03 	lds	r24, 0x03EB
     53c:	90 91 ec 03 	lds	r25, 0x03EC
     540:	84 0f       	add	r24, r20
     542:	95 1f       	adc	r25, r21
     544:	90 93 ec 03 	sts	0x03EC, r25
     548:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     54c:	28 30       	cpi	r18, 0x08	; 8
     54e:	29 f4       	brne	.+10     	; 0x55a <__vector_29+0x2f8>
						firstSampleLeft = 0;
     550:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     554:	81 e0       	ldi	r24, 0x01	; 1
     556:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     55a:	90 91 c0 03 	lds	r25, 0x03C0
     55e:	92 30       	cpi	r25, 0x02	; 2
     560:	81 f1       	breq	.+96     	; 0x5c2 <__vector_29+0x360>
     562:	93 30       	cpi	r25, 0x03	; 3
     564:	30 f4       	brcc	.+12     	; 0x572 <__vector_29+0x310>
     566:	99 23       	and	r25, r25
     568:	51 f0       	breq	.+20     	; 0x57e <__vector_29+0x31c>
     56a:	91 30       	cpi	r25, 0x01	; 1
     56c:	09 f0       	breq	.+2      	; 0x570 <__vector_29+0x30e>
     56e:	b0 c0       	rjmp	.+352    	; 0x6d0 <__vector_29+0x46e>
     570:	1a c0       	rjmp	.+52     	; 0x5a6 <__vector_29+0x344>
     572:	93 30       	cpi	r25, 0x03	; 3
     574:	e9 f1       	breq	.+122    	; 0x5f0 <__vector_29+0x38e>
     576:	94 30       	cpi	r25, 0x04	; 4
     578:	09 f0       	breq	.+2      	; 0x57c <__vector_29+0x31a>
     57a:	aa c0       	rjmp	.+340    	; 0x6d0 <__vector_29+0x46e>
     57c:	50 c0       	rjmp	.+160    	; 0x61e <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     57e:	80 91 2a 03 	lds	r24, 0x032A
     582:	86 95       	lsr	r24
     584:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     588:	80 91 c1 03 	lds	r24, 0x03C1
     58c:	88 23       	and	r24, r24
     58e:	11 f4       	brne	.+4      	; 0x594 <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     590:	81 e0       	ldi	r24, 0x01	; 1
     592:	05 c0       	rjmp	.+10     	; 0x59e <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     594:	81 30       	cpi	r24, 0x01	; 1
     596:	11 f4       	brne	.+4      	; 0x59c <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     598:	82 e0       	ldi	r24, 0x02	; 2
     59a:	01 c0       	rjmp	.+2      	; 0x59e <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     59c:	85 e0       	ldi	r24, 0x05	; 5
     59e:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     5a2:	81 e0       	ldi	r24, 0x01	; 1
     5a4:	0b c0       	rjmp	.+22     	; 0x5bc <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5a6:	80 91 2b 03 	lds	r24, 0x032B
     5aa:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5ae:	80 91 2e 03 	lds	r24, 0x032E
     5b2:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     5b6:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     5ba:	82 e0       	ldi	r24, 0x02	; 2
     5bc:	80 93 c0 03 	sts	0x03C0, r24
     5c0:	87 c0       	rjmp	.+270    	; 0x6d0 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     5c2:	80 91 2c 03 	lds	r24, 0x032C
     5c6:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     5ca:	80 91 2d 03 	lds	r24, 0x032D
     5ce:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5d2:	80 91 c2 03 	lds	r24, 0x03C2
     5d6:	88 23       	and	r24, r24
     5d8:	11 f4       	brne	.+4      	; 0x5de <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5da:	83 e0       	ldi	r24, 0x03	; 3
     5dc:	05 c0       	rjmp	.+10     	; 0x5e8 <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     5de:	81 30       	cpi	r24, 0x01	; 1
     5e0:	11 f4       	brne	.+4      	; 0x5e6 <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     5e2:	84 e0       	ldi	r24, 0x04	; 4
     5e4:	01 c0       	rjmp	.+2      	; 0x5e8 <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5e6:	85 e0       	ldi	r24, 0x05	; 5
     5e8:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     5ec:	83 e0       	ldi	r24, 0x03	; 3
     5ee:	e6 cf       	rjmp	.-52     	; 0x5bc <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5f0:	80 91 2b 03 	lds	r24, 0x032B
     5f4:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5f8:	80 91 2e 03 	lds	r24, 0x032E
     5fc:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     600:	80 91 c1 03 	lds	r24, 0x03C1
     604:	88 23       	and	r24, r24
     606:	11 f4       	brne	.+4      	; 0x60c <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	05 c0       	rjmp	.+10     	; 0x616 <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     60c:	81 30       	cpi	r24, 0x01	; 1
     60e:	11 f4       	brne	.+4      	; 0x614 <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     610:	82 e0       	ldi	r24, 0x02	; 2
     612:	01 c0       	rjmp	.+2      	; 0x616 <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     614:	85 e0       	ldi	r24, 0x05	; 5
     616:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     61a:	84 e0       	ldi	r24, 0x04	; 4
     61c:	cf cf       	rjmp	.-98     	; 0x5bc <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     61e:	80 91 2c 03 	lds	r24, 0x032C
     622:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     626:	80 91 2d 03 	lds	r24, 0x032D
     62a:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     62e:	80 91 c2 03 	lds	r24, 0x03C2
     632:	88 23       	and	r24, r24
     634:	11 f4       	brne	.+4      	; 0x63a <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     636:	83 e0       	ldi	r24, 0x03	; 3
     638:	06 c0       	rjmp	.+12     	; 0x646 <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     63a:	81 30       	cpi	r24, 0x01	; 1
     63c:	19 f4       	brne	.+6      	; 0x644 <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     63e:	90 93 bf 03 	sts	0x03BF, r25
     642:	03 c0       	rjmp	.+6      	; 0x64a <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     644:	85 e0       	ldi	r24, 0x05	; 5
     646:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     64a:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     64e:	20 91 2a 03 	lds	r18, 0x032A
     652:	2e 30       	cpi	r18, 0x0E	; 14
     654:	41 f4       	brne	.+16     	; 0x666 <__vector_29+0x404>
     656:	80 91 c5 03 	lds	r24, 0x03C5
     65a:	81 30       	cpi	r24, 0x01	; 1
     65c:	21 f4       	brne	.+8      	; 0x666 <__vector_29+0x404>
				measBattery=2;
     65e:	82 e0       	ldi	r24, 0x02	; 2
     660:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     664:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     666:	42 2f       	mov	r20, r18
     668:	50 e0       	ldi	r21, 0x00	; 0
     66a:	20 ff       	sbrs	r18, 0
     66c:	31 c0       	rjmp	.+98     	; 0x6d0 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     66e:	20 31       	cpi	r18, 0x10	; 16
     670:	50 f4       	brcc	.+20     	; 0x686 <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     672:	26 95       	lsr	r18
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	02 c0       	rjmp	.+4      	; 0x67e <__vector_29+0x41c>
     67a:	88 0f       	add	r24, r24
     67c:	99 1f       	adc	r25, r25
     67e:	2a 95       	dec	r18
     680:	e2 f7       	brpl	.-8      	; 0x67a <__vector_29+0x418>
     682:	82 b9       	out	0x02, r24	; 2
     684:	25 c0       	rjmp	.+74     	; 0x6d0 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     686:	80 91 3d 05 	lds	r24, 0x053D
     68a:	88 23       	and	r24, r24
     68c:	61 f4       	brne	.+24     	; 0x6a6 <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     68e:	40 51       	subi	r20, 0x10	; 16
     690:	50 40       	sbci	r21, 0x00	; 0
     692:	55 95       	asr	r21
     694:	47 95       	ror	r20
     696:	81 e0       	ldi	r24, 0x01	; 1
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	02 c0       	rjmp	.+4      	; 0x6a0 <__vector_29+0x43e>
     69c:	88 0f       	add	r24, r24
     69e:	99 1f       	adc	r25, r25
     6a0:	4a 95       	dec	r20
     6a2:	e2 f7       	brpl	.-8      	; 0x69c <__vector_29+0x43a>
     6a4:	13 c0       	rjmp	.+38     	; 0x6cc <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     6a6:	81 30       	cpi	r24, 0x01	; 1
     6a8:	11 f0       	breq	.+4      	; 0x6ae <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     6aa:	82 30       	cpi	r24, 0x02	; 2
     6ac:	89 f4       	brne	.+34     	; 0x6d0 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     6ae:	20 91 05 01 	lds	r18, 0x0105
     6b2:	40 51       	subi	r20, 0x10	; 16
     6b4:	50 40       	sbci	r21, 0x00	; 0
     6b6:	55 95       	asr	r21
     6b8:	47 95       	ror	r20
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	02 c0       	rjmp	.+4      	; 0x6c4 <__vector_29+0x462>
     6c0:	88 0f       	add	r24, r24
     6c2:	99 1f       	adc	r25, r25
     6c4:	4a 95       	dec	r20
     6c6:	e2 f7       	brpl	.-8      	; 0x6c0 <__vector_29+0x45e>
     6c8:	80 95       	com	r24
     6ca:	82 23       	and	r24, r18
     6cc:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     6d0:	80 91 29 03 	lds	r24, 0x0329
     6d4:	88 30       	cpi	r24, 0x08	; 8
     6d6:	48 f4       	brcc	.+18     	; 0x6ea <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     6d8:	80 91 7b 00 	lds	r24, 0x007B
     6dc:	87 7f       	andi	r24, 0xF7	; 247
     6de:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     6e2:	80 91 29 03 	lds	r24, 0x0329
     6e6:	80 5c       	subi	r24, 0xC0	; 192
     6e8:	08 c0       	rjmp	.+16     	; 0x6fa <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     6ea:	80 91 7b 00 	lds	r24, 0x007B
     6ee:	88 60       	ori	r24, 0x08	; 8
     6f0:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     6f4:	80 91 29 03 	lds	r24, 0x0329
     6f8:	88 5c       	subi	r24, 0xC8	; 200
     6fa:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     6fe:	80 91 c0 03 	lds	r24, 0x03C0
     702:	82 30       	cpi	r24, 0x02	; 2
     704:	81 f4       	brne	.+32     	; 0x726 <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     706:	80 91 3d 05 	lds	r24, 0x053D
     70a:	88 23       	and	r24, r24
     70c:	21 f4       	brne	.+8      	; 0x716 <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     70e:	80 91 05 01 	lds	r24, 0x0105
     712:	80 7f       	andi	r24, 0xF0	; 240
     714:	05 c0       	rjmp	.+10     	; 0x720 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     716:	81 30       	cpi	r24, 0x01	; 1
     718:	11 f0       	breq	.+4      	; 0x71e <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     71a:	82 30       	cpi	r24, 0x02	; 2
     71c:	21 f4       	brne	.+8      	; 0x726 <__vector_29+0x4c4>
			PORTJ = 0xFF;
     71e:	8f ef       	ldi	r24, 0xFF	; 255
     720:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     724:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     726:	ff 91       	pop	r31
     728:	ef 91       	pop	r30
     72a:	bf 91       	pop	r27
     72c:	af 91       	pop	r26
     72e:	9f 91       	pop	r25
     730:	8f 91       	pop	r24
     732:	7f 91       	pop	r23
     734:	6f 91       	pop	r22
     736:	5f 91       	pop	r21
     738:	4f 91       	pop	r20
     73a:	3f 91       	pop	r19
     73c:	2f 91       	pop	r18
     73e:	1f 91       	pop	r17
     740:	0f 90       	pop	r0
     742:	0b be       	out	0x3b, r0	; 59
     744:	0f 90       	pop	r0
     746:	0f be       	out	0x3f, r0	; 63
     748:	0f 90       	pop	r0
     74a:	1f 90       	pop	r1
     74c:	18 95       	reti

0000074e <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     74e:	80 91 6f 03 	lds	r24, 0x036F
     752:	90 91 70 03 	lds	r25, 0x0370
     756:	84 5a       	subi	r24, 0xA4	; 164
     758:	91 40       	sbci	r25, 0x01	; 1
     75a:	b4 f0       	brlt	.+44     	; 0x788 <cliffDetected+0x3a>
     75c:	80 91 71 03 	lds	r24, 0x0371
     760:	90 91 72 03 	lds	r25, 0x0372
     764:	84 5a       	subi	r24, 0xA4	; 164
     766:	91 40       	sbci	r25, 0x01	; 1
     768:	7c f0       	brlt	.+30     	; 0x788 <cliffDetected+0x3a>
     76a:	80 91 73 03 	lds	r24, 0x0373
     76e:	90 91 74 03 	lds	r25, 0x0374
     772:	84 5a       	subi	r24, 0xA4	; 164
     774:	91 40       	sbci	r25, 0x01	; 1
     776:	44 f0       	brlt	.+16     	; 0x788 <cliffDetected+0x3a>
     778:	20 e0       	ldi	r18, 0x00	; 0
     77a:	80 91 75 03 	lds	r24, 0x0375
     77e:	90 91 76 03 	lds	r25, 0x0376
     782:	84 5a       	subi	r24, 0xA4	; 164
     784:	91 40       	sbci	r25, 0x01	; 1
     786:	0c f4       	brge	.+2      	; 0x78a <cliffDetected+0x3c>
     788:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     78a:	82 2f       	mov	r24, r18
     78c:	08 95       	ret

0000078e <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     78e:	81 e0       	ldi	r24, 0x01	; 1
     790:	80 93 3e 05 	sts	0x053E, r24
}
     794:	08 95       	ret

00000796 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     796:	10 92 3e 05 	sts	0x053E, r1
}
     79a:	08 95       	ret

0000079c <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     79c:	81 e0       	ldi	r24, 0x01	; 1
     79e:	80 93 3f 05 	sts	0x053F, r24
}
     7a2:	08 95       	ret

000007a4 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     7a4:	10 92 3f 05 	sts	0x053F, r1
}
     7a8:	08 95       	ret

000007aa <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     7aa:	2f 92       	push	r2
     7ac:	3f 92       	push	r3
     7ae:	4f 92       	push	r4
     7b0:	5f 92       	push	r5
     7b2:	6f 92       	push	r6
     7b4:	7f 92       	push	r7
     7b6:	8f 92       	push	r8
     7b8:	9f 92       	push	r9
     7ba:	af 92       	push	r10
     7bc:	bf 92       	push	r11
     7be:	cf 92       	push	r12
     7c0:	df 92       	push	r13
     7c2:	ef 92       	push	r14
     7c4:	ff 92       	push	r15
     7c6:	0f 93       	push	r16
     7c8:	1f 93       	push	r17
     7ca:	df 93       	push	r29
     7cc:	cf 93       	push	r28
     7ce:	cd b7       	in	r28, 0x3d	; 61
     7d0:	de b7       	in	r29, 0x3e	; 62
     7d2:	2a 97       	sbiw	r28, 0x0a	; 10
     7d4:	0f b6       	in	r0, 0x3f	; 63
     7d6:	f8 94       	cli
     7d8:	de bf       	out	0x3e, r29	; 62
     7da:	0f be       	out	0x3f, r0	; 63
     7dc:	cd bf       	out	0x3d, r28	; 61
     7de:	98 87       	std	Y+8, r25	; 0x08
     7e0:	8f 83       	std	Y+7, r24	; 0x07
     7e2:	7a 87       	std	Y+10, r23	; 0x0a
     7e4:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     7e6:	dc 01       	movw	r26, r24
     7e8:	0d 90       	ld	r0, X+
     7ea:	bc 91       	ld	r27, X
     7ec:	a0 2d       	mov	r26, r0
     7ee:	bc 83       	std	Y+4, r27	; 0x04
     7f0:	ab 83       	std	Y+3, r26	; 0x03
     7f2:	fb 01       	movw	r30, r22
     7f4:	01 90       	ld	r0, Z+
     7f6:	f0 81       	ld	r31, Z
     7f8:	e0 2d       	mov	r30, r0
     7fa:	fa 83       	std	Y+2, r31	; 0x02
     7fc:	e9 83       	std	Y+1, r30	; 0x01
     7fe:	e7 ec       	ldi	r30, 0xC7	; 199
     800:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     802:	80 81       	ld	r24, Z
     804:	91 81       	ldd	r25, Z+1	; 0x01
     806:	05 97       	sbiw	r24, 0x05	; 5
     808:	14 f4       	brge	.+4      	; 0x80e <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     80a:	11 82       	std	Z+1, r1	; 0x01
     80c:	10 82       	st	Z, r1
     80e:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     810:	23 e0       	ldi	r18, 0x03	; 3
     812:	e7 3d       	cpi	r30, 0xD7	; 215
     814:	f2 07       	cpc	r31, r18
     816:	a9 f7       	brne	.-22     	; 0x802 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     818:	a0 90 c7 03 	lds	r10, 0x03C7
     81c:	b0 90 c8 03 	lds	r11, 0x03C8
     820:	b0 94       	com	r11
     822:	a1 94       	neg	r10
     824:	b1 08       	sbc	r11, r1
     826:	b3 94       	inc	r11
     828:	52 ef       	ldi	r21, 0xF2	; 242
     82a:	65 2e       	mov	r6, r21
     82c:	5f ef       	ldi	r21, 0xFF	; 255
     82e:	75 2e       	mov	r7, r21
     830:	6e 0e       	add	r6, r30
     832:	7f 1e       	adc	r7, r31
     834:	d3 01       	movw	r26, r6
     836:	8d 90       	ld	r8, X+
     838:	9c 90       	ld	r9, X
     83a:	95 94       	asr	r9
     83c:	87 94       	ror	r8
     83e:	ad ec       	ldi	r26, 0xCD	; 205
     840:	b3 e0       	ldi	r27, 0x03	; 3
     842:	cd 90       	ld	r12, X+
     844:	dc 90       	ld	r13, X
     846:	d5 94       	asr	r13
     848:	c7 94       	ror	r12
     84a:	20 91 cf 03 	lds	r18, 0x03CF
     84e:	30 91 d0 03 	lds	r19, 0x03D0
     852:	3e 83       	std	Y+6, r19	; 0x06
     854:	2d 83       	std	Y+5, r18	; 0x05
     856:	2a ef       	ldi	r18, 0xFA	; 250
     858:	22 2e       	mov	r2, r18
     85a:	2f ef       	ldi	r18, 0xFF	; 255
     85c:	32 2e       	mov	r3, r18
     85e:	2e 0e       	add	r2, r30
     860:	3f 1e       	adc	r3, r31
     862:	d1 01       	movw	r26, r2
     864:	ed 90       	ld	r14, X+
     866:	fc 90       	ld	r15, X
     868:	f5 94       	asr	r15
     86a:	e7 94       	ror	r14
     86c:	12 91       	ld	r17, -Z
     86e:	02 91       	ld	r16, -Z
     870:	2f 01       	movw	r4, r30
     872:	15 95       	asr	r17
     874:	07 95       	ror	r16
     876:	0e 94 92 22 	call	0x4524	; 0x4524 <rand>
     87a:	2d 81       	ldd	r18, Y+5	; 0x05
     87c:	3e 81       	ldd	r19, Y+6	; 0x06
     87e:	2e 51       	subi	r18, 0x1E	; 30
     880:	30 40       	sbci	r19, 0x00	; 0
     882:	2a 0d       	add	r18, r10
     884:	3b 1d       	adc	r19, r11
     886:	2c 0d       	add	r18, r12
     888:	3d 1d       	adc	r19, r13
     88a:	2e 0d       	add	r18, r14
     88c:	3f 1d       	adc	r19, r15
     88e:	20 1b       	sub	r18, r16
     890:	31 0b       	sbc	r19, r17
     892:	28 19       	sub	r18, r8
     894:	39 09       	sbc	r19, r9
     896:	6c e3       	ldi	r22, 0x3C	; 60
     898:	70 e0       	ldi	r23, 0x00	; 0
     89a:	0e 94 ed 21 	call	0x43da	; 0x43da <__divmodhi4>
     89e:	28 0f       	add	r18, r24
     8a0:	39 1f       	adc	r19, r25
     8a2:	3e 83       	std	Y+6, r19	; 0x06
     8a4:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     8a6:	d3 01       	movw	r26, r6
     8a8:	6d 90       	ld	r6, X+
     8aa:	7c 90       	ld	r7, X
     8ac:	75 94       	asr	r7
     8ae:	67 94       	ror	r6
     8b0:	c0 90 cb 03 	lds	r12, 0x03CB
     8b4:	d0 90 cc 03 	lds	r13, 0x03CC
     8b8:	d5 94       	asr	r13
     8ba:	c7 94       	ror	r12
     8bc:	d5 94       	asr	r13
     8be:	c7 94       	ror	r12
     8c0:	ed ec       	ldi	r30, 0xCD	; 205
     8c2:	f3 e0       	ldi	r31, 0x03	; 3
     8c4:	a0 80       	ld	r10, Z
     8c6:	b1 80       	ldd	r11, Z+1	; 0x01
     8c8:	b5 94       	asr	r11
     8ca:	a7 94       	ror	r10
     8cc:	d1 01       	movw	r26, r2
     8ce:	8d 90       	ld	r8, X+
     8d0:	9c 90       	ld	r9, X
     8d2:	95 94       	asr	r9
     8d4:	87 94       	ror	r8
     8d6:	00 91 d3 03 	lds	r16, 0x03D3
     8da:	10 91 d4 03 	lds	r17, 0x03D4
     8de:	15 95       	asr	r17
     8e0:	07 95       	ror	r16
     8e2:	15 95       	asr	r17
     8e4:	07 95       	ror	r16
     8e6:	f2 01       	movw	r30, r4
     8e8:	e0 80       	ld	r14, Z
     8ea:	f1 80       	ldd	r15, Z+1	; 0x01
     8ec:	f5 94       	asr	r15
     8ee:	e7 94       	ror	r14
     8f0:	0e 94 92 22 	call	0x4524	; 0x4524 <rand>
     8f4:	c6 0c       	add	r12, r6
     8f6:	d7 1c       	adc	r13, r7
     8f8:	22 ee       	ldi	r18, 0xE2	; 226
     8fa:	3f ef       	ldi	r19, 0xFF	; 255
     8fc:	c2 0e       	add	r12, r18
     8fe:	d3 1e       	adc	r13, r19
     900:	ca 0c       	add	r12, r10
     902:	db 1c       	adc	r13, r11
     904:	c0 1a       	sub	r12, r16
     906:	d1 0a       	sbc	r13, r17
     908:	c8 18       	sub	r12, r8
     90a:	d9 08       	sbc	r13, r9
     90c:	ce 18       	sub	r12, r14
     90e:	df 08       	sbc	r13, r15
     910:	6c e3       	ldi	r22, 0x3C	; 60
     912:	70 e0       	ldi	r23, 0x00	; 0
     914:	0e 94 ed 21 	call	0x43da	; 0x43da <__divmodhi4>
     918:	c8 0e       	add	r12, r24
     91a:	d9 1e       	adc	r13, r25
     91c:	8d 81       	ldd	r24, Y+5	; 0x05
     91e:	9e 81       	ldd	r25, Y+6	; 0x06
     920:	9c 01       	movw	r18, r24
     922:	44 27       	eor	r20, r20
     924:	37 fd       	sbrc	r19, 7
     926:	40 95       	com	r20
     928:	54 2f       	mov	r21, r20
     92a:	b6 01       	movw	r22, r12
     92c:	88 27       	eor	r24, r24
     92e:	77 fd       	sbrc	r23, 7
     930:	80 95       	com	r24
     932:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     934:	ab 81       	ldd	r26, Y+3	; 0x03
     936:	bc 81       	ldd	r27, Y+4	; 0x04
     938:	b7 fd       	sbrc	r27, 7
     93a:	1b c0       	rjmp	.+54     	; 0x972 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     93c:	7d 01       	movw	r14, r26
     93e:	00 27       	eor	r16, r16
     940:	f7 fc       	sbrc	r15, 7
     942:	00 95       	com	r16
     944:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     946:	26 1b       	sub	r18, r22
     948:	37 0b       	sbc	r19, r23
     94a:	48 0b       	sbc	r20, r24
     94c:	59 0b       	sbc	r21, r25
     94e:	ca 01       	movw	r24, r20
     950:	b9 01       	movw	r22, r18
     952:	a8 01       	movw	r20, r16
     954:	97 01       	movw	r18, r14
     956:	0e 94 ba 21 	call	0x4374	; 0x4374 <__mulsi3>
     95a:	57 e0       	ldi	r21, 0x07	; 7
     95c:	95 95       	asr	r25
     95e:	87 95       	ror	r24
     960:	77 95       	ror	r23
     962:	67 95       	ror	r22
     964:	5a 95       	dec	r21
     966:	d1 f7       	brne	.-12     	; 0x95c <obstacleAvoidance+0x1b2>
     968:	e6 0e       	add	r14, r22
     96a:	f7 1e       	adc	r15, r23
     96c:	08 1f       	adc	r16, r24
     96e:	19 1f       	adc	r17, r25
     970:	1a c0       	rjmp	.+52     	; 0x9a6 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     972:	a9 81       	ldd	r26, Y+1	; 0x01
     974:	ba 81       	ldd	r27, Y+2	; 0x02
     976:	7d 01       	movw	r14, r26
     978:	00 27       	eor	r16, r16
     97a:	f7 fc       	sbrc	r15, 7
     97c:	00 95       	com	r16
     97e:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     980:	62 0f       	add	r22, r18
     982:	73 1f       	adc	r23, r19
     984:	84 1f       	adc	r24, r20
     986:	95 1f       	adc	r25, r21
     988:	a8 01       	movw	r20, r16
     98a:	97 01       	movw	r18, r14
     98c:	0e 94 ba 21 	call	0x4374	; 0x4374 <__mulsi3>
     990:	47 e0       	ldi	r20, 0x07	; 7
     992:	95 95       	asr	r25
     994:	87 95       	ror	r24
     996:	77 95       	ror	r23
     998:	67 95       	ror	r22
     99a:	4a 95       	dec	r20
     99c:	d1 f7       	brne	.-12     	; 0x992 <obstacleAvoidance+0x1e8>
     99e:	e6 1a       	sub	r14, r22
     9a0:	f7 0a       	sbc	r15, r23
     9a2:	08 0b       	sbc	r16, r24
     9a4:	19 0b       	sbc	r17, r25
     9a6:	ef 81       	ldd	r30, Y+7	; 0x07
     9a8:	f8 85       	ldd	r31, Y+8	; 0x08
     9aa:	f1 82       	std	Z+1, r15	; 0x01
     9ac:	e0 82       	st	Z, r14
     9ae:	8d 81       	ldd	r24, Y+5	; 0x05
     9b0:	9e 81       	ldd	r25, Y+6	; 0x06
     9b2:	9c 01       	movw	r18, r24
     9b4:	44 27       	eor	r20, r20
     9b6:	37 fd       	sbrc	r19, 7
     9b8:	40 95       	com	r20
     9ba:	54 2f       	mov	r21, r20
     9bc:	b6 01       	movw	r22, r12
     9be:	88 27       	eor	r24, r24
     9c0:	77 fd       	sbrc	r23, 7
     9c2:	80 95       	com	r24
     9c4:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     9c6:	a9 81       	ldd	r26, Y+1	; 0x01
     9c8:	ba 81       	ldd	r27, Y+2	; 0x02
     9ca:	b7 fd       	sbrc	r27, 7
     9cc:	19 c0       	rjmp	.+50     	; 0xa00 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9ce:	7d 01       	movw	r14, r26
     9d0:	00 27       	eor	r16, r16
     9d2:	f7 fc       	sbrc	r15, 7
     9d4:	00 95       	com	r16
     9d6:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9d8:	62 0f       	add	r22, r18
     9da:	73 1f       	adc	r23, r19
     9dc:	84 1f       	adc	r24, r20
     9de:	95 1f       	adc	r25, r21
     9e0:	a8 01       	movw	r20, r16
     9e2:	97 01       	movw	r18, r14
     9e4:	0e 94 ba 21 	call	0x4374	; 0x4374 <__mulsi3>
     9e8:	37 e0       	ldi	r19, 0x07	; 7
     9ea:	95 95       	asr	r25
     9ec:	87 95       	ror	r24
     9ee:	77 95       	ror	r23
     9f0:	67 95       	ror	r22
     9f2:	3a 95       	dec	r19
     9f4:	d1 f7       	brne	.-12     	; 0x9ea <obstacleAvoidance+0x240>
     9f6:	e6 0e       	add	r14, r22
     9f8:	f7 1e       	adc	r15, r23
     9fa:	08 1f       	adc	r16, r24
     9fc:	19 1f       	adc	r17, r25
     9fe:	1c c0       	rjmp	.+56     	; 0xa38 <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     a00:	ab 81       	ldd	r26, Y+3	; 0x03
     a02:	bc 81       	ldd	r27, Y+4	; 0x04
     a04:	7d 01       	movw	r14, r26
     a06:	00 27       	eor	r16, r16
     a08:	f7 fc       	sbrc	r15, 7
     a0a:	00 95       	com	r16
     a0c:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a0e:	26 1b       	sub	r18, r22
     a10:	37 0b       	sbc	r19, r23
     a12:	48 0b       	sbc	r20, r24
     a14:	59 0b       	sbc	r21, r25
     a16:	ca 01       	movw	r24, r20
     a18:	b9 01       	movw	r22, r18
     a1a:	a8 01       	movw	r20, r16
     a1c:	97 01       	movw	r18, r14
     a1e:	0e 94 ba 21 	call	0x4374	; 0x4374 <__mulsi3>
     a22:	27 e0       	ldi	r18, 0x07	; 7
     a24:	95 95       	asr	r25
     a26:	87 95       	ror	r24
     a28:	77 95       	ror	r23
     a2a:	67 95       	ror	r22
     a2c:	2a 95       	dec	r18
     a2e:	d1 f7       	brne	.-12     	; 0xa24 <obstacleAvoidance+0x27a>
     a30:	e6 1a       	sub	r14, r22
     a32:	f7 0a       	sbc	r15, r23
     a34:	08 0b       	sbc	r16, r24
     a36:	19 0b       	sbc	r17, r25
     a38:	e9 85       	ldd	r30, Y+9	; 0x09
     a3a:	fa 85       	ldd	r31, Y+10	; 0x0a
     a3c:	f1 82       	std	Z+1, r15	; 0x01
     a3e:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     a40:	a9 85       	ldd	r26, Y+9	; 0x09
     a42:	ba 85       	ldd	r27, Y+10	; 0x0a
     a44:	8d 91       	ld	r24, X+
     a46:	9c 91       	ld	r25, X
     a48:	81 50       	subi	r24, 0x01	; 1
     a4a:	92 40       	sbci	r25, 0x02	; 2
     a4c:	34 f0       	brlt	.+12     	; 0xa5a <obstacleAvoidance+0x2b0>
     a4e:	80 e0       	ldi	r24, 0x00	; 0
     a50:	92 e0       	ldi	r25, 0x02	; 2
     a52:	e9 85       	ldd	r30, Y+9	; 0x09
     a54:	fa 85       	ldd	r31, Y+10	; 0x0a
     a56:	91 83       	std	Z+1, r25	; 0x01
     a58:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a5a:	af 81       	ldd	r26, Y+7	; 0x07
     a5c:	b8 85       	ldd	r27, Y+8	; 0x08
     a5e:	8d 91       	ld	r24, X+
     a60:	9c 91       	ld	r25, X
     a62:	81 50       	subi	r24, 0x01	; 1
     a64:	92 40       	sbci	r25, 0x02	; 2
     a66:	34 f0       	brlt	.+12     	; 0xa74 <obstacleAvoidance+0x2ca>
     a68:	80 e0       	ldi	r24, 0x00	; 0
     a6a:	92 e0       	ldi	r25, 0x02	; 2
     a6c:	ef 81       	ldd	r30, Y+7	; 0x07
     a6e:	f8 85       	ldd	r31, Y+8	; 0x08
     a70:	91 83       	std	Z+1, r25	; 0x01
     a72:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a74:	a9 85       	ldd	r26, Y+9	; 0x09
     a76:	ba 85       	ldd	r27, Y+10	; 0x0a
     a78:	8d 91       	ld	r24, X+
     a7a:	9c 91       	ld	r25, X
     a7c:	80 50       	subi	r24, 0x00	; 0
     a7e:	9e 4f       	sbci	r25, 0xFE	; 254
     a80:	34 f4       	brge	.+12     	; 0xa8e <obstacleAvoidance+0x2e4>
     a82:	80 e0       	ldi	r24, 0x00	; 0
     a84:	9e ef       	ldi	r25, 0xFE	; 254
     a86:	e9 85       	ldd	r30, Y+9	; 0x09
     a88:	fa 85       	ldd	r31, Y+10	; 0x0a
     a8a:	91 83       	std	Z+1, r25	; 0x01
     a8c:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     a8e:	af 81       	ldd	r26, Y+7	; 0x07
     a90:	b8 85       	ldd	r27, Y+8	; 0x08
     a92:	8d 91       	ld	r24, X+
     a94:	9c 91       	ld	r25, X
     a96:	80 50       	subi	r24, 0x00	; 0
     a98:	9e 4f       	sbci	r25, 0xFE	; 254
     a9a:	34 f4       	brge	.+12     	; 0xaa8 <obstacleAvoidance+0x2fe>
     a9c:	80 e0       	ldi	r24, 0x00	; 0
     a9e:	9e ef       	ldi	r25, 0xFE	; 254
     aa0:	ef 81       	ldd	r30, Y+7	; 0x07
     aa2:	f8 85       	ldd	r31, Y+8	; 0x08
     aa4:	91 83       	std	Z+1, r25	; 0x01
     aa6:	80 83       	st	Z, r24

}
     aa8:	2a 96       	adiw	r28, 0x0a	; 10
     aaa:	0f b6       	in	r0, 0x3f	; 63
     aac:	f8 94       	cli
     aae:	de bf       	out	0x3e, r29	; 62
     ab0:	0f be       	out	0x3f, r0	; 63
     ab2:	cd bf       	out	0x3d, r28	; 61
     ab4:	cf 91       	pop	r28
     ab6:	df 91       	pop	r29
     ab8:	1f 91       	pop	r17
     aba:	0f 91       	pop	r16
     abc:	ff 90       	pop	r15
     abe:	ef 90       	pop	r14
     ac0:	df 90       	pop	r13
     ac2:	cf 90       	pop	r12
     ac4:	bf 90       	pop	r11
     ac6:	af 90       	pop	r10
     ac8:	9f 90       	pop	r9
     aca:	8f 90       	pop	r8
     acc:	7f 90       	pop	r7
     ace:	6f 90       	pop	r6
     ad0:	5f 90       	pop	r5
     ad2:	4f 90       	pop	r4
     ad4:	3f 90       	pop	r3
     ad6:	2f 90       	pop	r2
     ad8:	08 95       	ret

00000ada <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     ada:	80 91 94 00 	lds	r24, 0x0094
     ade:	90 91 95 00 	lds	r25, 0x0095
     ae2:	0e 94 97 22 	call	0x452e	; 0x452e <srand>

}
     ae6:	08 95       	ret

00000ae8 <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     ae8:	cf 93       	push	r28
     aea:	df 93       	push	r29

	PCICR = 0;
     aec:	e8 e6       	ldi	r30, 0x68	; 104
     aee:	f0 e0       	ldi	r31, 0x00	; 0
     af0:	10 82       	st	Z, r1
	PCMSK1 = 0;
     af2:	ac e6       	ldi	r26, 0x6C	; 108
     af4:	b0 e0       	ldi	r27, 0x00	; 0
     af6:	1c 92       	st	X, r1
	TCCR2A = 0;
     af8:	20 eb       	ldi	r18, 0xB0	; 176
     afa:	30 e0       	ldi	r19, 0x00	; 0
     afc:	e9 01       	movw	r28, r18
     afe:	18 82       	st	Y, r1
	TCCR2B = 0;
     b00:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     b04:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     b08:	80 81       	ld	r24, Z
     b0a:	82 60       	ori	r24, 0x02	; 2
     b0c:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     b0e:	8c 91       	ld	r24, X
     b10:	80 68       	ori	r24, 0x80	; 128
     b12:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b14:	88 81       	ld	r24, Y
     b16:	82 60       	ori	r24, 0x02	; 2
     b18:	88 83       	st	Y, r24

}
     b1a:	df 91       	pop	r29
     b1c:	cf 91       	pop	r28
     b1e:	08 95       	ret

00000b20 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b20:	1f 92       	push	r1
     b22:	0f 92       	push	r0
     b24:	0f b6       	in	r0, 0x3f	; 63
     b26:	0f 92       	push	r0
     b28:	11 24       	eor	r1, r1
     b2a:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b2c:	80 91 11 02 	lds	r24, 0x0211
     b30:	88 23       	and	r24, r24
     b32:	21 f1       	breq	.+72     	; 0xb7c <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b34:	80 91 03 01 	lds	r24, 0x0103
     b38:	86 fd       	sbrc	r24, 6
     b3a:	20 c0       	rjmp	.+64     	; 0xb7c <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     b3c:	80 91 68 00 	lds	r24, 0x0068
     b40:	8d 7f       	andi	r24, 0xFD	; 253
     b42:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b46:	80 91 6c 00 	lds	r24, 0x006C
     b4a:	8f 77       	andi	r24, 0x7F	; 127
     b4c:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b56:	8d e0       	ldi	r24, 0x0D	; 13
     b58:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b5c:	80 91 b1 00 	lds	r24, 0x00B1
     b60:	86 60       	ori	r24, 0x06	; 6
     b62:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b66:	80 91 70 00 	lds	r24, 0x0070
     b6a:	82 60       	ori	r24, 0x02	; 2
     b6c:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b70:	10 92 26 03 	sts	0x0326, r1
     b74:	10 92 27 03 	sts	0x0327, r1
     b78:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     b7c:	8f 91       	pop	r24
     b7e:	0f 90       	pop	r0
     b80:	0f be       	out	0x3f, r0	; 63
     b82:	0f 90       	pop	r0
     b84:	1f 90       	pop	r1
     b86:	18 95       	reti

00000b88 <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     b88:	1f 92       	push	r1
     b8a:	0f 92       	push	r0
     b8c:	0f b6       	in	r0, 0x3f	; 63
     b8e:	0f 92       	push	r0
     b90:	11 24       	eor	r1, r1
     b92:	2f 93       	push	r18
     b94:	3f 93       	push	r19
     b96:	4f 93       	push	r20
     b98:	5f 93       	push	r21
     b9a:	8f 93       	push	r24
     b9c:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     b9e:	80 91 b1 00 	lds	r24, 0x00B1
     ba2:	88 7f       	andi	r24, 0xF8	; 248
     ba4:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     ba8:	80 91 12 02 	lds	r24, 0x0212
     bac:	88 23       	and	r24, r24
     bae:	c9 f0       	breq	.+50     	; 0xbe2 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     bb0:	80 91 03 01 	lds	r24, 0x0103
     bb4:	86 ff       	sbrs	r24, 6
     bb6:	11 c0       	rjmp	.+34     	; 0xbda <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bb8:	80 91 68 00 	lds	r24, 0x0068
     bbc:	82 60       	ori	r24, 0x02	; 2
     bbe:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bc2:	80 91 6c 00 	lds	r24, 0x006C
     bc6:	80 68       	ori	r24, 0x80	; 128
     bc8:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     bcc:	8f ef       	ldi	r24, 0xFF	; 255
     bce:	9f ef       	ldi	r25, 0xFF	; 255
     bd0:	90 93 02 02 	sts	0x0202, r25
     bd4:	80 93 01 02 	sts	0x0201, r24
     bd8:	c8 c0       	rjmp	.+400    	; 0xd6a <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     bda:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     bde:	83 e3       	ldi	r24, 0x33	; 51
     be0:	3f c0       	rjmp	.+126    	; 0xc60 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     be2:	40 91 01 02 	lds	r20, 0x0201
     be6:	50 91 02 02 	lds	r21, 0x0202
     bea:	2f ef       	ldi	r18, 0xFF	; 255
     bec:	4f 3f       	cpi	r20, 0xFF	; 255
     bee:	52 07       	cpc	r21, r18
     bf0:	39 f5       	brne	.+78     	; 0xc40 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     bf2:	80 91 03 01 	lds	r24, 0x0103
     bf6:	86 ff       	sbrs	r24, 6
     bf8:	0b c0       	rjmp	.+22     	; 0xc10 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bfa:	80 91 68 00 	lds	r24, 0x0068
     bfe:	82 60       	ori	r24, 0x02	; 2
     c00:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c04:	80 91 6c 00 	lds	r24, 0x006C
     c08:	80 68       	ori	r24, 0x80	; 128
     c0a:	80 93 6c 00 	sts	0x006C, r24
     c0e:	ad c0       	rjmp	.+346    	; 0xd6a <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c10:	8c e1       	ldi	r24, 0x1C	; 28
     c12:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c16:	80 91 b1 00 	lds	r24, 0x00B1
     c1a:	86 60       	ori	r24, 0x06	; 6
     c1c:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c20:	80 91 70 00 	lds	r24, 0x0070
     c24:	82 60       	ori	r24, 0x02	; 2
     c26:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c2a:	10 92 26 03 	sts	0x0326, r1
     c2e:	10 92 27 03 	sts	0x0327, r1
     c32:	10 92 28 03 	sts	0x0328, r1
					i=0;
     c36:	10 92 02 02 	sts	0x0202, r1
     c3a:	10 92 01 02 	sts	0x0201, r1
     c3e:	95 c0       	rjmp	.+298    	; 0xd6a <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     c40:	41 30       	cpi	r20, 0x01	; 1
     c42:	51 05       	cpc	r21, r1
     c44:	d1 f4       	brne	.+52     	; 0xc7a <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c46:	80 91 03 01 	lds	r24, 0x0103
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	80 74       	andi	r24, 0x40	; 64
     c4e:	90 70       	andi	r25, 0x00	; 0
     c50:	26 e0       	ldi	r18, 0x06	; 6
     c52:	95 95       	asr	r25
     c54:	87 95       	ror	r24
     c56:	2a 95       	dec	r18
     c58:	e1 f7       	brne	.-8      	; 0xc52 <__vector_13+0xca>
     c5a:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c5e:	86 e3       	ldi	r24, 0x36	; 54
     c60:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c64:	80 91 b1 00 	lds	r24, 0x00B1
     c68:	86 60       	ori	r24, 0x06	; 6
     c6a:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c6e:	80 91 70 00 	lds	r24, 0x0070
     c72:	82 60       	ori	r24, 0x02	; 2
     c74:	80 93 70 00 	sts	0x0070, r24
     c78:	78 c0       	rjmp	.+240    	; 0xd6a <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c7a:	ca 01       	movw	r24, r20
     c7c:	02 97       	sbiw	r24, 0x02	; 2
     c7e:	05 97       	sbiw	r24, 0x05	; 5
     c80:	30 f5       	brcc	.+76     	; 0xcce <__vector_13+0x146>
		
				OCR2A = 54;
     c82:	86 e3       	ldi	r24, 0x36	; 54
     c84:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c88:	80 91 b1 00 	lds	r24, 0x00B1
     c8c:	86 60       	ori	r24, 0x06	; 6
     c8e:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c92:	80 91 70 00 	lds	r24, 0x0070
     c96:	82 60       	ori	r24, 0x02	; 2
     c98:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     c9c:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     ca0:	30 e0       	ldi	r19, 0x00	; 0
     ca2:	20 74       	andi	r18, 0x40	; 64
     ca4:	30 70       	andi	r19, 0x00	; 0
     ca6:	96 e0       	ldi	r25, 0x06	; 6
     ca8:	36 95       	lsr	r19
     caa:	27 95       	ror	r18
     cac:	9a 95       	dec	r25
     cae:	e1 f7       	brne	.-8      	; 0xca8 <__vector_13+0x120>
     cb0:	86 e0       	ldi	r24, 0x06	; 6
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	84 1b       	sub	r24, r20
     cb6:	95 0b       	sbc	r25, r21
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <__vector_13+0x136>
     cba:	22 0f       	add	r18, r18
     cbc:	33 1f       	adc	r19, r19
     cbe:	8a 95       	dec	r24
     cc0:	e2 f7       	brpl	.-8      	; 0xcba <__vector_13+0x132>
				address_temp += temp;
     cc2:	80 91 27 03 	lds	r24, 0x0327
     cc6:	82 0f       	add	r24, r18
     cc8:	80 93 27 03 	sts	0x0327, r24
     ccc:	4e c0       	rjmp	.+156    	; 0xd6a <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     cce:	ca 01       	movw	r24, r20
     cd0:	07 97       	sbiw	r24, 0x07	; 7
     cd2:	06 97       	sbiw	r24, 0x06	; 6
     cd4:	30 f5       	brcc	.+76     	; 0xd22 <__vector_13+0x19a>

				OCR2A = 54;
     cd6:	86 e3       	ldi	r24, 0x36	; 54
     cd8:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     cdc:	80 91 b1 00 	lds	r24, 0x00B1
     ce0:	86 60       	ori	r24, 0x06	; 6
     ce2:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     ce6:	80 91 70 00 	lds	r24, 0x0070
     cea:	82 60       	ori	r24, 0x02	; 2
     cec:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     cf0:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     cf4:	30 e0       	ldi	r19, 0x00	; 0
     cf6:	20 74       	andi	r18, 0x40	; 64
     cf8:	30 70       	andi	r19, 0x00	; 0
     cfa:	86 e0       	ldi	r24, 0x06	; 6
     cfc:	36 95       	lsr	r19
     cfe:	27 95       	ror	r18
     d00:	8a 95       	dec	r24
     d02:	e1 f7       	brne	.-8      	; 0xcfc <__vector_13+0x174>
     d04:	8c e0       	ldi	r24, 0x0C	; 12
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	84 1b       	sub	r24, r20
     d0a:	95 0b       	sbc	r25, r21
     d0c:	02 c0       	rjmp	.+4      	; 0xd12 <__vector_13+0x18a>
     d0e:	22 0f       	add	r18, r18
     d10:	33 1f       	adc	r19, r19
     d12:	8a 95       	dec	r24
     d14:	e2 f7       	brpl	.-8      	; 0xd0e <__vector_13+0x186>
				data_temp += temp;
     d16:	80 91 26 03 	lds	r24, 0x0326
     d1a:	82 0f       	add	r24, r18
     d1c:	80 93 26 03 	sts	0x0326, r24
     d20:	24 c0       	rjmp	.+72     	; 0xd6a <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d22:	4d 30       	cpi	r20, 0x0D	; 13
     d24:	51 05       	cpc	r21, r1
     d26:	09 f5       	brne	.+66     	; 0xd6a <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d28:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d2c:	80 91 68 00 	lds	r24, 0x0068
     d30:	82 60       	ori	r24, 0x02	; 2
     d32:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d36:	80 91 6c 00 	lds	r24, 0x006C
     d3a:	80 68       	ori	r24, 0x80	; 128
     d3c:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     d40:	8f ef       	ldi	r24, 0xFF	; 255
     d42:	9f ef       	ldi	r25, 0xFF	; 255
     d44:	90 93 02 02 	sts	0x0202, r25
     d48:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d4c:	80 91 28 03 	lds	r24, 0x0328
     d50:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d54:	80 91 27 03 	lds	r24, 0x0327
     d58:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     d5c:	80 91 26 03 	lds	r24, 0x0326
     d60:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     d64:	81 e0       	ldi	r24, 0x01	; 1
     d66:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     d6a:	80 91 01 02 	lds	r24, 0x0201
     d6e:	90 91 02 02 	lds	r25, 0x0202
     d72:	2f ef       	ldi	r18, 0xFF	; 255
     d74:	8f 3f       	cpi	r24, 0xFF	; 255
     d76:	92 07       	cpc	r25, r18
     d78:	29 f0       	breq	.+10     	; 0xd84 <__vector_13+0x1fc>

			i++;
     d7a:	01 96       	adiw	r24, 0x01	; 1
     d7c:	90 93 02 02 	sts	0x0202, r25
     d80:	80 93 01 02 	sts	0x0201, r24

		}

}
     d84:	9f 91       	pop	r25
     d86:	8f 91       	pop	r24
     d88:	5f 91       	pop	r21
     d8a:	4f 91       	pop	r20
     d8c:	3f 91       	pop	r19
     d8e:	2f 91       	pop	r18
     d90:	0f 90       	pop	r0
     d92:	0f be       	out	0x3f, r0	; 63
     d94:	0f 90       	pop	r0
     d96:	1f 90       	pop	r1
     d98:	18 95       	reti

00000d9a <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     d9a:	80 91 00 02 	lds	r24, 0x0200
     d9e:	08 95       	ret

00000da0 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     da0:	80 91 24 03 	lds	r24, 0x0324
     da4:	08 95       	ret

00000da6 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     da6:	80 91 25 03 	lds	r24, 0x0325
     daa:	08 95       	ret

00000dac <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     dac:	80 91 11 02 	lds	r24, 0x0211
     db0:	88 23       	and	r24, r24
     db2:	09 f4       	brne	.+2      	; 0xdb6 <handleIRRemoteCommands+0xa>
     db4:	ae c1       	rjmp	.+860    	; 0x1112 <handleIRRemoteCommands+0x366>

		if(command_received) {
     db6:	80 91 17 05 	lds	r24, 0x0517
     dba:	88 23       	and	r24, r24
     dbc:	09 f4       	brne	.+2      	; 0xdc0 <handleIRRemoteCommands+0x14>
     dbe:	a9 c1       	rjmp	.+850    	; 0x1112 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     dc0:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     dc4:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     dc8:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     dcc:	e8 2f       	mov	r30, r24
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	e5 33       	cpi	r30, 0x35	; 53
     dd2:	f1 05       	cpc	r31, r1
     dd4:	08 f0       	brcs	.+2      	; 0xdd8 <handleIRRemoteCommands+0x2c>
     dd6:	67 c1       	rjmp	.+718    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
     dd8:	ee 58       	subi	r30, 0x8E	; 142
     dda:	ff 4f       	sbci	r31, 0xFF	; 255
     ddc:	ee 0f       	add	r30, r30
     dde:	ff 1f       	adc	r31, r31
     de0:	05 90       	lpm	r0, Z+
     de2:	f4 91       	lpm	r31, Z+
     de4:	e0 2d       	mov	r30, r0
     de6:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     de8:	10 92 f8 03 	sts	0x03F8, r1
     dec:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     df0:	10 92 fa 03 	sts	0x03FA, r1
     df4:	10 92 f9 03 	sts	0x03F9, r1
     df8:	56 c1       	rjmp	.+684    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     dfa:	20 91 f7 03 	lds	r18, 0x03F7
     dfe:	30 91 f8 03 	lds	r19, 0x03F8
     e02:	80 91 f9 03 	lds	r24, 0x03F9
     e06:	90 91 fa 03 	lds	r25, 0x03FA
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	2c f4       	brge	.+10     	; 0xe1a <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e10:	30 93 fa 03 	sts	0x03FA, r19
     e14:	20 93 f9 03 	sts	0x03F9, r18
     e18:	04 c0       	rjmp	.+8      	; 0xe22 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e1a:	90 93 f8 03 	sts	0x03F8, r25
     e1e:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e22:	80 91 f7 03 	lds	r24, 0x03F7
     e26:	90 91 f8 03 	lds	r25, 0x03F8
     e2a:	4e 96       	adiw	r24, 0x1e	; 30
     e2c:	90 93 f8 03 	sts	0x03F8, r25
     e30:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     e34:	20 91 f9 03 	lds	r18, 0x03F9
     e38:	30 91 fa 03 	lds	r19, 0x03FA
     e3c:	22 5e       	subi	r18, 0xE2	; 226
     e3e:	3f 4f       	sbci	r19, 0xFF	; 255
     e40:	30 93 fa 03 	sts	0x03FA, r19
     e44:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e48:	81 50       	subi	r24, 0x01	; 1
     e4a:	92 40       	sbci	r25, 0x02	; 2
     e4c:	0c f4       	brge	.+2      	; 0xe50 <handleIRRemoteCommands+0xa4>
     e4e:	5e c0       	rjmp	.+188    	; 0xf0c <handleIRRemoteCommands+0x160>
     e50:	80 e0       	ldi	r24, 0x00	; 0
     e52:	92 e0       	ldi	r25, 0x02	; 2
     e54:	57 c0       	rjmp	.+174    	; 0xf04 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e56:	20 91 f7 03 	lds	r18, 0x03F7
     e5a:	30 91 f8 03 	lds	r19, 0x03F8
     e5e:	80 91 f5 03 	lds	r24, 0x03F5
     e62:	90 91 f6 03 	lds	r25, 0x03F6
     e66:	28 17       	cp	r18, r24
     e68:	39 07       	cpc	r19, r25
     e6a:	2c f4       	brge	.+10     	; 0xe76 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e6c:	30 93 fa 03 	sts	0x03FA, r19
     e70:	20 93 f9 03 	sts	0x03F9, r18
     e74:	08 c0       	rjmp	.+16     	; 0xe86 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e76:	80 91 f9 03 	lds	r24, 0x03F9
     e7a:	90 91 fa 03 	lds	r25, 0x03FA
     e7e:	90 93 f8 03 	sts	0x03F8, r25
     e82:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     e86:	80 91 f7 03 	lds	r24, 0x03F7
     e8a:	90 91 f8 03 	lds	r25, 0x03F8
     e8e:	4e 97       	sbiw	r24, 0x1e	; 30
     e90:	90 93 f8 03 	sts	0x03F8, r25
     e94:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     e98:	20 91 f9 03 	lds	r18, 0x03F9
     e9c:	30 91 fa 03 	lds	r19, 0x03FA
     ea0:	2e 51       	subi	r18, 0x1E	; 30
     ea2:	30 40       	sbci	r19, 0x00	; 0
     ea4:	30 93 fa 03 	sts	0x03FA, r19
     ea8:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     eac:	80 50       	subi	r24, 0x00	; 0
     eae:	9e 4f       	sbci	r25, 0xFE	; 254
     eb0:	34 f4       	brge	.+12     	; 0xebe <handleIRRemoteCommands+0x112>
     eb2:	80 e0       	ldi	r24, 0x00	; 0
     eb4:	9e ef       	ldi	r25, 0xFE	; 254
     eb6:	90 93 f8 03 	sts	0x03F8, r25
     eba:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     ebe:	20 50       	subi	r18, 0x00	; 0
     ec0:	3e 4f       	sbci	r19, 0xFE	; 254
     ec2:	0c f0       	brlt	.+2      	; 0xec6 <handleIRRemoteCommands+0x11a>
     ec4:	f0 c0       	rjmp	.+480    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
     ec6:	80 e0       	ldi	r24, 0x00	; 0
     ec8:	9e ef       	ldi	r25, 0xFE	; 254
     eca:	90 93 fa 03 	sts	0x03FA, r25
     ece:	80 93 f9 03 	sts	0x03F9, r24
     ed2:	e9 c0       	rjmp	.+466    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     ed4:	80 91 f7 03 	lds	r24, 0x03F7
     ed8:	90 91 f8 03 	lds	r25, 0x03F8
     edc:	4e 97       	sbiw	r24, 0x1e	; 30
     ede:	90 93 f8 03 	sts	0x03F8, r25
     ee2:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     ee6:	20 91 f9 03 	lds	r18, 0x03F9
     eea:	30 91 fa 03 	lds	r19, 0x03FA
     eee:	22 5e       	subi	r18, 0xE2	; 226
     ef0:	3f 4f       	sbci	r19, 0xFF	; 255
     ef2:	30 93 fa 03 	sts	0x03FA, r19
     ef6:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     efa:	80 50       	subi	r24, 0x00	; 0
     efc:	9e 4f       	sbci	r25, 0xFE	; 254
     efe:	34 f4       	brge	.+12     	; 0xf0c <handleIRRemoteCommands+0x160>
     f00:	80 e0       	ldi	r24, 0x00	; 0
     f02:	9e ef       	ldi	r25, 0xFE	; 254
     f04:	90 93 f8 03 	sts	0x03F8, r25
     f08:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f0c:	21 50       	subi	r18, 0x01	; 1
     f0e:	32 40       	sbci	r19, 0x02	; 2
     f10:	0c f4       	brge	.+2      	; 0xf14 <handleIRRemoteCommands+0x168>
     f12:	c9 c0       	rjmp	.+402    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
     f14:	27 c0       	rjmp	.+78     	; 0xf64 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f16:	80 91 f7 03 	lds	r24, 0x03F7
     f1a:	90 91 f8 03 	lds	r25, 0x03F8
     f1e:	4e 96       	adiw	r24, 0x1e	; 30
     f20:	90 93 f8 03 	sts	0x03F8, r25
     f24:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     f28:	20 91 f9 03 	lds	r18, 0x03F9
     f2c:	30 91 fa 03 	lds	r19, 0x03FA
     f30:	2e 51       	subi	r18, 0x1E	; 30
     f32:	30 40       	sbci	r19, 0x00	; 0
     f34:	30 93 fa 03 	sts	0x03FA, r19
     f38:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f3c:	81 50       	subi	r24, 0x01	; 1
     f3e:	92 40       	sbci	r25, 0x02	; 2
     f40:	0c f4       	brge	.+2      	; 0xf44 <handleIRRemoteCommands+0x198>
     f42:	bd cf       	rjmp	.-134    	; 0xebe <handleIRRemoteCommands+0x112>
     f44:	80 e0       	ldi	r24, 0x00	; 0
     f46:	92 e0       	ldi	r25, 0x02	; 2
     f48:	b6 cf       	rjmp	.-148    	; 0xeb6 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f4a:	80 91 f9 03 	lds	r24, 0x03F9
     f4e:	90 91 fa 03 	lds	r25, 0x03FA
     f52:	4e 96       	adiw	r24, 0x1e	; 30
     f54:	90 93 fa 03 	sts	0x03FA, r25
     f58:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f5c:	81 50       	subi	r24, 0x01	; 1
     f5e:	92 40       	sbci	r25, 0x02	; 2
     f60:	0c f4       	brge	.+2      	; 0xf64 <handleIRRemoteCommands+0x1b8>
     f62:	a1 c0       	rjmp	.+322    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
     f64:	80 e0       	ldi	r24, 0x00	; 0
     f66:	92 e0       	ldi	r25, 0x02	; 2
     f68:	b0 cf       	rjmp	.-160    	; 0xeca <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f6a:	80 91 f7 03 	lds	r24, 0x03F7
     f6e:	90 91 f8 03 	lds	r25, 0x03F8
     f72:	4e 96       	adiw	r24, 0x1e	; 30
     f74:	90 93 f8 03 	sts	0x03F8, r25
     f78:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f7c:	81 50       	subi	r24, 0x01	; 1
     f7e:	92 40       	sbci	r25, 0x02	; 2
     f80:	0c f4       	brge	.+2      	; 0xf84 <handleIRRemoteCommands+0x1d8>
     f82:	91 c0       	rjmp	.+290    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
     f84:	80 e0       	ldi	r24, 0x00	; 0
     f86:	92 e0       	ldi	r25, 0x02	; 2
     f88:	1d c0       	rjmp	.+58     	; 0xfc4 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     f8a:	80 91 f9 03 	lds	r24, 0x03F9
     f8e:	90 91 fa 03 	lds	r25, 0x03FA
     f92:	4e 97       	sbiw	r24, 0x1e	; 30
     f94:	90 93 fa 03 	sts	0x03FA, r25
     f98:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     f9c:	80 50       	subi	r24, 0x00	; 0
     f9e:	9e 4f       	sbci	r25, 0xFE	; 254
     fa0:	0c f0       	brlt	.+2      	; 0xfa4 <handleIRRemoteCommands+0x1f8>
     fa2:	81 c0       	rjmp	.+258    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
     fa4:	90 cf       	rjmp	.-224    	; 0xec6 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     fa6:	80 91 f7 03 	lds	r24, 0x03F7
     faa:	90 91 f8 03 	lds	r25, 0x03F8
     fae:	4e 97       	sbiw	r24, 0x1e	; 30
     fb0:	90 93 f8 03 	sts	0x03F8, r25
     fb4:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     fb8:	80 50       	subi	r24, 0x00	; 0
     fba:	9e 4f       	sbci	r25, 0xFE	; 254
     fbc:	0c f0       	brlt	.+2      	; 0xfc0 <handleIRRemoteCommands+0x214>
     fbe:	73 c0       	rjmp	.+230    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
     fc0:	80 e0       	ldi	r24, 0x00	; 0
     fc2:	9e ef       	ldi	r25, 0xFE	; 254
     fc4:	90 93 f8 03 	sts	0x03F8, r25
     fc8:	80 93 f7 03 	sts	0x03F7, r24
     fcc:	6c c0       	rjmp	.+216    	; 0x10a6 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     fce:	80 91 18 05 	lds	r24, 0x0518
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	01 96       	adiw	r24, 0x01	; 1
     fd6:	65 e0       	ldi	r22, 0x05	; 5
     fd8:	70 e0       	ldi	r23, 0x00	; 0
     fda:	0e 94 ed 21 	call	0x43da	; 0x43da <__divmodhi4>
     fde:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
     fe2:	88 23       	and	r24, r24
     fe4:	31 f4       	brne	.+12     	; 0xff2 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
     fe6:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
     fe8:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
     fea:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
     fee:	8f ef       	ldi	r24, 0xFF	; 255
     ff0:	20 c0       	rjmp	.+64     	; 0x1032 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
     ff2:	81 30       	cpi	r24, 0x01	; 1
     ff4:	31 f4       	brne	.+12     	; 0x1002 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
     ff6:	8f ef       	ldi	r24, 0xFF	; 255
     ff8:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
     ffc:	10 92 0d 02 	sts	0x020D, r1
    1000:	1a c0       	rjmp	.+52     	; 0x1036 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    1002:	82 30       	cpi	r24, 0x02	; 2
    1004:	41 f4       	brne	.+16     	; 0x1016 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    1006:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    1008:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    100a:	8f ef       	ldi	r24, 0xFF	; 255
    100c:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1010:	80 93 0d 02 	sts	0x020D, r24
    1014:	06 c0       	rjmp	.+12     	; 0x1022 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    1016:	83 30       	cpi	r24, 0x03	; 3
    1018:	39 f4       	brne	.+14     	; 0x1028 <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    101a:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    101e:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    1022:	10 92 0c 02 	sts	0x020C, r1
    1026:	09 c0       	rjmp	.+18     	; 0x103a <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    1028:	84 30       	cpi	r24, 0x04	; 4
    102a:	39 f4       	brne	.+14     	; 0x103a <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    102c:	8f ef       	ldi	r24, 0xFF	; 255
    102e:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1032:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    1036:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    103a:	80 91 0c 02 	lds	r24, 0x020C
    103e:	0e 94 c7 08 	call	0x118e	; 0x118e <updateRedLed>
					updateGreenLed(pwm_green);
    1042:	80 91 0d 02 	lds	r24, 0x020D
    1046:	0e 94 dd 08 	call	0x11ba	; 0x11ba <updateGreenLed>
					updateBlueLed(pwm_blue);
    104a:	80 91 0e 02 	lds	r24, 0x020E
    104e:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <updateBlueLed>
    1052:	29 c0       	rjmp	.+82     	; 0x10a6 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	80 93 3e 05 	sts	0x053E, r24
    105a:	25 c0       	rjmp	.+74     	; 0x10a6 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    105c:	10 92 3e 05 	sts	0x053E, r1
    1060:	22 c0       	rjmp	.+68     	; 0x10a6 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1062:	80 91 19 05 	lds	r24, 0x0519
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	01 96       	adiw	r24, 0x01	; 1
    106a:	83 70       	andi	r24, 0x03	; 3
    106c:	90 70       	andi	r25, 0x00	; 0
    106e:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    1072:	81 30       	cpi	r24, 0x01	; 1
    1074:	61 f0       	breq	.+24     	; 0x108e <handleIRRemoteCommands+0x2e2>
    1076:	81 30       	cpi	r24, 0x01	; 1
    1078:	28 f0       	brcs	.+10     	; 0x1084 <handleIRRemoteCommands+0x2d8>
    107a:	82 30       	cpi	r24, 0x02	; 2
    107c:	59 f0       	breq	.+22     	; 0x1094 <handleIRRemoteCommands+0x2e8>
    107e:	83 30       	cpi	r24, 0x03	; 3
    1080:	91 f4       	brne	.+36     	; 0x10a6 <handleIRRemoteCommands+0x2fa>
    1082:	0c c0       	rjmp	.+24     	; 0x109c <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    1084:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    1088:	10 92 3f 05 	sts	0x053F, r1
    108c:	0c c0       	rjmp	.+24     	; 0x10a6 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    108e:	80 93 3e 05 	sts	0x053E, r24
    1092:	fa cf       	rjmp	.-12     	; 0x1088 <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    1094:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	03 c0       	rjmp	.+6      	; 0x10a2 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    109c:	81 e0       	ldi	r24, 0x01	; 1
    109e:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    10a2:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    10a6:	20 91 f7 03 	lds	r18, 0x03F7
    10aa:	30 91 f8 03 	lds	r19, 0x03F8
    10ae:	37 fd       	sbrc	r19, 7
    10b0:	09 c0       	rjmp	.+18     	; 0x10c4 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    10b2:	35 95       	asr	r19
    10b4:	27 95       	ror	r18
    10b6:	35 95       	asr	r19
    10b8:	27 95       	ror	r18
    10ba:	30 93 0a 04 	sts	0x040A, r19
    10be:	20 93 09 04 	sts	0x0409, r18
    10c2:	0c c0       	rjmp	.+24     	; 0x10dc <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    10c4:	88 27       	eor	r24, r24
    10c6:	99 27       	eor	r25, r25
    10c8:	82 1b       	sub	r24, r18
    10ca:	93 0b       	sbc	r25, r19
    10cc:	95 95       	asr	r25
    10ce:	87 95       	ror	r24
    10d0:	95 95       	asr	r25
    10d2:	87 95       	ror	r24
    10d4:	90 93 0a 04 	sts	0x040A, r25
    10d8:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    10dc:	20 91 f9 03 	lds	r18, 0x03F9
    10e0:	30 91 fa 03 	lds	r19, 0x03FA
    10e4:	37 fd       	sbrc	r19, 7
    10e6:	09 c0       	rjmp	.+18     	; 0x10fa <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    10e8:	35 95       	asr	r19
    10ea:	27 95       	ror	r18
    10ec:	35 95       	asr	r19
    10ee:	27 95       	ror	r18
    10f0:	30 93 08 04 	sts	0x0408, r19
    10f4:	20 93 07 04 	sts	0x0407, r18
    10f8:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    10fa:	88 27       	eor	r24, r24
    10fc:	99 27       	eor	r25, r25
    10fe:	82 1b       	sub	r24, r18
    1100:	93 0b       	sbc	r25, r19
    1102:	95 95       	asr	r25
    1104:	87 95       	ror	r24
    1106:	95 95       	asr	r25
    1108:	87 95       	ror	r24
    110a:	90 93 08 04 	sts	0x0408, r25
    110e:	80 93 07 04 	sts	0x0407, r24
    1112:	08 95       	ret

00001114 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    1114:	e0 e8       	ldi	r30, 0x80	; 128
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	10 82       	st	Z, r1
	TCCR1B = 0;
    111a:	a1 e8       	ldi	r26, 0x81	; 129
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    1120:	80 81       	ld	r24, Z
    1122:	89 6a       	ori	r24, 0xA9	; 169
    1124:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    1126:	8c 91       	ld	r24, X
    1128:	89 60       	ori	r24, 0x09	; 9
    112a:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    112c:	80 91 0c 02 	lds	r24, 0x020C
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	90 93 89 00 	sts	0x0089, r25
    1136:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    113a:	80 91 0d 02 	lds	r24, 0x020D
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	90 93 8b 00 	sts	0x008B, r25
    1144:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    1148:	80 91 0e 02 	lds	r24, 0x020E
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	90 93 8d 00 	sts	0x008D, r25
    1152:	80 93 8c 00 	sts	0x008C, r24

}
    1156:	08 95       	ret

00001158 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 91 0f 04 	lds	r25, 0x040F
    115e:	89 1b       	sub	r24, r25
    1160:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    1164:	88 23       	and	r24, r24
    1166:	61 f0       	breq	.+24     	; 0x1180 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    1168:	80 91 80 00 	lds	r24, 0x0080
    116c:	88 60       	ori	r24, 0x08	; 8
    116e:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    1172:	8f ef       	ldi	r24, 0xFF	; 255
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	90 93 8d 00 	sts	0x008D, r25
    117a:	80 93 8c 00 	sts	0x008C, r24
    117e:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    1180:	80 91 80 00 	lds	r24, 0x0080
    1184:	87 7f       	andi	r24, 0xF7	; 247
    1186:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    118a:	2f 98       	cbi	0x05, 7	; 5
    118c:	08 95       	ret

0000118e <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    118e:	98 2f       	mov	r25, r24

	if(value == 0) {
    1190:	88 23       	and	r24, r24
    1192:	39 f4       	brne	.+14     	; 0x11a2 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    1194:	80 91 80 00 	lds	r24, 0x0080
    1198:	8f 77       	andi	r24, 0x7F	; 127
    119a:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    119e:	2d 98       	cbi	0x05, 5	; 5
    11a0:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    11a2:	80 91 80 00 	lds	r24, 0x0080
    11a6:	80 68       	ori	r24, 0x80	; 128
    11a8:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    11ac:	89 2f       	mov	r24, r25
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	90 93 89 00 	sts	0x0089, r25
    11b4:	80 93 88 00 	sts	0x0088, r24
    11b8:	08 95       	ret

000011ba <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    11ba:	98 2f       	mov	r25, r24

	if(value == 0) {
    11bc:	88 23       	and	r24, r24
    11be:	39 f4       	brne	.+14     	; 0x11ce <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    11c0:	80 91 80 00 	lds	r24, 0x0080
    11c4:	8f 7d       	andi	r24, 0xDF	; 223
    11c6:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    11ca:	2e 98       	cbi	0x05, 6	; 5
    11cc:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    11ce:	80 91 80 00 	lds	r24, 0x0080
    11d2:	80 62       	ori	r24, 0x20	; 32
    11d4:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    11d8:	89 2f       	mov	r24, r25
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	90 93 8b 00 	sts	0x008B, r25
    11e0:	80 93 8a 00 	sts	0x008A, r24
    11e4:	08 95       	ret

000011e6 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    11e6:	98 2f       	mov	r25, r24

	if(value == 0) {
    11e8:	88 23       	and	r24, r24
    11ea:	39 f4       	brne	.+14     	; 0x11fa <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    11ec:	80 91 80 00 	lds	r24, 0x0080
    11f0:	87 7f       	andi	r24, 0xF7	; 247
    11f2:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    11f6:	2f 98       	cbi	0x05, 7	; 5
    11f8:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    11fa:	80 91 80 00 	lds	r24, 0x0080
    11fe:	88 60       	ori	r24, 0x08	; 8
    1200:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    1204:	89 2f       	mov	r24, r25
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	90 93 8d 00 	sts	0x008D, r25
    120c:	80 93 8c 00 	sts	0x008C, r24
    1210:	08 95       	ret

00001212 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    1212:	83 30       	cpi	r24, 0x03	; 3
    1214:	79 f1       	breq	.+94     	; 0x1274 <setGreenLed+0x62>
    1216:	84 30       	cpi	r24, 0x04	; 4
    1218:	28 f4       	brcc	.+10     	; 0x1224 <setGreenLed+0x12>
    121a:	81 30       	cpi	r24, 0x01	; 1
    121c:	b9 f0       	breq	.+46     	; 0x124c <setGreenLed+0x3a>
    121e:	82 30       	cpi	r24, 0x02	; 2
    1220:	f8 f4       	brcc	.+62     	; 0x1260 <setGreenLed+0x4e>
    1222:	0a c0       	rjmp	.+20     	; 0x1238 <setGreenLed+0x26>
    1224:	85 30       	cpi	r24, 0x05	; 5
    1226:	b9 f1       	breq	.+110    	; 0x1296 <setGreenLed+0x84>
    1228:	85 30       	cpi	r24, 0x05	; 5
    122a:	58 f1       	brcs	.+86     	; 0x1282 <setGreenLed+0x70>
    122c:	86 30       	cpi	r24, 0x06	; 6
    122e:	e9 f1       	breq	.+122    	; 0x12aa <setGreenLed+0x98>
    1230:	87 30       	cpi	r24, 0x07	; 7
    1232:	09 f0       	breq	.+2      	; 0x1236 <setGreenLed+0x24>
    1234:	55 c0       	rjmp	.+170    	; 0x12e0 <setGreenLed+0xce>
    1236:	43 c0       	rjmp	.+134    	; 0x12be <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    1238:	66 23       	and	r22, r22
    123a:	21 f0       	breq	.+8      	; 0x1244 <setGreenLed+0x32>
    123c:	80 91 0b 01 	lds	r24, 0x010B
    1240:	8e 7f       	andi	r24, 0xFE	; 254
    1242:	42 c0       	rjmp	.+132    	; 0x12c8 <setGreenLed+0xb6>
    1244:	80 91 0b 01 	lds	r24, 0x010B
    1248:	81 60       	ori	r24, 0x01	; 1
    124a:	3e c0       	rjmp	.+124    	; 0x12c8 <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    124c:	66 23       	and	r22, r22
    124e:	21 f0       	breq	.+8      	; 0x1258 <setGreenLed+0x46>
    1250:	80 91 0b 01 	lds	r24, 0x010B
    1254:	8d 7f       	andi	r24, 0xFD	; 253
    1256:	38 c0       	rjmp	.+112    	; 0x12c8 <setGreenLed+0xb6>
    1258:	80 91 0b 01 	lds	r24, 0x010B
    125c:	82 60       	ori	r24, 0x02	; 2
    125e:	34 c0       	rjmp	.+104    	; 0x12c8 <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1260:	66 23       	and	r22, r22
    1262:	21 f0       	breq	.+8      	; 0x126c <setGreenLed+0x5a>
    1264:	80 91 0b 01 	lds	r24, 0x010B
    1268:	8b 7f       	andi	r24, 0xFB	; 251
    126a:	2e c0       	rjmp	.+92     	; 0x12c8 <setGreenLed+0xb6>
    126c:	80 91 0b 01 	lds	r24, 0x010B
    1270:	84 60       	ori	r24, 0x04	; 4
    1272:	2a c0       	rjmp	.+84     	; 0x12c8 <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    1274:	66 23       	and	r22, r22
    1276:	11 f0       	breq	.+4      	; 0x127c <setGreenLed+0x6a>
    1278:	a3 98       	cbi	0x14, 3	; 20
    127a:	01 c0       	rjmp	.+2      	; 0x127e <setGreenLed+0x6c>
    127c:	a3 9a       	sbi	0x14, 3	; 20
    127e:	84 b3       	in	r24, 0x14	; 20
    1280:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    1282:	66 23       	and	r22, r22
    1284:	21 f0       	breq	.+8      	; 0x128e <setGreenLed+0x7c>
    1286:	80 91 0b 01 	lds	r24, 0x010B
    128a:	8f 7e       	andi	r24, 0xEF	; 239
    128c:	1d c0       	rjmp	.+58     	; 0x12c8 <setGreenLed+0xb6>
    128e:	80 91 0b 01 	lds	r24, 0x010B
    1292:	80 61       	ori	r24, 0x10	; 16
    1294:	19 c0       	rjmp	.+50     	; 0x12c8 <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    1296:	66 23       	and	r22, r22
    1298:	21 f0       	breq	.+8      	; 0x12a2 <setGreenLed+0x90>
    129a:	80 91 0b 01 	lds	r24, 0x010B
    129e:	8f 7d       	andi	r24, 0xDF	; 223
    12a0:	13 c0       	rjmp	.+38     	; 0x12c8 <setGreenLed+0xb6>
    12a2:	80 91 0b 01 	lds	r24, 0x010B
    12a6:	80 62       	ori	r24, 0x20	; 32
    12a8:	0f c0       	rjmp	.+30     	; 0x12c8 <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    12aa:	66 23       	and	r22, r22
    12ac:	21 f0       	breq	.+8      	; 0x12b6 <setGreenLed+0xa4>
    12ae:	80 91 0b 01 	lds	r24, 0x010B
    12b2:	8f 7b       	andi	r24, 0xBF	; 191
    12b4:	09 c0       	rjmp	.+18     	; 0x12c8 <setGreenLed+0xb6>
    12b6:	80 91 0b 01 	lds	r24, 0x010B
    12ba:	80 64       	ori	r24, 0x40	; 64
    12bc:	05 c0       	rjmp	.+10     	; 0x12c8 <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    12be:	66 23       	and	r22, r22
    12c0:	41 f0       	breq	.+16     	; 0x12d2 <setGreenLed+0xc0>
    12c2:	80 91 0b 01 	lds	r24, 0x010B
    12c6:	8f 77       	andi	r24, 0x7F	; 127
    12c8:	80 93 0b 01 	sts	0x010B, r24
    12cc:	80 91 0b 01 	lds	r24, 0x010B
    12d0:	08 95       	ret
    12d2:	80 91 0b 01 	lds	r24, 0x010B
    12d6:	80 68       	ori	r24, 0x80	; 128
    12d8:	80 93 0b 01 	sts	0x010B, r24
    12dc:	80 91 0b 01 	lds	r24, 0x010B
    12e0:	08 95       	ret

000012e2 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    12e2:	eb e0       	ldi	r30, 0x0B	; 11
    12e4:	f1 e0       	ldi	r31, 0x01	; 1
    12e6:	80 81       	ld	r24, Z
    12e8:	81 60       	ori	r24, 0x01	; 1
    12ea:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    12ec:	80 81       	ld	r24, Z
    12ee:	82 60       	ori	r24, 0x02	; 2
    12f0:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    12f2:	80 81       	ld	r24, Z
    12f4:	84 60       	ori	r24, 0x04	; 4
    12f6:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    12f8:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    12fa:	80 81       	ld	r24, Z
    12fc:	80 61       	ori	r24, 0x10	; 16
    12fe:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    1300:	80 81       	ld	r24, Z
    1302:	80 62       	ori	r24, 0x20	; 32
    1304:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    1306:	80 81       	ld	r24, Z
    1308:	80 64       	ori	r24, 0x40	; 64
    130a:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    130c:	80 81       	ld	r24, Z
    130e:	80 68       	ori	r24, 0x80	; 128
    1310:	80 83       	st	Z, r24

}
    1312:	08 95       	ret

00001314 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    1314:	eb e0       	ldi	r30, 0x0B	; 11
    1316:	f1 e0       	ldi	r31, 0x01	; 1
    1318:	80 81       	ld	r24, Z
    131a:	8e 7f       	andi	r24, 0xFE	; 254
    131c:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    131e:	80 81       	ld	r24, Z
    1320:	8d 7f       	andi	r24, 0xFD	; 253
    1322:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    1324:	80 81       	ld	r24, Z
    1326:	8b 7f       	andi	r24, 0xFB	; 251
    1328:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    132a:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    132c:	80 81       	ld	r24, Z
    132e:	8f 7e       	andi	r24, 0xEF	; 239
    1330:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    1332:	80 81       	ld	r24, Z
    1334:	8f 7d       	andi	r24, 0xDF	; 223
    1336:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    1338:	80 81       	ld	r24, Z
    133a:	8f 7b       	andi	r24, 0xBF	; 191
    133c:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    133e:	80 81       	ld	r24, Z
    1340:	8f 77       	andi	r24, 0x7F	; 127
    1342:	80 83       	st	Z, r24

}
    1344:	08 95       	ret

00001346 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    1346:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    1348:	81 ee       	ldi	r24, 0xE1	; 225
    134a:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    mirf_CSN_hi;
    134e:	28 9a       	sbi	0x05, 0	; 5

}
    1350:	08 95       	ret

00001352 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1352:	ff 92       	push	r15
    1354:	0f 93       	push	r16
    1356:	1f 93       	push	r17
    1358:	cf 93       	push	r28
    135a:	df 93       	push	r29
    135c:	18 2f       	mov	r17, r24
    135e:	09 2f       	mov	r16, r25
    1360:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1362:	0e 94 a3 09 	call	0x1346	; 0x1346 <flushTxFifo>

    mirf_CSN_lo;
    1366:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    1368:	88 ea       	ldi	r24, 0xA8	; 168
    136a:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    136e:	21 2f       	mov	r18, r17
    1370:	30 2f       	mov	r19, r16
    1372:	c9 01       	movw	r24, r18
    1374:	ec 01       	movw	r28, r24
    1376:	10 e0       	ldi	r17, 0x00	; 0
    1378:	04 c0       	rjmp	.+8      	; 0x1382 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    137a:	89 91       	ld	r24, Y+
    137c:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1380:	1f 5f       	subi	r17, 0xFF	; 255
    1382:	1f 15       	cp	r17, r15
    1384:	d0 f3       	brcs	.-12     	; 0x137a <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    1386:	28 9a       	sbi	0x05, 0	; 5


}
    1388:	df 91       	pop	r29
    138a:	cf 91       	pop	r28
    138c:	1f 91       	pop	r17
    138e:	0f 91       	pop	r16
    1390:	ff 90       	pop	r15
    1392:	08 95       	ret

00001394 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    1394:	1f 93       	push	r17
    1396:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    1398:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    139a:	8f 71       	andi	r24, 0x1F	; 31
    139c:	80 62       	ori	r24, 0x20	; 32
    139e:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    13a2:	81 2f       	mov	r24, r17
    13a4:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    mirf_CSN_hi;
    13a8:	28 9a       	sbi	0x05, 0	; 5
}
    13aa:	1f 91       	pop	r17
    13ac:	08 95       	ret

000013ae <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    13ae:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    13b0:	82 ee       	ldi	r24, 0xE2	; 226
    13b2:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    mirf_CSN_hi;
    13b6:	28 9a       	sbi	0x05, 0	; 5

}
    13b8:	08 95       	ret

000013ba <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    13ba:	80 91 46 05 	lds	r24, 0x0546
    13be:	88 23       	and	r24, r24
    13c0:	11 f0       	breq	.+4      	; 0x13c6 <mirf_data_ready+0xc>
    13c2:	80 e0       	ldi	r24, 0x00	; 0
    13c4:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    13c6:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    13c8:	8f ef       	ldi	r24, 0xFF	; 255
    13ca:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    13ce:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    13d0:	80 74       	andi	r24, 0x40	; 64

}
    13d2:	08 95       	ret

000013d4 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    13d4:	1f 93       	push	r17
    13d6:	cf 93       	push	r28
    13d8:	df 93       	push	r29
    13da:	ec 01       	movw	r28, r24
    13dc:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    13de:	80 91 46 05 	lds	r24, 0x0546
    13e2:	88 23       	and	r24, r24
    13e4:	e1 f7       	brne	.-8      	; 0x13de <mirf_send+0xa>

    mirf_CE_lo;
    13e6:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    13e8:	81 e0       	ldi	r24, 0x01	; 1
    13ea:	80 93 46 05 	sts	0x0546, r24
    TX_POWERUP;                     // Power up
    13ee:	80 e0       	ldi	r24, 0x00	; 0
    13f0:	6a e4       	ldi	r22, 0x4A	; 74
    13f2:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    13f6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    13f8:	81 ee       	ldi	r24, 0xE1	; 225
    13fa:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    13fe:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    1400:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1402:	80 ea       	ldi	r24, 0xA0	; 160
    1404:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    1408:	ce 01       	movw	r24, r28
    140a:	61 2f       	mov	r22, r17
    140c:	0e 94 48 1b 	call	0x3690	; 0x3690 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1410:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1412:	2c 9a       	sbi	0x05, 4	; 5
}
    1414:	df 91       	pop	r29
    1416:	cf 91       	pop	r28
    1418:	1f 91       	pop	r17
    141a:	08 95       	ret

0000141c <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    141c:	ff 92       	push	r15
    141e:	0f 93       	push	r16
    1420:	1f 93       	push	r17
    1422:	8b 01       	movw	r16, r22
    1424:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1426:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1428:	8f 71       	andi	r24, 0x1F	; 31
    142a:	80 62       	ori	r24, 0x20	; 32
    142c:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1430:	c8 01       	movw	r24, r16
    1432:	6f 2d       	mov	r22, r15
    1434:	0e 94 48 1b 	call	0x3690	; 0x3690 <SPI_Write_Block>
    mirf_CSN_hi;
    1438:	28 9a       	sbi	0x05, 0	; 5
}
    143a:	1f 91       	pop	r17
    143c:	0f 91       	pop	r16
    143e:	ff 90       	pop	r15
    1440:	08 95       	ret

00001442 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    1442:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    1444:	80 e1       	ldi	r24, 0x10	; 16
    1446:	45 e0       	ldi	r20, 0x05	; 5
    1448:	0e 94 0e 0a 	call	0x141c	; 0x141c <mirf_write_register>
}
    144c:	08 95       	ret

0000144e <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    144e:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1450:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1452:	8a e0       	ldi	r24, 0x0A	; 10
    1454:	45 e0       	ldi	r20, 0x05	; 5
    1456:	0e 94 0e 0a 	call	0x141c	; 0x141c <mirf_write_register>
    mirf_CE_hi;
    145a:	2c 9a       	sbi	0x05, 4	; 5
}
    145c:	08 95       	ret

0000145e <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    145e:	0f 93       	push	r16
    1460:	1f 93       	push	r17
    1462:	df 93       	push	r29
    1464:	cf 93       	push	r28
    1466:	00 d0       	rcall	.+0      	; 0x1468 <mirf_config+0xa>
    1468:	cd b7       	in	r28, 0x3d	; 61
    146a:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    146c:	80 e0       	ldi	r24, 0x00	; 0
    146e:	6d e0       	ldi	r22, 0x0D	; 13
    1470:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1474:	83 e0       	ldi	r24, 0x03	; 3
    1476:	61 e0       	ldi	r22, 0x01	; 1
    1478:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    147c:	80 91 0b 04 	lds	r24, 0x040B
    1480:	90 91 0c 04 	lds	r25, 0x040C
    1484:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    1486:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    1488:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    148a:	80 e1       	ldi	r24, 0x10	; 16
    148c:	8e 01       	movw	r16, r28
    148e:	0f 5f       	subi	r16, 0xFF	; 255
    1490:	1f 4f       	sbci	r17, 0xFF	; 255
    1492:	b8 01       	movw	r22, r16
    1494:	43 e0       	ldi	r20, 0x03	; 3
    1496:	0e 94 0e 0a 	call	0x141c	; 0x141c <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    149a:	8a e0       	ldi	r24, 0x0A	; 10
    149c:	b8 01       	movw	r22, r16
    149e:	43 e0       	ldi	r20, 0x03	; 3
    14a0:	0e 94 0e 0a 	call	0x141c	; 0x141c <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	61 e0       	ldi	r22, 0x01	; 1
    14a8:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    14ac:	82 e0       	ldi	r24, 0x02	; 2
    14ae:	61 e0       	ldi	r22, 0x01	; 1
    14b0:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    14b4:	84 e0       	ldi	r24, 0x04	; 4
    14b6:	62 e1       	ldi	r22, 0x12	; 18
    14b8:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    14bc:	85 e0       	ldi	r24, 0x05	; 5
    14be:	68 e2       	ldi	r22, 0x28	; 40
    14c0:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    14c4:	81 e1       	ldi	r24, 0x11	; 17
    14c6:	6d e0       	ldi	r22, 0x0D	; 13
    14c8:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    14cc:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    14ce:	80 e5       	ldi	r24, 0x50	; 80
    14d0:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    14d4:	83 e7       	ldi	r24, 0x73	; 115
    14d6:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    mirf_CSN_hi;
    14da:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    14dc:	8c e1       	ldi	r24, 0x1C	; 28
    14de:	61 e0       	ldi	r22, 0x01	; 1
    14e0:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    14e4:	8d e1       	ldi	r24, 0x1D	; 29
    14e6:	66 e0       	ldi	r22, 0x06	; 6
    14e8:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    14ec:	80 e0       	ldi	r24, 0x00	; 0
    14ee:	6f e0       	ldi	r22, 0x0F	; 15
    14f0:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14f4:	0f 90       	pop	r0
    14f6:	0f 90       	pop	r0
    14f8:	0f 90       	pop	r0
    14fa:	cf 91       	pop	r28
    14fc:	df 91       	pop	r29
    14fe:	1f 91       	pop	r17
    1500:	0f 91       	pop	r16
    1502:	08 95       	ret

00001504 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    1504:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    1506:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    1508:	0e 94 2f 0a 	call	0x145e	; 0x145e <mirf_config>
}
    150c:	08 95       	ret

0000150e <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    150e:	ff 92       	push	r15
    1510:	0f 93       	push	r16
    1512:	1f 93       	push	r17
    1514:	8b 01       	movw	r16, r22
    1516:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1518:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    151a:	8f 71       	andi	r24, 0x1F	; 31
    151c:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1520:	c8 01       	movw	r24, r16
    1522:	b8 01       	movw	r22, r16
    1524:	4f 2d       	mov	r20, r15
    1526:	0e 94 21 1b 	call	0x3642	; 0x3642 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    152a:	28 9a       	sbi	0x05, 0	; 5
}
    152c:	1f 91       	pop	r17
    152e:	0f 91       	pop	r16
    1530:	ff 90       	pop	r15
    1532:	08 95       	ret

00001534 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	0f 92       	push	r0
    153a:	cd b7       	in	r28, 0x3d	; 61
    153c:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    153e:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    1540:	87 e1       	ldi	r24, 0x17	; 23
    1542:	be 01       	movw	r22, r28
    1544:	6f 5f       	subi	r22, 0xFF	; 255
    1546:	7f 4f       	sbci	r23, 0xFF	; 255
    1548:	41 e0       	ldi	r20, 0x01	; 1
    154a:	0e 94 87 0a 	call	0x150e	; 0x150e <mirf_read_register>
    154e:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1550:	81 70       	andi	r24, 0x01	; 1
    1552:	0f 90       	pop	r0
    1554:	cf 91       	pop	r28
    1556:	df 91       	pop	r29
    1558:	08 95       	ret

0000155a <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    155a:	0f 93       	push	r16
    155c:	1f 93       	push	r17
    155e:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1560:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1562:	81 e6       	ldi	r24, 0x61	; 97
    1564:	0e 94 60 1b 	call	0x36c0	; 0x36c0 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    1568:	c8 01       	movw	r24, r16
    156a:	b8 01       	movw	r22, r16
    156c:	4d e0       	ldi	r20, 0x0D	; 13
    156e:	0e 94 21 1b 	call	0x3642	; 0x3642 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1572:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1574:	87 e0       	ldi	r24, 0x07	; 7
    1576:	60 e4       	ldi	r22, 0x40	; 64
    1578:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>
}
    157c:	1f 91       	pop	r17
    157e:	0f 91       	pop	r16
    1580:	08 95       	ret

00001582 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    1582:	0f 93       	push	r16
    1584:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    1586:	0e 94 dd 09 	call	0x13ba	; 0x13ba <mirf_data_ready>
    158a:	88 23       	and	r24, r24
    158c:	09 f4       	brne	.+2      	; 0x1590 <handleRFCommands+0xe>
    158e:	53 c3       	rjmp	.+1702   	; 0x1c36 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1590:	80 91 0d 04 	lds	r24, 0x040D
    1594:	82 60       	ori	r24, 0x02	; 2
    1596:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    159a:	87 e0       	ldi	r24, 0x07	; 7
    159c:	60 e7       	ldi	r22, 0x70	; 112
    159e:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_config_register>

		mirf_get_data(rfData);
    15a2:	84 e6       	ldi	r24, 0x64	; 100
    15a4:	95 e0       	ldi	r25, 0x05	; 5
    15a6:	0e 94 ad 0a 	call	0x155a	; 0x155a <mirf_get_data>
		flush_rx_fifo();
    15aa:	0e 94 d7 09 	call	0x13ae	; 0x13ae <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    15ae:	80 91 64 05 	lds	r24, 0x0564
    15b2:	88 23       	and	r24, r24
    15b4:	b9 f4       	brne	.+46     	; 0x15e4 <handleRFCommands+0x62>
    15b6:	80 91 65 05 	lds	r24, 0x0565
    15ba:	88 23       	and	r24, r24
    15bc:	99 f4       	brne	.+38     	; 0x15e4 <handleRFCommands+0x62>
    15be:	80 91 66 05 	lds	r24, 0x0566
    15c2:	88 23       	and	r24, r24
    15c4:	79 f4       	brne	.+30     	; 0x15e4 <handleRFCommands+0x62>
    15c6:	80 91 67 05 	lds	r24, 0x0567
    15ca:	88 30       	cpi	r24, 0x08	; 8
    15cc:	59 f4       	brne	.+22     	; 0x15e4 <handleRFCommands+0x62>
    15ce:	80 91 68 05 	lds	r24, 0x0568
    15d2:	88 23       	and	r24, r24
    15d4:	39 f4       	brne	.+14     	; 0x15e4 <handleRFCommands+0x62>
    15d6:	80 91 69 05 	lds	r24, 0x0569
    15da:	88 23       	and	r24, r24
    15dc:	19 f4       	brne	.+6      	; 0x15e4 <handleRFCommands+0x62>

			sleep(60);
    15de:	8c e3       	ldi	r24, 0x3C	; 60
    15e0:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    15e4:	20 91 68 05 	lds	r18, 0x0568
    15e8:	82 2f       	mov	r24, r18
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	8f 77       	andi	r24, 0x7F	; 127
    15ee:	90 70       	andi	r25, 0x00	; 0
    15f0:	90 93 0a 04 	sts	0x040A, r25
    15f4:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    15f8:	e0 91 69 05 	lds	r30, 0x0569
    15fc:	4e 2f       	mov	r20, r30
    15fe:	50 e0       	ldi	r21, 0x00	; 0
    1600:	4f 77       	andi	r20, 0x7F	; 127
    1602:	50 70       	andi	r21, 0x00	; 0
    1604:	50 93 08 04 	sts	0x0408, r21
    1608:	40 93 07 04 	sts	0x0407, r20
    160c:	bc 01       	movw	r22, r24
    160e:	66 0f       	add	r22, r22
    1610:	77 1f       	adc	r23, r23
    1612:	66 0f       	add	r22, r22
    1614:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    1616:	27 ff       	sbrs	r18, 7
    1618:	05 c0       	rjmp	.+10     	; 0x1624 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    161a:	70 93 f8 03 	sts	0x03F8, r23
    161e:	60 93 f7 03 	sts	0x03F7, r22
    1622:	08 c0       	rjmp	.+16     	; 0x1634 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    1624:	88 27       	eor	r24, r24
    1626:	99 27       	eor	r25, r25
    1628:	86 1b       	sub	r24, r22
    162a:	97 0b       	sbc	r25, r23
    162c:	90 93 f8 03 	sts	0x03F8, r25
    1630:	80 93 f7 03 	sts	0x03F7, r24
    1634:	9a 01       	movw	r18, r20
    1636:	22 0f       	add	r18, r18
    1638:	33 1f       	adc	r19, r19
    163a:	22 0f       	add	r18, r18
    163c:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    163e:	e7 ff       	sbrs	r30, 7
    1640:	05 c0       	rjmp	.+10     	; 0x164c <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    1642:	30 93 fa 03 	sts	0x03FA, r19
    1646:	20 93 f9 03 	sts	0x03F9, r18
    164a:	08 c0       	rjmp	.+16     	; 0x165c <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    164c:	88 27       	eor	r24, r24
    164e:	99 27       	eor	r25, r25
    1650:	82 1b       	sub	r24, r18
    1652:	93 0b       	sbc	r25, r19
    1654:	90 93 fa 03 	sts	0x03FA, r25
    1658:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    165c:	80 91 f7 03 	lds	r24, 0x03F7
    1660:	90 91 f8 03 	lds	r25, 0x03F8
    1664:	81 50       	subi	r24, 0x01	; 1
    1666:	92 40       	sbci	r25, 0x02	; 2
    1668:	34 f0       	brlt	.+12     	; 0x1676 <handleRFCommands+0xf4>
    166a:	80 e0       	ldi	r24, 0x00	; 0
    166c:	92 e0       	ldi	r25, 0x02	; 2
    166e:	90 93 f8 03 	sts	0x03F8, r25
    1672:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1676:	80 91 f9 03 	lds	r24, 0x03F9
    167a:	90 91 fa 03 	lds	r25, 0x03FA
    167e:	81 50       	subi	r24, 0x01	; 1
    1680:	92 40       	sbci	r25, 0x02	; 2
    1682:	34 f0       	brlt	.+12     	; 0x1690 <handleRFCommands+0x10e>
    1684:	80 e0       	ldi	r24, 0x00	; 0
    1686:	92 e0       	ldi	r25, 0x02	; 2
    1688:	90 93 fa 03 	sts	0x03FA, r25
    168c:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1690:	80 91 f7 03 	lds	r24, 0x03F7
    1694:	90 91 f8 03 	lds	r25, 0x03F8
    1698:	80 50       	subi	r24, 0x00	; 0
    169a:	9e 4f       	sbci	r25, 0xFE	; 254
    169c:	34 f4       	brge	.+12     	; 0x16aa <handleRFCommands+0x128>
    169e:	80 e0       	ldi	r24, 0x00	; 0
    16a0:	9e ef       	ldi	r25, 0xFE	; 254
    16a2:	90 93 f8 03 	sts	0x03F8, r25
    16a6:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    16aa:	80 91 f9 03 	lds	r24, 0x03F9
    16ae:	90 91 fa 03 	lds	r25, 0x03FA
    16b2:	80 50       	subi	r24, 0x00	; 0
    16b4:	9e 4f       	sbci	r25, 0xFE	; 254
    16b6:	34 f4       	brge	.+12     	; 0x16c4 <handleRFCommands+0x142>
    16b8:	80 e0       	ldi	r24, 0x00	; 0
    16ba:	9e ef       	ldi	r25, 0xFE	; 254
    16bc:	90 93 fa 03 	sts	0x03FA, r25
    16c0:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    16c4:	80 91 64 05 	lds	r24, 0x0564
    16c8:	90 e0       	ldi	r25, 0x00	; 0
    16ca:	90 93 5d 05 	sts	0x055D, r25
    16ce:	80 93 5c 05 	sts	0x055C, r24
    16d2:	20 91 65 05 	lds	r18, 0x0565
    16d6:	30 e0       	ldi	r19, 0x00	; 0
    16d8:	30 93 5f 05 	sts	0x055F, r19
    16dc:	20 93 5e 05 	sts	0x055E, r18
    16e0:	e0 91 66 05 	lds	r30, 0x0566
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	f0 93 61 05 	sts	0x0561, r31
    16ea:	e0 93 60 05 	sts	0x0560, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    16ee:	0f ef       	ldi	r16, 0xFF	; 255
    16f0:	10 e0       	ldi	r17, 0x00	; 0
    16f2:	ac 01       	movw	r20, r24
    16f4:	40 9f       	mul	r20, r16
    16f6:	c0 01       	movw	r24, r0
    16f8:	41 9f       	mul	r20, r17
    16fa:	90 0d       	add	r25, r0
    16fc:	50 9f       	mul	r21, r16
    16fe:	90 0d       	add	r25, r0
    1700:	11 24       	eor	r1, r1
    1702:	64 e6       	ldi	r22, 0x64	; 100
    1704:	70 e0       	ldi	r23, 0x00	; 0
    1706:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <__udivmodhi4>
    170a:	46 2f       	mov	r20, r22
    170c:	40 95       	com	r20
    170e:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1712:	20 9f       	mul	r18, r16
    1714:	c0 01       	movw	r24, r0
    1716:	21 9f       	mul	r18, r17
    1718:	90 0d       	add	r25, r0
    171a:	30 9f       	mul	r19, r16
    171c:	90 0d       	add	r25, r0
    171e:	11 24       	eor	r1, r1
    1720:	64 e6       	ldi	r22, 0x64	; 100
    1722:	70 e0       	ldi	r23, 0x00	; 0
    1724:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <__udivmodhi4>
    1728:	60 95       	com	r22
    172a:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    172e:	e0 9f       	mul	r30, r16
    1730:	c0 01       	movw	r24, r0
    1732:	e1 9f       	mul	r30, r17
    1734:	90 0d       	add	r25, r0
    1736:	f0 9f       	mul	r31, r16
    1738:	90 0d       	add	r25, r0
    173a:	11 24       	eor	r1, r1
    173c:	64 e6       	ldi	r22, 0x64	; 100
    173e:	70 e0       	ldi	r23, 0x00	; 0
    1740:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <__udivmodhi4>
    1744:	60 95       	com	r22
    1746:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    174a:	84 2f       	mov	r24, r20
    174c:	0e 94 c7 08 	call	0x118e	; 0x118e <updateRedLed>
		updateGreenLed(pwm_green);
    1750:	80 91 0d 02 	lds	r24, 0x020D
    1754:	0e 94 dd 08 	call	0x11ba	; 0x11ba <updateGreenLed>
		updateBlueLed(pwm_blue);
    1758:	80 91 0e 02 	lds	r24, 0x020E
    175c:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1760:	80 91 67 05 	lds	r24, 0x0567
    1764:	98 2f       	mov	r25, r24
    1766:	80 ff       	sbrs	r24, 0
    1768:	02 c0       	rjmp	.+4      	; 0x176e <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    176a:	44 98       	cbi	0x08, 4	; 8
    176c:	01 c0       	rjmp	.+2      	; 0x1770 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    176e:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1770:	91 ff       	sbrs	r25, 1
    1772:	02 c0       	rjmp	.+4      	; 0x1778 <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    1774:	45 98       	cbi	0x08, 5	; 8
    1776:	01 c0       	rjmp	.+2      	; 0x177a <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    1778:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    177a:	92 ff       	sbrs	r25, 2
    177c:	04 c0       	rjmp	.+8      	; 0x1786 <handleRFCommands+0x204>
			irEnabled = 1;
    177e:	81 e0       	ldi	r24, 0x01	; 1
    1780:	80 93 11 02 	sts	0x0211, r24
    1784:	02 c0       	rjmp	.+4      	; 0x178a <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    1786:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    178a:	94 ff       	sbrs	r25, 4
    178c:	02 c0       	rjmp	.+4      	; 0x1792 <handleRFCommands+0x210>
			calibrateSensors();
    178e:	0e 94 25 16 	call	0x2c4a	; 0x2c4a <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    1792:	90 91 67 05 	lds	r25, 0x0567
    1796:	96 ff       	sbrs	r25, 6
    1798:	04 c0       	rjmp	.+8      	; 0x17a2 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    179a:	81 e0       	ldi	r24, 0x01	; 1
    179c:	80 93 3e 05 	sts	0x053E, r24
    17a0:	02 c0       	rjmp	.+4      	; 0x17a6 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    17a2:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    17a6:	97 ff       	sbrs	r25, 7
    17a8:	04 c0       	rjmp	.+8      	; 0x17b2 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    17aa:	81 e0       	ldi	r24, 0x01	; 1
    17ac:	80 93 3f 05 	sts	0x053F, r24
    17b0:	02 c0       	rjmp	.+4      	; 0x17b6 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    17b2:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    17b6:	80 91 6a 05 	lds	r24, 0x056A
    17ba:	80 ff       	sbrs	r24, 0
    17bc:	04 c0       	rjmp	.+8      	; 0x17c6 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    17be:	80 91 0b 01 	lds	r24, 0x010B
    17c2:	8e 7f       	andi	r24, 0xFE	; 254
    17c4:	03 c0       	rjmp	.+6      	; 0x17cc <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    17c6:	80 91 0b 01 	lds	r24, 0x010B
    17ca:	81 60       	ori	r24, 0x01	; 1
    17cc:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    17d0:	80 91 6a 05 	lds	r24, 0x056A
    17d4:	81 ff       	sbrs	r24, 1
    17d6:	04 c0       	rjmp	.+8      	; 0x17e0 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    17d8:	80 91 0b 01 	lds	r24, 0x010B
    17dc:	8d 7f       	andi	r24, 0xFD	; 253
    17de:	03 c0       	rjmp	.+6      	; 0x17e6 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    17e0:	80 91 0b 01 	lds	r24, 0x010B
    17e4:	82 60       	ori	r24, 0x02	; 2
    17e6:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    17ea:	80 91 6a 05 	lds	r24, 0x056A
    17ee:	82 ff       	sbrs	r24, 2
    17f0:	04 c0       	rjmp	.+8      	; 0x17fa <handleRFCommands+0x278>
				GREEN_LED2_ON;
    17f2:	80 91 0b 01 	lds	r24, 0x010B
    17f6:	8b 7f       	andi	r24, 0xFB	; 251
    17f8:	03 c0       	rjmp	.+6      	; 0x1800 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    17fa:	80 91 0b 01 	lds	r24, 0x010B
    17fe:	84 60       	ori	r24, 0x04	; 4
    1800:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    1804:	80 91 6a 05 	lds	r24, 0x056A
    1808:	83 ff       	sbrs	r24, 3
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    180c:	a3 98       	cbi	0x14, 3	; 20
    180e:	01 c0       	rjmp	.+2      	; 0x1812 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1810:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1812:	80 91 6a 05 	lds	r24, 0x056A
    1816:	84 ff       	sbrs	r24, 4
    1818:	04 c0       	rjmp	.+8      	; 0x1822 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    181a:	80 91 0b 01 	lds	r24, 0x010B
    181e:	8f 7e       	andi	r24, 0xEF	; 239
    1820:	03 c0       	rjmp	.+6      	; 0x1828 <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1822:	80 91 0b 01 	lds	r24, 0x010B
    1826:	80 61       	ori	r24, 0x10	; 16
    1828:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    182c:	80 91 6a 05 	lds	r24, 0x056A
    1830:	85 ff       	sbrs	r24, 5
    1832:	04 c0       	rjmp	.+8      	; 0x183c <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    1834:	80 91 0b 01 	lds	r24, 0x010B
    1838:	8f 7d       	andi	r24, 0xDF	; 223
    183a:	03 c0       	rjmp	.+6      	; 0x1842 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    183c:	80 91 0b 01 	lds	r24, 0x010B
    1840:	80 62       	ori	r24, 0x20	; 32
    1842:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    1846:	80 91 6a 05 	lds	r24, 0x056A
    184a:	86 ff       	sbrs	r24, 6
    184c:	04 c0       	rjmp	.+8      	; 0x1856 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    184e:	80 91 0b 01 	lds	r24, 0x010B
    1852:	8f 7b       	andi	r24, 0xBF	; 191
    1854:	03 c0       	rjmp	.+6      	; 0x185c <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1856:	80 91 0b 01 	lds	r24, 0x010B
    185a:	80 64       	ori	r24, 0x40	; 64
    185c:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1860:	80 91 6a 05 	lds	r24, 0x056A
    1864:	87 ff       	sbrs	r24, 7
    1866:	04 c0       	rjmp	.+8      	; 0x1870 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    1868:	80 91 0b 01 	lds	r24, 0x010B
    186c:	8f 77       	andi	r24, 0x7F	; 127
    186e:	03 c0       	rjmp	.+6      	; 0x1876 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1870:	80 91 0b 01 	lds	r24, 0x010B
    1874:	80 68       	ori	r24, 0x80	; 128
    1876:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    187a:	80 91 0b 02 	lds	r24, 0x020B
    187e:	80 93 4c 05 	sts	0x054C, r24

		switch(packetId) {
    1882:	85 30       	cpi	r24, 0x05	; 5
    1884:	09 f4       	brne	.+2      	; 0x1888 <handleRFCommands+0x306>
    1886:	d2 c0       	rjmp	.+420    	; 0x1a2c <handleRFCommands+0x4aa>
    1888:	86 30       	cpi	r24, 0x06	; 6
    188a:	30 f4       	brcc	.+12     	; 0x1898 <handleRFCommands+0x316>
    188c:	83 30       	cpi	r24, 0x03	; 3
    188e:	59 f0       	breq	.+22     	; 0x18a6 <handleRFCommands+0x324>
    1890:	84 30       	cpi	r24, 0x04	; 4
    1892:	09 f0       	breq	.+2      	; 0x1896 <handleRFCommands+0x314>
    1894:	cb c1       	rjmp	.+918    	; 0x1c2c <handleRFCommands+0x6aa>
    1896:	77 c0       	rjmp	.+238    	; 0x1986 <handleRFCommands+0x404>
    1898:	86 30       	cpi	r24, 0x06	; 6
    189a:	09 f4       	brne	.+2      	; 0x189e <handleRFCommands+0x31c>
    189c:	21 c1       	rjmp	.+578    	; 0x1ae0 <handleRFCommands+0x55e>
    189e:	87 30       	cpi	r24, 0x07	; 7
    18a0:	09 f0       	breq	.+2      	; 0x18a4 <handleRFCommands+0x322>
    18a2:	c4 c1       	rjmp	.+904    	; 0x1c2c <handleRFCommands+0x6aa>
    18a4:	70 c1       	rjmp	.+736    	; 0x1b86 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    18a6:	80 91 5f 03 	lds	r24, 0x035F
    18aa:	90 91 60 03 	lds	r25, 0x0360
    18ae:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[2] = proximityResult[0]>>8;
    18b2:	89 2f       	mov	r24, r25
    18b4:	99 0f       	add	r25, r25
    18b6:	99 0b       	sbc	r25, r25
    18b8:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    18bc:	80 91 61 03 	lds	r24, 0x0361
    18c0:	90 91 62 03 	lds	r25, 0x0362
    18c4:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[4] = proximityResult[1]>>8;
    18c8:	89 2f       	mov	r24, r25
    18ca:	99 0f       	add	r25, r25
    18cc:	99 0b       	sbc	r25, r25
    18ce:	80 93 50 05 	sts	0x0550, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    18d2:	80 91 63 03 	lds	r24, 0x0363
    18d6:	90 91 64 03 	lds	r25, 0x0364
    18da:	80 93 51 05 	sts	0x0551, r24
				ackPayload[6] = proximityResult[2]>>8;
    18de:	89 2f       	mov	r24, r25
    18e0:	99 0f       	add	r25, r25
    18e2:	99 0b       	sbc	r25, r25
    18e4:	80 93 52 05 	sts	0x0552, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    18e8:	80 91 65 03 	lds	r24, 0x0365
    18ec:	90 91 66 03 	lds	r25, 0x0366
    18f0:	80 93 53 05 	sts	0x0553, r24
				ackPayload[8] = proximityResult[3]>>8;
    18f4:	89 2f       	mov	r24, r25
    18f6:	99 0f       	add	r25, r25
    18f8:	99 0b       	sbc	r25, r25
    18fa:	80 93 54 05 	sts	0x0554, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    18fe:	80 91 69 03 	lds	r24, 0x0369
    1902:	90 91 6a 03 	lds	r25, 0x036A
    1906:	80 93 55 05 	sts	0x0555, r24
				ackPayload[10] = proximityResult[5]>>8;
    190a:	89 2f       	mov	r24, r25
    190c:	99 0f       	add	r25, r25
    190e:	99 0b       	sbc	r25, r25
    1910:	80 93 56 05 	sts	0x0556, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    1914:	80 91 6b 03 	lds	r24, 0x036B
    1918:	90 91 6c 03 	lds	r25, 0x036C
    191c:	80 93 57 05 	sts	0x0557, r24
				ackPayload[12] = proximityResult[6]>>8;
    1920:	89 2f       	mov	r24, r25
    1922:	99 0f       	add	r25, r25
    1924:	99 0b       	sbc	r25, r25
    1926:	80 93 58 05 	sts	0x0558, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    192a:	80 91 6d 03 	lds	r24, 0x036D
    192e:	90 91 6e 03 	lds	r25, 0x036E
    1932:	80 93 59 05 	sts	0x0559, r24
				ackPayload[14] = proximityResult[7]>>8;
    1936:	89 2f       	mov	r24, r25
    1938:	99 0f       	add	r25, r25
    193a:	99 0b       	sbc	r25, r25
    193c:	80 93 5a 05 	sts	0x055A, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    1940:	20 91 03 01 	lds	r18, 0x0103
    1944:	80 91 03 01 	lds	r24, 0x0103
    1948:	40 91 03 01 	lds	r20, 0x0103
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	80 72       	andi	r24, 0x20	; 32
    1950:	90 70       	andi	r25, 0x00	; 0
    1952:	75 e0       	ldi	r23, 0x05	; 5
    1954:	95 95       	asr	r25
    1956:	87 95       	ror	r24
    1958:	7a 95       	dec	r23
    195a:	e1 f7       	brne	.-8      	; 0x1954 <handleRFCommands+0x3d2>
    195c:	88 0f       	add	r24, r24
    195e:	99 1f       	adc	r25, r25
    1960:	44 1f       	adc	r20, r20
    1962:	44 27       	eor	r20, r20
    1964:	44 1f       	adc	r20, r20
    1966:	44 0f       	add	r20, r20
    1968:	44 0f       	add	r20, r20
    196a:	48 2b       	or	r20, r24
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	20 71       	andi	r18, 0x10	; 16
    1970:	30 70       	andi	r19, 0x00	; 0
    1972:	54 e0       	ldi	r21, 0x04	; 4
    1974:	35 95       	asr	r19
    1976:	27 95       	ror	r18
    1978:	5a 95       	dec	r21
    197a:	e1 f7       	brne	.-8      	; 0x1974 <handleRFCommands+0x3f2>
    197c:	42 2b       	or	r20, r18
    197e:	40 93 5b 05 	sts	0x055B, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    1982:	84 e0       	ldi	r24, 0x04	; 4
    1984:	51 c1       	rjmp	.+674    	; 0x1c28 <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    1986:	80 91 67 03 	lds	r24, 0x0367
    198a:	90 91 68 03 	lds	r25, 0x0368
    198e:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[2] = proximityResult[4]>>8;
    1992:	89 2f       	mov	r24, r25
    1994:	99 0f       	add	r25, r25
    1996:	99 0b       	sbc	r25, r25
    1998:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    199c:	80 91 6f 03 	lds	r24, 0x036F
    19a0:	90 91 70 03 	lds	r25, 0x0370
    19a4:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[4] = proximityResult[8]>>8;
    19a8:	89 2f       	mov	r24, r25
    19aa:	99 0f       	add	r25, r25
    19ac:	99 0b       	sbc	r25, r25
    19ae:	80 93 50 05 	sts	0x0550, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    19b2:	80 91 71 03 	lds	r24, 0x0371
    19b6:	90 91 72 03 	lds	r25, 0x0372
    19ba:	80 93 51 05 	sts	0x0551, r24
				ackPayload[6] = proximityResult[9]>>8;
    19be:	89 2f       	mov	r24, r25
    19c0:	99 0f       	add	r25, r25
    19c2:	99 0b       	sbc	r25, r25
    19c4:	80 93 52 05 	sts	0x0552, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    19c8:	80 91 73 03 	lds	r24, 0x0373
    19cc:	90 91 74 03 	lds	r25, 0x0374
    19d0:	80 93 53 05 	sts	0x0553, r24
				ackPayload[8] = proximityResult[10]>>8;
    19d4:	89 2f       	mov	r24, r25
    19d6:	99 0f       	add	r25, r25
    19d8:	99 0b       	sbc	r25, r25
    19da:	80 93 54 05 	sts	0x0554, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    19de:	80 91 75 03 	lds	r24, 0x0375
    19e2:	90 91 76 03 	lds	r25, 0x0376
    19e6:	80 93 55 05 	sts	0x0555, r24
				ackPayload[10] = proximityResult[11]>>8;
    19ea:	89 2f       	mov	r24, r25
    19ec:	99 0f       	add	r25, r25
    19ee:	99 0b       	sbc	r25, r25
    19f0:	80 93 56 05 	sts	0x0556, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    19f4:	80 91 1b 05 	lds	r24, 0x051B
    19f8:	90 91 1c 05 	lds	r25, 0x051C
    19fc:	80 93 57 05 	sts	0x0557, r24
				ackPayload[12] = accX>>8;
    1a00:	89 2f       	mov	r24, r25
    1a02:	99 0f       	add	r25, r25
    1a04:	99 0b       	sbc	r25, r25
    1a06:	80 93 58 05 	sts	0x0558, r24
				ackPayload[13] = accY&0xFF;
    1a0a:	80 91 1d 05 	lds	r24, 0x051D
    1a0e:	90 91 1e 05 	lds	r25, 0x051E
    1a12:	80 93 59 05 	sts	0x0559, r24
				ackPayload[14] = accY>>8;
    1a16:	89 2f       	mov	r24, r25
    1a18:	99 0f       	add	r25, r25
    1a1a:	99 0b       	sbc	r25, r25
    1a1c:	80 93 5a 05 	sts	0x055A, r24
				ackPayload[15] = irCommand;
    1a20:	80 91 16 05 	lds	r24, 0x0516
    1a24:	80 93 5b 05 	sts	0x055B, r24
				packetId = 5;
    1a28:	85 e0       	ldi	r24, 0x05	; 5
    1a2a:	fe c0       	rjmp	.+508    	; 0x1c28 <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a2c:	80 91 2f 03 	lds	r24, 0x032F
    1a30:	90 91 30 03 	lds	r25, 0x0330
    1a34:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a38:	80 91 2f 03 	lds	r24, 0x032F
    1a3c:	90 91 30 03 	lds	r25, 0x0330
    1a40:	90 93 4e 05 	sts	0x054E, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1a44:	80 91 33 03 	lds	r24, 0x0333
    1a48:	90 91 34 03 	lds	r25, 0x0334
    1a4c:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a50:	80 91 33 03 	lds	r24, 0x0333
    1a54:	90 91 34 03 	lds	r25, 0x0334
    1a58:	90 93 50 05 	sts	0x0550, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a5c:	80 91 37 03 	lds	r24, 0x0337
    1a60:	90 91 38 03 	lds	r25, 0x0338
    1a64:	80 93 51 05 	sts	0x0551, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a68:	80 91 37 03 	lds	r24, 0x0337
    1a6c:	90 91 38 03 	lds	r25, 0x0338
    1a70:	90 93 52 05 	sts	0x0552, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a74:	80 91 3b 03 	lds	r24, 0x033B
    1a78:	90 91 3c 03 	lds	r25, 0x033C
    1a7c:	80 93 53 05 	sts	0x0553, r24
				ackPayload[8] = proximityValue[6]>>8;
    1a80:	80 91 3b 03 	lds	r24, 0x033B
    1a84:	90 91 3c 03 	lds	r25, 0x033C
    1a88:	90 93 54 05 	sts	0x0554, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1a8c:	80 91 43 03 	lds	r24, 0x0343
    1a90:	90 91 44 03 	lds	r25, 0x0344
    1a94:	80 93 55 05 	sts	0x0555, r24
				ackPayload[10] = proximityValue[10]>>8;
    1a98:	80 91 43 03 	lds	r24, 0x0343
    1a9c:	90 91 44 03 	lds	r25, 0x0344
    1aa0:	90 93 56 05 	sts	0x0556, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1aa4:	80 91 47 03 	lds	r24, 0x0347
    1aa8:	90 91 48 03 	lds	r25, 0x0348
    1aac:	80 93 57 05 	sts	0x0557, r24
				ackPayload[12] = proximityValue[12]>>8;
    1ab0:	80 91 47 03 	lds	r24, 0x0347
    1ab4:	90 91 48 03 	lds	r25, 0x0348
    1ab8:	90 93 58 05 	sts	0x0558, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1abc:	80 91 4b 03 	lds	r24, 0x034B
    1ac0:	90 91 4c 03 	lds	r25, 0x034C
    1ac4:	80 93 59 05 	sts	0x0559, r24
				ackPayload[14] = proximityValue[14]>>8;
    1ac8:	80 91 4b 03 	lds	r24, 0x034B
    1acc:	90 91 4c 03 	lds	r25, 0x034C
    1ad0:	90 93 5a 05 	sts	0x055A, r25
				ackPayload[15] = currentSelector;
    1ad4:	80 91 3a 05 	lds	r24, 0x053A
    1ad8:	80 93 5b 05 	sts	0x055B, r24
				packetId = 6;
    1adc:	86 e0       	ldi	r24, 0x06	; 6
    1ade:	a4 c0       	rjmp	.+328    	; 0x1c28 <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1ae0:	80 91 3f 03 	lds	r24, 0x033F
    1ae4:	90 91 40 03 	lds	r25, 0x0340
    1ae8:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[2] = proximityValue[8]>>8;
    1aec:	80 91 3f 03 	lds	r24, 0x033F
    1af0:	90 91 40 03 	lds	r25, 0x0340
    1af4:	90 93 4e 05 	sts	0x054E, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1af8:	80 91 4f 03 	lds	r24, 0x034F
    1afc:	90 91 50 03 	lds	r25, 0x0350
    1b00:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[4] = proximityValue[16]>>8;
    1b04:	80 91 4f 03 	lds	r24, 0x034F
    1b08:	90 91 50 03 	lds	r25, 0x0350
    1b0c:	90 93 50 05 	sts	0x0550, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b10:	80 91 53 03 	lds	r24, 0x0353
    1b14:	90 91 54 03 	lds	r25, 0x0354
    1b18:	80 93 51 05 	sts	0x0551, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b1c:	80 91 53 03 	lds	r24, 0x0353
    1b20:	90 91 54 03 	lds	r25, 0x0354
    1b24:	90 93 52 05 	sts	0x0552, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b28:	80 91 57 03 	lds	r24, 0x0357
    1b2c:	90 91 58 03 	lds	r25, 0x0358
    1b30:	80 93 53 05 	sts	0x0553, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b34:	80 91 57 03 	lds	r24, 0x0357
    1b38:	90 91 58 03 	lds	r25, 0x0358
    1b3c:	90 93 54 05 	sts	0x0554, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1b40:	80 91 5b 03 	lds	r24, 0x035B
    1b44:	90 91 5c 03 	lds	r25, 0x035C
    1b48:	80 93 55 05 	sts	0x0555, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b4c:	80 91 5b 03 	lds	r24, 0x035B
    1b50:	90 91 5c 03 	lds	r25, 0x035C
    1b54:	90 93 56 05 	sts	0x0556, r25
				ackPayload[11] = accZ&0xFF;
    1b58:	80 91 1f 05 	lds	r24, 0x051F
    1b5c:	90 91 20 05 	lds	r25, 0x0520
    1b60:	80 93 57 05 	sts	0x0557, r24
				ackPayload[12] = accZ>>8;
    1b64:	89 2f       	mov	r24, r25
    1b66:	99 0f       	add	r25, r25
    1b68:	99 0b       	sbc	r25, r25
    1b6a:	80 93 58 05 	sts	0x0558, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b6e:	80 91 c3 03 	lds	r24, 0x03C3
    1b72:	90 91 c4 03 	lds	r25, 0x03C4
    1b76:	80 93 59 05 	sts	0x0559, r24
				ackPayload[14] = batteryLevel>>8;
    1b7a:	90 93 5a 05 	sts	0x055A, r25
				ackPayload[15] = 0;
    1b7e:	10 92 5b 05 	sts	0x055B, r1
				packetId = 7;
    1b82:	87 e0       	ldi	r24, 0x07	; 7
    1b84:	51 c0       	rjmp	.+162    	; 0x1c28 <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1b86:	80 91 db 03 	lds	r24, 0x03DB
    1b8a:	90 91 dc 03 	lds	r25, 0x03DC
    1b8e:	a0 91 dd 03 	lds	r26, 0x03DD
    1b92:	b0 91 de 03 	lds	r27, 0x03DE
    1b96:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[2] = leftMotSteps>>8;
    1b9a:	29 2f       	mov	r18, r25
    1b9c:	3a 2f       	mov	r19, r26
    1b9e:	4b 2f       	mov	r20, r27
    1ba0:	55 27       	eor	r21, r21
    1ba2:	47 fd       	sbrc	r20, 7
    1ba4:	5a 95       	dec	r21
    1ba6:	20 93 4e 05 	sts	0x054E, r18
				ackPayload[3] = leftMotSteps>>16;
    1baa:	9d 01       	movw	r18, r26
    1bac:	55 27       	eor	r21, r21
    1bae:	37 fd       	sbrc	r19, 7
    1bb0:	50 95       	com	r21
    1bb2:	45 2f       	mov	r20, r21
    1bb4:	20 93 4f 05 	sts	0x054F, r18
				ackPayload[4] = leftMotSteps>>24;
    1bb8:	8b 2f       	mov	r24, r27
    1bba:	bb 27       	eor	r27, r27
    1bbc:	87 fd       	sbrc	r24, 7
    1bbe:	b0 95       	com	r27
    1bc0:	9b 2f       	mov	r25, r27
    1bc2:	ab 2f       	mov	r26, r27
    1bc4:	80 93 50 05 	sts	0x0550, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1bc8:	80 91 d7 03 	lds	r24, 0x03D7
    1bcc:	90 91 d8 03 	lds	r25, 0x03D8
    1bd0:	a0 91 d9 03 	lds	r26, 0x03D9
    1bd4:	b0 91 da 03 	lds	r27, 0x03DA
    1bd8:	80 93 51 05 	sts	0x0551, r24
				ackPayload[6] = rightMotSteps>>8;
    1bdc:	29 2f       	mov	r18, r25
    1bde:	3a 2f       	mov	r19, r26
    1be0:	4b 2f       	mov	r20, r27
    1be2:	55 27       	eor	r21, r21
    1be4:	47 fd       	sbrc	r20, 7
    1be6:	5a 95       	dec	r21
    1be8:	20 93 52 05 	sts	0x0552, r18
				ackPayload[7] = rightMotSteps>>16;
    1bec:	9d 01       	movw	r18, r26
    1bee:	55 27       	eor	r21, r21
    1bf0:	37 fd       	sbrc	r19, 7
    1bf2:	50 95       	com	r21
    1bf4:	45 2f       	mov	r20, r21
    1bf6:	20 93 53 05 	sts	0x0553, r18
				ackPayload[8] = rightMotSteps>>24;
    1bfa:	8b 2f       	mov	r24, r27
    1bfc:	bb 27       	eor	r27, r27
    1bfe:	87 fd       	sbrc	r24, 7
    1c00:	b0 95       	com	r27
    1c02:	9b 2f       	mov	r25, r27
    1c04:	ab 2f       	mov	r26, r27
    1c06:	80 93 54 05 	sts	0x0554, r24
				ackPayload[9] = 0;
    1c0a:	10 92 55 05 	sts	0x0555, r1
				ackPayload[10] = 0;
    1c0e:	10 92 56 05 	sts	0x0556, r1
				ackPayload[11] = 0;
    1c12:	10 92 57 05 	sts	0x0557, r1
				ackPayload[12] = 0;
    1c16:	10 92 58 05 	sts	0x0558, r1
				ackPayload[13] = 0;
    1c1a:	10 92 59 05 	sts	0x0559, r1
				ackPayload[14] = 0;
    1c1e:	10 92 5a 05 	sts	0x055A, r1
				ackPayload[15] = 0;
    1c22:	10 92 5b 05 	sts	0x055B, r1
				packetId = 3;
    1c26:	83 e0       	ldi	r24, 0x03	; 3
    1c28:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c2c:	8c e4       	ldi	r24, 0x4C	; 76
    1c2e:	95 e0       	ldi	r25, 0x05	; 5
    1c30:	60 e1       	ldi	r22, 0x10	; 16
    1c32:	0e 94 a9 09 	call	0x1352	; 0x1352 <writeAckPayload>

	}

}
    1c36:	1f 91       	pop	r17
    1c38:	0f 91       	pop	r16
    1c3a:	08 95       	ret

00001c3c <initMotors>:

#include "motors.h"

void initMotors() {
    1c3c:	0f 93       	push	r16
    1c3e:	1f 93       	push	r17
    1c40:	cf 93       	push	r28
    1c42:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1c44:	e0 e9       	ldi	r30, 0x90	; 144
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c4a:	a1 e9       	ldi	r26, 0x91	; 145
    1c4c:	b0 e0       	ldi	r27, 0x00	; 0
    1c4e:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c50:	21 e7       	ldi	r18, 0x71	; 113
    1c52:	30 e0       	ldi	r19, 0x00	; 0
    1c54:	e9 01       	movw	r28, r18
    1c56:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c58:	40 ea       	ldi	r20, 0xA0	; 160
    1c5a:	50 e0       	ldi	r21, 0x00	; 0
    1c5c:	ea 01       	movw	r28, r20
    1c5e:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c60:	61 ea       	ldi	r22, 0xA1	; 161
    1c62:	70 e0       	ldi	r23, 0x00	; 0
    1c64:	eb 01       	movw	r28, r22
    1c66:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c68:	02 e7       	ldi	r16, 0x72	; 114
    1c6a:	10 e0       	ldi	r17, 0x00	; 0
    1c6c:	e8 01       	movw	r28, r16
    1c6e:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c70:	80 81       	ld	r24, Z
    1c72:	83 68       	ori	r24, 0x83	; 131
    1c74:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c76:	80 81       	ld	r24, Z
    1c78:	83 60       	ori	r24, 0x03	; 3
    1c7a:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c7c:	8c 91       	ld	r24, X
    1c7e:	8b 60       	ori	r24, 0x0B	; 11
    1c80:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1c82:	80 91 f3 03 	lds	r24, 0x03F3
    1c86:	90 91 f4 03 	lds	r25, 0x03F4
    1c8a:	90 93 99 00 	sts	0x0099, r25
    1c8e:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1c92:	10 92 9b 00 	sts	0x009B, r1
    1c96:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1c9a:	d9 01       	movw	r26, r18
    1c9c:	8c 91       	ld	r24, X
    1c9e:	81 60       	ori	r24, 0x01	; 1
    1ca0:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1ca2:	80 81       	ld	r24, Z
    1ca4:	8f 75       	andi	r24, 0x5F	; 95
    1ca6:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ca8:	8e b1       	in	r24, 0x0e	; 14
    1caa:	87 7e       	andi	r24, 0xE7	; 231
    1cac:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1cae:	ea 01       	movw	r28, r20
    1cb0:	88 81       	ld	r24, Y
    1cb2:	83 68       	ori	r24, 0x83	; 131
    1cb4:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1cb6:	fb 01       	movw	r30, r22
    1cb8:	80 81       	ld	r24, Z
    1cba:	8b 60       	ori	r24, 0x0B	; 11
    1cbc:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1cbe:	80 91 f5 03 	lds	r24, 0x03F5
    1cc2:	90 91 f6 03 	lds	r25, 0x03F6
    1cc6:	90 93 a9 00 	sts	0x00A9, r25
    1cca:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1cce:	10 92 ab 00 	sts	0x00AB, r1
    1cd2:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1cd6:	d8 01       	movw	r26, r16
    1cd8:	8c 91       	ld	r24, X
    1cda:	81 60       	ori	r24, 0x01	; 1
    1cdc:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1cde:	88 81       	ld	r24, Y
    1ce0:	8f 75       	andi	r24, 0x5F	; 95
    1ce2:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ce4:	e2 e0       	ldi	r30, 0x02	; 2
    1ce6:	f1 e0       	ldi	r31, 0x01	; 1
    1ce8:	80 81       	ld	r24, Z
    1cea:	87 7e       	andi	r24, 0xE7	; 231
    1cec:	80 83       	st	Z, r24


}
    1cee:	df 91       	pop	r29
    1cf0:	cf 91       	pop	r28
    1cf2:	1f 91       	pop	r17
    1cf4:	0f 91       	pop	r16
    1cf6:	08 95       	ret

00001cf8 <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1cf8:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1cfa:	99 27       	eor	r25, r25
    1cfc:	87 fd       	sbrc	r24, 7
    1cfe:	90 95       	com	r25
    1d00:	97 ff       	sbrs	r25, 7
    1d02:	03 c0       	rjmp	.+6      	; 0x1d0a <setLeftSpeed+0x12>
    1d04:	90 95       	com	r25
    1d06:	81 95       	neg	r24
    1d08:	9f 4f       	sbci	r25, 0xFF	; 255
    1d0a:	90 93 08 04 	sts	0x0408, r25
    1d0e:	80 93 07 04 	sts	0x0407, r24
    1d12:	9c 01       	movw	r18, r24
    1d14:	22 0f       	add	r18, r18
    1d16:	33 1f       	adc	r19, r19
    1d18:	22 0f       	add	r18, r18
    1d1a:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d1c:	47 fd       	sbrc	r20, 7
    1d1e:	05 c0       	rjmp	.+10     	; 0x1d2a <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d20:	30 93 fa 03 	sts	0x03FA, r19
    1d24:	20 93 f9 03 	sts	0x03F9, r18
    1d28:	08 c0       	rjmp	.+16     	; 0x1d3a <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d2a:	88 27       	eor	r24, r24
    1d2c:	99 27       	eor	r25, r25
    1d2e:	82 1b       	sub	r24, r18
    1d30:	93 0b       	sbc	r25, r19
    1d32:	90 93 fa 03 	sts	0x03FA, r25
    1d36:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1d3a:	80 91 f9 03 	lds	r24, 0x03F9
    1d3e:	90 91 fa 03 	lds	r25, 0x03FA
    1d42:	81 50       	subi	r24, 0x01	; 1
    1d44:	92 40       	sbci	r25, 0x02	; 2
    1d46:	34 f0       	brlt	.+12     	; 0x1d54 <setLeftSpeed+0x5c>
    1d48:	80 e0       	ldi	r24, 0x00	; 0
    1d4a:	92 e0       	ldi	r25, 0x02	; 2
    1d4c:	90 93 fa 03 	sts	0x03FA, r25
    1d50:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d54:	80 91 f9 03 	lds	r24, 0x03F9
    1d58:	90 91 fa 03 	lds	r25, 0x03FA
    1d5c:	80 50       	subi	r24, 0x00	; 0
    1d5e:	9e 4f       	sbci	r25, 0xFE	; 254
    1d60:	34 f4       	brge	.+12     	; 0x1d6e <setLeftSpeed+0x76>
    1d62:	80 e0       	ldi	r24, 0x00	; 0
    1d64:	9e ef       	ldi	r25, 0xFE	; 254
    1d66:	90 93 fa 03 	sts	0x03FA, r25
    1d6a:	80 93 f9 03 	sts	0x03F9, r24
    1d6e:	08 95       	ret

00001d70 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d70:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d72:	99 27       	eor	r25, r25
    1d74:	87 fd       	sbrc	r24, 7
    1d76:	90 95       	com	r25
    1d78:	97 ff       	sbrs	r25, 7
    1d7a:	03 c0       	rjmp	.+6      	; 0x1d82 <setRightSpeed+0x12>
    1d7c:	90 95       	com	r25
    1d7e:	81 95       	neg	r24
    1d80:	9f 4f       	sbci	r25, 0xFF	; 255
    1d82:	90 93 0a 04 	sts	0x040A, r25
    1d86:	80 93 09 04 	sts	0x0409, r24
    1d8a:	9c 01       	movw	r18, r24
    1d8c:	22 0f       	add	r18, r18
    1d8e:	33 1f       	adc	r19, r19
    1d90:	22 0f       	add	r18, r18
    1d92:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d94:	47 fd       	sbrc	r20, 7
    1d96:	05 c0       	rjmp	.+10     	; 0x1da2 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1d98:	30 93 f8 03 	sts	0x03F8, r19
    1d9c:	20 93 f7 03 	sts	0x03F7, r18
    1da0:	08 c0       	rjmp	.+16     	; 0x1db2 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1da2:	88 27       	eor	r24, r24
    1da4:	99 27       	eor	r25, r25
    1da6:	82 1b       	sub	r24, r18
    1da8:	93 0b       	sbc	r25, r19
    1daa:	90 93 f8 03 	sts	0x03F8, r25
    1dae:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1db2:	80 91 f7 03 	lds	r24, 0x03F7
    1db6:	90 91 f8 03 	lds	r25, 0x03F8
    1dba:	81 50       	subi	r24, 0x01	; 1
    1dbc:	92 40       	sbci	r25, 0x02	; 2
    1dbe:	34 f0       	brlt	.+12     	; 0x1dcc <setRightSpeed+0x5c>
    1dc0:	80 e0       	ldi	r24, 0x00	; 0
    1dc2:	92 e0       	ldi	r25, 0x02	; 2
    1dc4:	90 93 f8 03 	sts	0x03F8, r25
    1dc8:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1dcc:	80 91 f7 03 	lds	r24, 0x03F7
    1dd0:	90 91 f8 03 	lds	r25, 0x03F8
    1dd4:	80 50       	subi	r24, 0x00	; 0
    1dd6:	9e 4f       	sbci	r25, 0xFE	; 254
    1dd8:	34 f4       	brge	.+12     	; 0x1de6 <setRightSpeed+0x76>
    1dda:	80 e0       	ldi	r24, 0x00	; 0
    1ddc:	9e ef       	ldi	r25, 0xFE	; 254
    1dde:	90 93 f8 03 	sts	0x03F8, r25
    1de2:	80 93 f7 03 	sts	0x03F7, r24
    1de6:	08 95       	ret

00001de8 <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1de8:	1f 92       	push	r1
    1dea:	0f 92       	push	r0
    1dec:	0f b6       	in	r0, 0x3f	; 63
    1dee:	0f 92       	push	r0
    1df0:	11 24       	eor	r1, r1
    1df2:	8f 93       	push	r24
    1df4:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1df6:	80 91 40 05 	lds	r24, 0x0540
    1dfa:	88 23       	and	r24, r24
    1dfc:	61 f0       	breq	.+24     	; 0x1e16 <__vector_45+0x2e>
		pwm_left = 0;
    1dfe:	10 92 f6 03 	sts	0x03F6, r1
    1e02:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1e06:	10 92 a9 00 	sts	0x00A9, r1
    1e0a:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1e0e:	10 92 ab 00 	sts	0x00AB, r1
    1e12:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e16:	10 92 e0 03 	sts	0x03E0, r1
    1e1a:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e1e:	80 91 f5 03 	lds	r24, 0x03F5
    1e22:	90 91 f6 03 	lds	r25, 0x03F6
    1e26:	00 97       	sbiw	r24, 0x00	; 0
    1e28:	39 f5       	brne	.+78     	; 0x1e78 <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e2a:	80 91 e9 03 	lds	r24, 0x03E9
    1e2e:	90 91 ea 03 	lds	r25, 0x03EA
    1e32:	97 fd       	sbrc	r25, 7
    1e34:	05 c0       	rjmp	.+10     	; 0x1e40 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e36:	81 e0       	ldi	r24, 0x01	; 1
    1e38:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1e3c:	8e e0       	ldi	r24, 0x0E	; 14
    1e3e:	04 c0       	rjmp	.+8      	; 0x1e48 <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1e40:	81 e0       	ldi	r24, 0x01	; 1
    1e42:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1e46:	8f e0       	ldi	r24, 0x0F	; 15
    1e48:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1e4c:	81 e0       	ldi	r24, 0x01	; 1
    1e4e:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e52:	80 91 a0 00 	lds	r24, 0x00A0
    1e56:	8f 75       	andi	r24, 0x5F	; 95
    1e58:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e5c:	80 91 02 01 	lds	r24, 0x0102
    1e60:	87 7e       	andi	r24, 0xE7	; 231
    1e62:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e66:	80 91 72 00 	lds	r24, 0x0072
    1e6a:	89 7f       	andi	r24, 0xF9	; 249
    1e6c:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e70:	89 b3       	in	r24, 0x19	; 25
    1e72:	86 60       	ori	r24, 0x06	; 6
    1e74:	89 bb       	out	0x19, r24	; 25
    1e76:	3e c0       	rjmp	.+124    	; 0x1ef4 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e78:	18 16       	cp	r1, r24
    1e7a:	19 06       	cpc	r1, r25
    1e7c:	ec f4       	brge	.+58     	; 0x1eb8 <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1e7e:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1e82:	8f e0       	ldi	r24, 0x0F	; 15
    1e84:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1e88:	80 91 a0 00 	lds	r24, 0x00A0
    1e8c:	8f 7d       	andi	r24, 0xDF	; 223
    1e8e:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1e92:	80 91 72 00 	lds	r24, 0x0072
    1e96:	8b 7f       	andi	r24, 0xFB	; 251
    1e98:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1e9c:	80 91 02 01 	lds	r24, 0x0102
    1ea0:	8f 7e       	andi	r24, 0xEF	; 239
    1ea2:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1ea6:	80 91 a0 00 	lds	r24, 0x00A0
    1eaa:	80 68       	ori	r24, 0x80	; 128
    1eac:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1eb0:	80 91 72 00 	lds	r24, 0x0072
    1eb4:	82 60       	ori	r24, 0x02	; 2
    1eb6:	1c c0       	rjmp	.+56     	; 0x1ef0 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1eb8:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1ebc:	8e e0       	ldi	r24, 0x0E	; 14
    1ebe:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1ec2:	80 91 a0 00 	lds	r24, 0x00A0
    1ec6:	8f 77       	andi	r24, 0x7F	; 127
    1ec8:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1ecc:	80 91 72 00 	lds	r24, 0x0072
    1ed0:	8d 7f       	andi	r24, 0xFD	; 253
    1ed2:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1ed6:	80 91 02 01 	lds	r24, 0x0102
    1eda:	87 7f       	andi	r24, 0xF7	; 247
    1edc:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1ee0:	80 91 a0 00 	lds	r24, 0x00A0
    1ee4:	80 62       	ori	r24, 0x20	; 32
    1ee6:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1eea:	80 91 72 00 	lds	r24, 0x0072
    1eee:	84 60       	ori	r24, 0x04	; 4
    1ef0:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1ef4:	9f 91       	pop	r25
    1ef6:	8f 91       	pop	r24
    1ef8:	0f 90       	pop	r0
    1efa:	0f be       	out	0x3f, r0	; 63
    1efc:	0f 90       	pop	r0
    1efe:	1f 90       	pop	r1
    1f00:	18 95       	reti

00001f02 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1f02:	1f 92       	push	r1
    1f04:	0f 92       	push	r0
    1f06:	0f b6       	in	r0, 0x3f	; 63
    1f08:	0f 92       	push	r0
    1f0a:	11 24       	eor	r1, r1
    1f0c:	8f 93       	push	r24
    1f0e:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f10:	91 e0       	ldi	r25, 0x01	; 1
    1f12:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f16:	8e e0       	ldi	r24, 0x0E	; 14
    1f18:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f1c:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f20:	9f 91       	pop	r25
    1f22:	8f 91       	pop	r24
    1f24:	0f 90       	pop	r0
    1f26:	0f be       	out	0x3f, r0	; 63
    1f28:	0f 90       	pop	r0
    1f2a:	1f 90       	pop	r1
    1f2c:	18 95       	reti

00001f2e <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f2e:	1f 92       	push	r1
    1f30:	0f 92       	push	r0
    1f32:	0f b6       	in	r0, 0x3f	; 63
    1f34:	0f 92       	push	r0
    1f36:	11 24       	eor	r1, r1
    1f38:	8f 93       	push	r24
    1f3a:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f3c:	91 e0       	ldi	r25, 0x01	; 1
    1f3e:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1f42:	8f e0       	ldi	r24, 0x0F	; 15
    1f44:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f48:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f4c:	9f 91       	pop	r25
    1f4e:	8f 91       	pop	r24
    1f50:	0f 90       	pop	r0
    1f52:	0f be       	out	0x3f, r0	; 63
    1f54:	0f 90       	pop	r0
    1f56:	1f 90       	pop	r1
    1f58:	18 95       	reti

00001f5a <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f5a:	1f 92       	push	r1
    1f5c:	0f 92       	push	r0
    1f5e:	0f b6       	in	r0, 0x3f	; 63
    1f60:	0f 92       	push	r0
    1f62:	11 24       	eor	r1, r1
    1f64:	8f 93       	push	r24
    1f66:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f68:	80 91 40 05 	lds	r24, 0x0540
    1f6c:	88 23       	and	r24, r24
    1f6e:	61 f0       	breq	.+24     	; 0x1f88 <__vector_35+0x2e>
		pwm_right = 0;
    1f70:	10 92 f4 03 	sts	0x03F4, r1
    1f74:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    1f78:	10 92 99 00 	sts	0x0099, r1
    1f7c:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1f80:	10 92 9b 00 	sts	0x009B, r1
    1f84:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1f88:	10 92 e2 03 	sts	0x03E2, r1
    1f8c:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    1f90:	80 91 f3 03 	lds	r24, 0x03F3
    1f94:	90 91 f4 03 	lds	r25, 0x03F4
    1f98:	00 97       	sbiw	r24, 0x00	; 0
    1f9a:	29 f5       	brne	.+74     	; 0x1fe6 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1f9c:	80 91 e7 03 	lds	r24, 0x03E7
    1fa0:	90 91 e8 03 	lds	r25, 0x03E8
    1fa4:	97 fd       	sbrc	r25, 7
    1fa6:	05 c0       	rjmp	.+10     	; 0x1fb2 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1fa8:	81 e0       	ldi	r24, 0x01	; 1
    1faa:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1fae:	8c e0       	ldi	r24, 0x0C	; 12
    1fb0:	04 c0       	rjmp	.+8      	; 0x1fba <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1fb2:	81 e0       	ldi	r24, 0x01	; 1
    1fb4:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1fb8:	8d e0       	ldi	r24, 0x0D	; 13
    1fba:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1fc4:	80 91 90 00 	lds	r24, 0x0090
    1fc8:	8f 75       	andi	r24, 0x5F	; 95
    1fca:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1fce:	8e b1       	in	r24, 0x0e	; 14
    1fd0:	87 7e       	andi	r24, 0xE7	; 231
    1fd2:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1fd4:	80 91 71 00 	lds	r24, 0x0071
    1fd8:	89 7f       	andi	r24, 0xF9	; 249
    1fda:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    1fde:	88 b3       	in	r24, 0x18	; 24
    1fe0:	86 60       	ori	r24, 0x06	; 6
    1fe2:	88 bb       	out	0x18, r24	; 24
    1fe4:	36 c0       	rjmp	.+108    	; 0x2052 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    1fe6:	18 16       	cp	r1, r24
    1fe8:	19 06       	cpc	r1, r25
    1fea:	cc f4       	brge	.+50     	; 0x201e <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    1fec:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    1ff0:	8d e0       	ldi	r24, 0x0D	; 13
    1ff2:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    1ff6:	80 91 90 00 	lds	r24, 0x0090
    1ffa:	8f 7d       	andi	r24, 0xDF	; 223
    1ffc:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    2000:	80 91 71 00 	lds	r24, 0x0071
    2004:	8b 7f       	andi	r24, 0xFB	; 251
    2006:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    200a:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    200c:	80 91 90 00 	lds	r24, 0x0090
    2010:	80 68       	ori	r24, 0x80	; 128
    2012:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    2016:	80 91 71 00 	lds	r24, 0x0071
    201a:	82 60       	ori	r24, 0x02	; 2
    201c:	18 c0       	rjmp	.+48     	; 0x204e <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    201e:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    2022:	8c e0       	ldi	r24, 0x0C	; 12
    2024:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    2028:	80 91 90 00 	lds	r24, 0x0090
    202c:	8f 77       	andi	r24, 0x7F	; 127
    202e:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    2032:	80 91 71 00 	lds	r24, 0x0071
    2036:	8d 7f       	andi	r24, 0xFD	; 253
    2038:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    203c:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    203e:	80 91 90 00 	lds	r24, 0x0090
    2042:	80 62       	ori	r24, 0x20	; 32
    2044:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    2048:	80 91 71 00 	lds	r24, 0x0071
    204c:	84 60       	ori	r24, 0x04	; 4
    204e:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2052:	9f 91       	pop	r25
    2054:	8f 91       	pop	r24
    2056:	0f 90       	pop	r0
    2058:	0f be       	out	0x3f, r0	; 63
    205a:	0f 90       	pop	r0
    205c:	1f 90       	pop	r1
    205e:	18 95       	reti

00002060 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2060:	1f 92       	push	r1
    2062:	0f 92       	push	r0
    2064:	0f b6       	in	r0, 0x3f	; 63
    2066:	0f 92       	push	r0
    2068:	11 24       	eor	r1, r1
    206a:	8f 93       	push	r24
    206c:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    206e:	91 e0       	ldi	r25, 0x01	; 1
    2070:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    2074:	8c e0       	ldi	r24, 0x0C	; 12
    2076:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    207a:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    207e:	9f 91       	pop	r25
    2080:	8f 91       	pop	r24
    2082:	0f 90       	pop	r0
    2084:	0f be       	out	0x3f, r0	; 63
    2086:	0f 90       	pop	r0
    2088:	1f 90       	pop	r1
    208a:	18 95       	reti

0000208c <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    208c:	1f 92       	push	r1
    208e:	0f 92       	push	r0
    2090:	0f b6       	in	r0, 0x3f	; 63
    2092:	0f 92       	push	r0
    2094:	11 24       	eor	r1, r1
    2096:	8f 93       	push	r24
    2098:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    209a:	91 e0       	ldi	r25, 0x01	; 1
    209c:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    20a0:	8d e0       	ldi	r24, 0x0D	; 13
    20a2:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    20a6:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    20aa:	9f 91       	pop	r25
    20ac:	8f 91       	pop	r24
    20ae:	0f 90       	pop	r0
    20b0:	0f be       	out	0x3f, r0	; 63
    20b2:	0f 90       	pop	r0
    20b4:	1f 90       	pop	r1
    20b6:	18 95       	reti

000020b8 <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    20b8:	80 91 07 02 	lds	r24, 0x0207
    20bc:	88 23       	and	r24, r24
    20be:	09 f4       	brne	.+2      	; 0x20c2 <handleMotorsWithNoController+0xa>
    20c0:	41 c0       	rjmp	.+130    	; 0x2144 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    20c2:	80 91 eb 03 	lds	r24, 0x03EB
    20c6:	90 91 ec 03 	lds	r25, 0x03EC
    20ca:	96 95       	lsr	r25
    20cc:	87 95       	ror	r24
    20ce:	96 95       	lsr	r25
    20d0:	87 95       	ror	r24
    20d2:	90 93 f0 03 	sts	0x03F0, r25
    20d6:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    20da:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    20de:	10 92 ec 03 	sts	0x03EC, r1
    20e2:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    20e6:	20 91 f9 03 	lds	r18, 0x03F9
    20ea:	30 91 fa 03 	lds	r19, 0x03FA
    20ee:	fc 01       	movw	r30, r24
    20f0:	63 e0       	ldi	r22, 0x03	; 3
    20f2:	f5 95       	asr	r31
    20f4:	e7 95       	ror	r30
    20f6:	6a 95       	dec	r22
    20f8:	e1 f7       	brne	.-8      	; 0x20f2 <handleMotorsWithNoController+0x3a>
    20fa:	40 91 db 03 	lds	r20, 0x03DB
    20fe:	50 91 dc 03 	lds	r21, 0x03DC
    2102:	60 91 dd 03 	lds	r22, 0x03DD
    2106:	70 91 de 03 	lds	r23, 0x03DE
    210a:	37 fd       	sbrc	r19, 7
    210c:	0a c0       	rjmp	.+20     	; 0x2122 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    210e:	cf 01       	movw	r24, r30
    2110:	aa 27       	eor	r26, r26
    2112:	97 fd       	sbrc	r25, 7
    2114:	a0 95       	com	r26
    2116:	ba 2f       	mov	r27, r26
    2118:	48 0f       	add	r20, r24
    211a:	59 1f       	adc	r21, r25
    211c:	6a 1f       	adc	r22, r26
    211e:	7b 1f       	adc	r23, r27
    2120:	09 c0       	rjmp	.+18     	; 0x2134 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2122:	cf 01       	movw	r24, r30
    2124:	aa 27       	eor	r26, r26
    2126:	97 fd       	sbrc	r25, 7
    2128:	a0 95       	com	r26
    212a:	ba 2f       	mov	r27, r26
    212c:	48 1b       	sub	r20, r24
    212e:	59 0b       	sbc	r21, r25
    2130:	6a 0b       	sbc	r22, r26
    2132:	7b 0b       	sbc	r23, r27
    2134:	40 93 db 03 	sts	0x03DB, r20
    2138:	50 93 dc 03 	sts	0x03DC, r21
    213c:	60 93 dd 03 	sts	0x03DD, r22
    2140:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    2144:	80 91 08 02 	lds	r24, 0x0208
    2148:	88 23       	and	r24, r24
    214a:	09 f4       	brne	.+2      	; 0x214e <handleMotorsWithNoController+0x96>
    214c:	41 c0       	rjmp	.+130    	; 0x21d0 <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    214e:	80 91 ed 03 	lds	r24, 0x03ED
    2152:	90 91 ee 03 	lds	r25, 0x03EE
    2156:	96 95       	lsr	r25
    2158:	87 95       	ror	r24
    215a:	96 95       	lsr	r25
    215c:	87 95       	ror	r24
    215e:	90 93 f2 03 	sts	0x03F2, r25
    2162:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2166:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    216a:	10 92 ee 03 	sts	0x03EE, r1
    216e:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    2172:	20 91 f7 03 	lds	r18, 0x03F7
    2176:	30 91 f8 03 	lds	r19, 0x03F8
    217a:	fc 01       	movw	r30, r24
    217c:	43 e0       	ldi	r20, 0x03	; 3
    217e:	f5 95       	asr	r31
    2180:	e7 95       	ror	r30
    2182:	4a 95       	dec	r20
    2184:	e1 f7       	brne	.-8      	; 0x217e <handleMotorsWithNoController+0xc6>
    2186:	40 91 d7 03 	lds	r20, 0x03D7
    218a:	50 91 d8 03 	lds	r21, 0x03D8
    218e:	60 91 d9 03 	lds	r22, 0x03D9
    2192:	70 91 da 03 	lds	r23, 0x03DA
    2196:	37 fd       	sbrc	r19, 7
    2198:	0a c0       	rjmp	.+20     	; 0x21ae <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    219a:	cf 01       	movw	r24, r30
    219c:	aa 27       	eor	r26, r26
    219e:	97 fd       	sbrc	r25, 7
    21a0:	a0 95       	com	r26
    21a2:	ba 2f       	mov	r27, r26
    21a4:	48 0f       	add	r20, r24
    21a6:	59 1f       	adc	r21, r25
    21a8:	6a 1f       	adc	r22, r26
    21aa:	7b 1f       	adc	r23, r27
    21ac:	09 c0       	rjmp	.+18     	; 0x21c0 <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    21ae:	cf 01       	movw	r24, r30
    21b0:	aa 27       	eor	r26, r26
    21b2:	97 fd       	sbrc	r25, 7
    21b4:	a0 95       	com	r26
    21b6:	ba 2f       	mov	r27, r26
    21b8:	48 1b       	sub	r20, r24
    21ba:	59 0b       	sbc	r21, r25
    21bc:	6a 0b       	sbc	r22, r26
    21be:	7b 0b       	sbc	r23, r27
    21c0:	40 93 d7 03 	sts	0x03D7, r20
    21c4:	50 93 d8 03 	sts	0x03D8, r21
    21c8:	60 93 d9 03 	sts	0x03D9, r22
    21cc:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    21d0:	80 91 f7 03 	lds	r24, 0x03F7
    21d4:	90 91 f8 03 	lds	r25, 0x03F8
    21d8:	90 93 04 04 	sts	0x0404, r25
    21dc:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    21e0:	80 91 f9 03 	lds	r24, 0x03F9
    21e4:	90 91 fa 03 	lds	r25, 0x03FA
    21e8:	90 93 06 04 	sts	0x0406, r25
    21ec:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    21f0:	80 91 3e 05 	lds	r24, 0x053E
    21f4:	88 23       	and	r24, r24
    21f6:	31 f0       	breq	.+12     	; 0x2204 <__stack+0x5>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    21f8:	85 e0       	ldi	r24, 0x05	; 5
    21fa:	94 e0       	ldi	r25, 0x04	; 4
    21fc:	63 e0       	ldi	r22, 0x03	; 3
    21fe:	74 e0       	ldi	r23, 0x04	; 4
    2200:	0e 94 d5 03 	call	0x7aa	; 0x7aa <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2204:	40 91 05 04 	lds	r20, 0x0405
    2208:	50 91 06 04 	lds	r21, 0x0406
    220c:	50 93 ea 03 	sts	0x03EA, r21
    2210:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    2214:	20 91 03 04 	lds	r18, 0x0403
    2218:	30 91 04 04 	lds	r19, 0x0404
    221c:	30 93 e8 03 	sts	0x03E8, r19
    2220:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    2224:	50 93 f6 03 	sts	0x03F6, r21
    2228:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    222c:	30 93 f4 03 	sts	0x03F4, r19
    2230:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    2234:	12 16       	cp	r1, r18
    2236:	13 06       	cpc	r1, r19
    2238:	2c f4       	brge	.+10     	; 0x2244 <__stack+0x45>
		OCR3A = (unsigned int)pwm_right;
    223a:	30 93 99 00 	sts	0x0099, r19
    223e:	20 93 98 00 	sts	0x0098, r18
    2242:	14 c0       	rjmp	.+40     	; 0x226c <__stack+0x6d>
	} else if(pwm_right < 0) {
    2244:	21 15       	cp	r18, r1
    2246:	31 05       	cpc	r19, r1
    2248:	49 f0       	breq	.+18     	; 0x225c <__stack+0x5d>
		OCR3B = (unsigned int)(-pwm_right);
    224a:	88 27       	eor	r24, r24
    224c:	99 27       	eor	r25, r25
    224e:	82 1b       	sub	r24, r18
    2250:	93 0b       	sbc	r25, r19
    2252:	90 93 9b 00 	sts	0x009B, r25
    2256:	80 93 9a 00 	sts	0x009A, r24
    225a:	08 c0       	rjmp	.+16     	; 0x226c <__stack+0x6d>
	} else {
		OCR3A = 0;
    225c:	10 92 99 00 	sts	0x0099, r1
    2260:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2264:	10 92 9b 00 	sts	0x009B, r1
    2268:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    226c:	14 16       	cp	r1, r20
    226e:	15 06       	cpc	r1, r21
    2270:	2c f4       	brge	.+10     	; 0x227c <__stack+0x7d>
		OCR4A = (unsigned int)pwm_left;
    2272:	50 93 a9 00 	sts	0x00A9, r21
    2276:	40 93 a8 00 	sts	0x00A8, r20
    227a:	08 95       	ret
	} else if(pwm_left < 0) {
    227c:	41 15       	cp	r20, r1
    227e:	51 05       	cpc	r21, r1
    2280:	49 f0       	breq	.+18     	; 0x2294 <__stack+0x95>
		OCR4B =(unsigned int)( -pwm_left);
    2282:	88 27       	eor	r24, r24
    2284:	99 27       	eor	r25, r25
    2286:	84 1b       	sub	r24, r20
    2288:	95 0b       	sbc	r25, r21
    228a:	90 93 ab 00 	sts	0x00AB, r25
    228e:	80 93 aa 00 	sts	0x00AA, r24
    2292:	08 95       	ret
	} else {
		OCR4A = 0;
    2294:	10 92 a9 00 	sts	0x00A9, r1
    2298:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    229c:	10 92 ab 00 	sts	0x00AB, r1
    22a0:	10 92 aa 00 	sts	0x00AA, r1
    22a4:	08 95       	ret

000022a6 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    22a6:	80 91 f9 03 	lds	r24, 0x03F9
    22aa:	90 91 fa 03 	lds	r25, 0x03FA
    22ae:	90 93 06 04 	sts	0x0406, r25
    22b2:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    22b6:	80 91 f7 03 	lds	r24, 0x03F7
    22ba:	90 91 f8 03 	lds	r25, 0x03F8
    22be:	90 93 04 04 	sts	0x0404, r25
    22c2:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    22c6:	80 91 3e 05 	lds	r24, 0x053E
    22ca:	88 23       	and	r24, r24
    22cc:	31 f0       	breq	.+12     	; 0x22da <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    22ce:	85 e0       	ldi	r24, 0x05	; 5
    22d0:	94 e0       	ldi	r25, 0x04	; 4
    22d2:	63 e0       	ldi	r22, 0x03	; 3
    22d4:	74 e0       	ldi	r23, 0x04	; 4
    22d6:	0e 94 d5 03 	call	0x7aa	; 0x7aa <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    22da:	e0 91 05 04 	lds	r30, 0x0405
    22de:	f0 91 06 04 	lds	r31, 0x0406
    22e2:	f0 93 ea 03 	sts	0x03EA, r31
    22e6:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    22ea:	80 91 03 04 	lds	r24, 0x0403
    22ee:	90 91 04 04 	lds	r25, 0x0404
    22f2:	90 93 e8 03 	sts	0x03E8, r25
    22f6:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    22fa:	80 91 07 02 	lds	r24, 0x0207
    22fe:	88 23       	and	r24, r24
    2300:	09 f4       	brne	.+2      	; 0x2304 <handleMotorsWithSpeedController+0x5e>
    2302:	6e c0       	rjmp	.+220    	; 0x23e0 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    2304:	80 91 eb 03 	lds	r24, 0x03EB
    2308:	90 91 ec 03 	lds	r25, 0x03EC
    230c:	96 95       	lsr	r25
    230e:	87 95       	ror	r24
    2310:	96 95       	lsr	r25
    2312:	87 95       	ror	r24
    2314:	90 93 f0 03 	sts	0x03F0, r25
    2318:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    231c:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2320:	10 92 ec 03 	sts	0x03EC, r1
    2324:	10 92 eb 03 	sts	0x03EB, r1
    2328:	bc 01       	movw	r22, r24
    232a:	83 e0       	ldi	r24, 0x03	; 3
    232c:	75 95       	asr	r23
    232e:	67 95       	ror	r22
    2330:	8a 95       	dec	r24
    2332:	e1 f7       	brne	.-8      	; 0x232c <handleMotorsWithSpeedController+0x86>
    2334:	20 91 db 03 	lds	r18, 0x03DB
    2338:	30 91 dc 03 	lds	r19, 0x03DC
    233c:	40 91 dd 03 	lds	r20, 0x03DD
    2340:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    2344:	f7 fd       	sbrc	r31, 7
    2346:	0a c0       	rjmp	.+20     	; 0x235c <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    2348:	cb 01       	movw	r24, r22
    234a:	aa 27       	eor	r26, r26
    234c:	97 fd       	sbrc	r25, 7
    234e:	a0 95       	com	r26
    2350:	ba 2f       	mov	r27, r26
    2352:	28 0f       	add	r18, r24
    2354:	39 1f       	adc	r19, r25
    2356:	4a 1f       	adc	r20, r26
    2358:	5b 1f       	adc	r21, r27
    235a:	09 c0       	rjmp	.+18     	; 0x236e <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    235c:	cb 01       	movw	r24, r22
    235e:	aa 27       	eor	r26, r26
    2360:	97 fd       	sbrc	r25, 7
    2362:	a0 95       	com	r26
    2364:	ba 2f       	mov	r27, r26
    2366:	28 1b       	sub	r18, r24
    2368:	39 0b       	sbc	r19, r25
    236a:	4a 0b       	sbc	r20, r26
    236c:	5b 0b       	sbc	r21, r27
    236e:	20 93 db 03 	sts	0x03DB, r18
    2372:	30 93 dc 03 	sts	0x03DC, r19
    2376:	40 93 dd 03 	sts	0x03DD, r20
    237a:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    237e:	80 91 16 02 	lds	r24, 0x0216
    2382:	81 30       	cpi	r24, 0x01	; 1
    2384:	29 f4       	brne	.+10     	; 0x2390 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    2386:	85 e0       	ldi	r24, 0x05	; 5
    2388:	94 e0       	ldi	r25, 0x04	; 4
    238a:	0e 94 30 1a 	call	0x3460	; 0x3460 <start_horizontal_speed_control_left>
    238e:	04 c0       	rjmp	.+8      	; 0x2398 <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    2390:	85 e0       	ldi	r24, 0x05	; 5
    2392:	94 e0       	ldi	r25, 0x04	; 4
    2394:	0e 94 28 17 	call	0x2e50	; 0x2e50 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    2398:	20 91 05 04 	lds	r18, 0x0405
    239c:	30 91 06 04 	lds	r19, 0x0406
    23a0:	30 93 f6 03 	sts	0x03F6, r19
    23a4:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    23a8:	12 16       	cp	r1, r18
    23aa:	13 06       	cpc	r1, r19
    23ac:	2c f4       	brge	.+10     	; 0x23b8 <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    23ae:	30 93 a9 00 	sts	0x00A9, r19
    23b2:	20 93 a8 00 	sts	0x00A8, r18
    23b6:	14 c0       	rjmp	.+40     	; 0x23e0 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    23b8:	21 15       	cp	r18, r1
    23ba:	31 05       	cpc	r19, r1
    23bc:	49 f0       	breq	.+18     	; 0x23d0 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    23be:	88 27       	eor	r24, r24
    23c0:	99 27       	eor	r25, r25
    23c2:	82 1b       	sub	r24, r18
    23c4:	93 0b       	sbc	r25, r19
    23c6:	90 93 ab 00 	sts	0x00AB, r25
    23ca:	80 93 aa 00 	sts	0x00AA, r24
    23ce:	08 c0       	rjmp	.+16     	; 0x23e0 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    23d0:	10 92 a9 00 	sts	0x00A9, r1
    23d4:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    23d8:	10 92 ab 00 	sts	0x00AB, r1
    23dc:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    23e0:	80 91 08 02 	lds	r24, 0x0208
    23e4:	88 23       	and	r24, r24
    23e6:	09 f4       	brne	.+2      	; 0x23ea <handleMotorsWithSpeedController+0x144>
    23e8:	72 c0       	rjmp	.+228    	; 0x24ce <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    23ea:	80 91 ed 03 	lds	r24, 0x03ED
    23ee:	90 91 ee 03 	lds	r25, 0x03EE
    23f2:	96 95       	lsr	r25
    23f4:	87 95       	ror	r24
    23f6:	96 95       	lsr	r25
    23f8:	87 95       	ror	r24
    23fa:	90 93 f2 03 	sts	0x03F2, r25
    23fe:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2402:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2406:	10 92 ee 03 	sts	0x03EE, r1
    240a:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    240e:	20 91 e7 03 	lds	r18, 0x03E7
    2412:	30 91 e8 03 	lds	r19, 0x03E8
    2416:	fc 01       	movw	r30, r24
    2418:	a3 e0       	ldi	r26, 0x03	; 3
    241a:	f5 95       	asr	r31
    241c:	e7 95       	ror	r30
    241e:	aa 95       	dec	r26
    2420:	e1 f7       	brne	.-8      	; 0x241a <handleMotorsWithSpeedController+0x174>
    2422:	40 91 d7 03 	lds	r20, 0x03D7
    2426:	50 91 d8 03 	lds	r21, 0x03D8
    242a:	60 91 d9 03 	lds	r22, 0x03D9
    242e:	70 91 da 03 	lds	r23, 0x03DA
    2432:	37 fd       	sbrc	r19, 7
    2434:	0a c0       	rjmp	.+20     	; 0x244a <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    2436:	cf 01       	movw	r24, r30
    2438:	aa 27       	eor	r26, r26
    243a:	97 fd       	sbrc	r25, 7
    243c:	a0 95       	com	r26
    243e:	ba 2f       	mov	r27, r26
    2440:	48 0f       	add	r20, r24
    2442:	59 1f       	adc	r21, r25
    2444:	6a 1f       	adc	r22, r26
    2446:	7b 1f       	adc	r23, r27
    2448:	09 c0       	rjmp	.+18     	; 0x245c <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    244a:	cf 01       	movw	r24, r30
    244c:	aa 27       	eor	r26, r26
    244e:	97 fd       	sbrc	r25, 7
    2450:	a0 95       	com	r26
    2452:	ba 2f       	mov	r27, r26
    2454:	48 1b       	sub	r20, r24
    2456:	59 0b       	sbc	r21, r25
    2458:	6a 0b       	sbc	r22, r26
    245a:	7b 0b       	sbc	r23, r27
    245c:	40 93 d7 03 	sts	0x03D7, r20
    2460:	50 93 d8 03 	sts	0x03D8, r21
    2464:	60 93 d9 03 	sts	0x03D9, r22
    2468:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    246c:	80 91 16 02 	lds	r24, 0x0216
    2470:	81 30       	cpi	r24, 0x01	; 1
    2472:	29 f4       	brne	.+10     	; 0x247e <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    2474:	83 e0       	ldi	r24, 0x03	; 3
    2476:	94 e0       	ldi	r25, 0x04	; 4
    2478:	0e 94 5e 19 	call	0x32bc	; 0x32bc <start_horizontal_speed_control_right>
    247c:	04 c0       	rjmp	.+8      	; 0x2486 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    247e:	83 e0       	ldi	r24, 0x03	; 3
    2480:	94 e0       	ldi	r25, 0x04	; 4
    2482:	0e 94 43 18 	call	0x3086	; 0x3086 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    2486:	20 91 03 04 	lds	r18, 0x0403
    248a:	30 91 04 04 	lds	r19, 0x0404
    248e:	30 93 f4 03 	sts	0x03F4, r19
    2492:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    2496:	12 16       	cp	r1, r18
    2498:	13 06       	cpc	r1, r19
    249a:	2c f4       	brge	.+10     	; 0x24a6 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    249c:	30 93 99 00 	sts	0x0099, r19
    24a0:	20 93 98 00 	sts	0x0098, r18
    24a4:	08 95       	ret
		} else if(pwm_right < 0) {
    24a6:	21 15       	cp	r18, r1
    24a8:	31 05       	cpc	r19, r1
    24aa:	49 f0       	breq	.+18     	; 0x24be <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    24ac:	88 27       	eor	r24, r24
    24ae:	99 27       	eor	r25, r25
    24b0:	82 1b       	sub	r24, r18
    24b2:	93 0b       	sbc	r25, r19
    24b4:	90 93 9b 00 	sts	0x009B, r25
    24b8:	80 93 9a 00 	sts	0x009A, r24
    24bc:	08 95       	ret
		} else {
			OCR3A = 0;
    24be:	10 92 99 00 	sts	0x0099, r1
    24c2:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    24c6:	10 92 9b 00 	sts	0x009B, r1
    24ca:	10 92 9a 00 	sts	0x009A, r1
    24ce:	08 95       	ret

000024d0 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    24d0:	85 b7       	in	r24, 0x35	; 53
    24d2:	80 61       	ori	r24, 0x10	; 16
    24d4:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    24d6:	9f ef       	ldi	r25, 0xFF	; 255
    24d8:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    24da:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    24dc:	87 ef       	ldi	r24, 0xF7	; 247
    24de:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    24e0:	80 ee       	ldi	r24, 0xE0	; 224
    24e2:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    24e4:	80 ef       	ldi	r24, 0xF0	; 240
    24e6:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    24e8:	80 eb       	ldi	r24, 0xB0	; 176
    24ea:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    24ec:	8c ef       	ldi	r24, 0xFC	; 252
    24ee:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    24f0:	83 e0       	ldi	r24, 0x03	; 3
    24f2:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    24f4:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24f6:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    24f8:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    24fa:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    24fc:	90 91 3d 05 	lds	r25, 0x053D
    2500:	99 23       	and	r25, r25
    2502:	11 f0       	breq	.+4      	; 0x2508 <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2504:	91 30       	cpi	r25, 0x01	; 1
    2506:	11 f4       	brne	.+4      	; 0x250c <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    2508:	14 ba       	out	0x14, r1	; 20
    250a:	04 c0       	rjmp	.+8      	; 0x2514 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    250c:	92 30       	cpi	r25, 0x02	; 2
    250e:	11 f4       	brne	.+4      	; 0x2514 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2510:	88 e0       	ldi	r24, 0x08	; 8
    2512:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    2514:	8f ef       	ldi	r24, 0xFF	; 255
    2516:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    251a:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    251e:	8f e0       	ldi	r24, 0x0F	; 15
    2520:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    2524:	99 23       	and	r25, r25
    2526:	29 f4       	brne	.+10     	; 0x2532 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    2528:	80 91 05 01 	lds	r24, 0x0105
    252c:	10 92 05 01 	sts	0x0105, r1
    2530:	06 c0       	rjmp	.+12     	; 0x253e <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2532:	91 30       	cpi	r25, 0x01	; 1
    2534:	11 f0       	breq	.+4      	; 0x253a <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    2536:	92 30       	cpi	r25, 0x02	; 2
    2538:	11 f4       	brne	.+4      	; 0x253e <initPortsIO+0x6e>
		PORTJ = 0x0F;
    253a:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    253e:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    2542:	8f ef       	ldi	r24, 0xFF	; 255
    2544:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    2548:	99 23       	and	r25, r25
    254a:	11 f0       	breq	.+4      	; 0x2550 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    254c:	91 30       	cpi	r25, 0x01	; 1
    254e:	19 f4       	brne	.+6      	; 0x2556 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2550:	10 92 0b 01 	sts	0x010B, r1
    2554:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2556:	92 30       	cpi	r25, 0x02	; 2
    2558:	19 f4       	brne	.+6      	; 0x2560 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    255a:	87 ef       	ldi	r24, 0xF7	; 247
    255c:	80 93 0b 01 	sts	0x010B, r24
    2560:	08 95       	ret

00002562 <computeAngle>:

	}

}

void computeAngle() {
    2562:	ef 92       	push	r14
    2564:	ff 92       	push	r15
    2566:	0f 93       	push	r16
    2568:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    256a:	80 91 1f 05 	lds	r24, 0x051F
    256e:	90 91 20 05 	lds	r25, 0x0520
    2572:	97 ff       	sbrs	r25, 7
    2574:	03 c0       	rjmp	.+6      	; 0x257c <computeAngle+0x1a>
    2576:	90 95       	com	r25
    2578:	81 95       	neg	r24
    257a:	9f 4f       	sbci	r25, 0xFF	; 255
    257c:	40 97       	sbiw	r24, 0x10	; 16
    257e:	20 f4       	brcc	.+8      	; 0x2588 <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2580:	81 e0       	ldi	r24, 0x01	; 1
    2582:	80 93 15 02 	sts	0x0215, r24
    2586:	02 c0       	rjmp	.+4      	; 0x258c <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    2588:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    258c:	80 91 14 02 	lds	r24, 0x0214
    2590:	90 91 15 02 	lds	r25, 0x0215
    2594:	89 17       	cp	r24, r25
    2596:	61 f4       	brne	.+24     	; 0x25b0 <computeAngle+0x4e>
		timesInSamePos++;
    2598:	80 91 2f 05 	lds	r24, 0x052F
    259c:	8f 5f       	subi	r24, 0xFF	; 255
    259e:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    25a2:	85 30       	cpi	r24, 0x05	; 5
    25a4:	38 f0       	brcs	.+14     	; 0x25b4 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    25a6:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    25aa:	90 93 16 02 	sts	0x0216, r25
    25ae:	02 c0       	rjmp	.+4      	; 0x25b4 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    25b0:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    25b4:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    25b8:	60 91 1b 05 	lds	r22, 0x051B
    25bc:	70 91 1c 05 	lds	r23, 0x051C
    25c0:	88 27       	eor	r24, r24
    25c2:	77 fd       	sbrc	r23, 7
    25c4:	80 95       	com	r24
    25c6:	98 2f       	mov	r25, r24
    25c8:	0e 94 6c 1f 	call	0x3ed8	; 0x3ed8 <__floatsisf>
    25cc:	7b 01       	movw	r14, r22
    25ce:	8c 01       	movw	r16, r24
    25d0:	60 91 1d 05 	lds	r22, 0x051D
    25d4:	70 91 1e 05 	lds	r23, 0x051E
    25d8:	88 27       	eor	r24, r24
    25da:	77 fd       	sbrc	r23, 7
    25dc:	80 95       	com	r24
    25de:	98 2f       	mov	r25, r24
    25e0:	0e 94 6c 1f 	call	0x3ed8	; 0x3ed8 <__floatsisf>
    25e4:	9b 01       	movw	r18, r22
    25e6:	ac 01       	movw	r20, r24
    25e8:	c8 01       	movw	r24, r16
    25ea:	b7 01       	movw	r22, r14
    25ec:	0e 94 b1 22 	call	0x4562	; 0x4562 <atan2>
    25f0:	21 ee       	ldi	r18, 0xE1	; 225
    25f2:	3e e2       	ldi	r19, 0x2E	; 46
    25f4:	45 e6       	ldi	r20, 0x65	; 101
    25f6:	52 e4       	ldi	r21, 0x42	; 66
    25f8:	0e 94 72 1e 	call	0x3ce4	; 0x3ce4 <__mulsf3>
    25fc:	0e 94 ca 1f 	call	0x3f94	; 0x3f94 <__fixsfsi>
    2600:	cb 01       	movw	r24, r22
    2602:	70 93 2e 05 	sts	0x052E, r23
    2606:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    260a:	77 ff       	sbrs	r23, 7
    260c:	06 c0       	rjmp	.+12     	; 0x261a <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    260e:	88 59       	subi	r24, 0x98	; 152
    2610:	9e 4f       	sbci	r25, 0xFE	; 254
    2612:	90 93 2e 05 	sts	0x052E, r25
    2616:	80 93 2d 05 	sts	0x052D, r24
	}

}
    261a:	1f 91       	pop	r17
    261c:	0f 91       	pop	r16
    261e:	ff 90       	pop	r15
    2620:	ef 90       	pop	r14
    2622:	08 95       	ret

00002624 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    2624:	80 91 1a 05 	lds	r24, 0x051A
    2628:	88 23       	and	r24, r24
    262a:	09 f0       	breq	.+2      	; 0x262e <readAccelXYZ_2+0xa>
    262c:	70 c0       	rjmp	.+224    	; 0x270e <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    262e:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2632:	80 93 32 05 	sts	0x0532, r24
    2636:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    263a:	80 93 33 05 	sts	0x0533, r24
    263e:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2642:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2646:	0e 94 e7 1b 	call	0x37ce	; 0x37ce <i2c_readNak>
    264a:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    264e:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2652:	80 91 73 05 	lds	r24, 0x0573
    2656:	40 91 33 05 	lds	r20, 0x0533
    265a:	70 91 32 05 	lds	r23, 0x0532
    265e:	50 91 35 05 	lds	r21, 0x0535
    2662:	60 91 34 05 	lds	r22, 0x0534
    2666:	88 23       	and	r24, r24
    2668:	19 f1       	breq	.+70     	; 0x26b0 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    266a:	80 91 31 05 	lds	r24, 0x0531
    266e:	99 27       	eor	r25, r25
    2670:	87 fd       	sbrc	r24, 7
    2672:	90 95       	com	r25
    2674:	98 2f       	mov	r25, r24
    2676:	88 27       	eor	r24, r24
    2678:	20 91 30 05 	lds	r18, 0x0530
    267c:	33 27       	eor	r19, r19
    267e:	27 fd       	sbrc	r18, 7
    2680:	30 95       	com	r19
    2682:	82 2b       	or	r24, r18
    2684:	93 2b       	or	r25, r19
    2686:	90 93 1c 05 	sts	0x051C, r25
    268a:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    268e:	84 2f       	mov	r24, r20
    2690:	99 27       	eor	r25, r25
    2692:	87 fd       	sbrc	r24, 7
    2694:	90 95       	com	r25
    2696:	98 2f       	mov	r25, r24
    2698:	88 27       	eor	r24, r24
    269a:	27 2f       	mov	r18, r23
    269c:	33 27       	eor	r19, r19
    269e:	27 fd       	sbrc	r18, 7
    26a0:	30 95       	com	r19
    26a2:	82 2b       	or	r24, r18
    26a4:	93 2b       	or	r25, r19
    26a6:	90 93 1e 05 	sts	0x051E, r25
    26aa:	80 93 1d 05 	sts	0x051D, r24
    26ae:	6d c0       	rjmp	.+218    	; 0x278a <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    26b0:	20 91 31 05 	lds	r18, 0x0531
    26b4:	33 27       	eor	r19, r19
    26b6:	27 fd       	sbrc	r18, 7
    26b8:	30 95       	com	r19
    26ba:	32 2f       	mov	r19, r18
    26bc:	22 27       	eor	r18, r18
    26be:	80 91 30 05 	lds	r24, 0x0530
    26c2:	99 27       	eor	r25, r25
    26c4:	87 fd       	sbrc	r24, 7
    26c6:	90 95       	com	r25
    26c8:	28 2b       	or	r18, r24
    26ca:	39 2b       	or	r19, r25
    26cc:	80 91 21 05 	lds	r24, 0x0521
    26d0:	90 91 22 05 	lds	r25, 0x0522
    26d4:	28 1b       	sub	r18, r24
    26d6:	39 0b       	sbc	r19, r25
    26d8:	30 93 1c 05 	sts	0x051C, r19
    26dc:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    26e0:	84 2f       	mov	r24, r20
    26e2:	99 27       	eor	r25, r25
    26e4:	87 fd       	sbrc	r24, 7
    26e6:	90 95       	com	r25
    26e8:	98 2f       	mov	r25, r24
    26ea:	88 27       	eor	r24, r24
    26ec:	27 2f       	mov	r18, r23
    26ee:	33 27       	eor	r19, r19
    26f0:	27 fd       	sbrc	r18, 7
    26f2:	30 95       	com	r19
    26f4:	82 2b       	or	r24, r18
    26f6:	93 2b       	or	r25, r19
    26f8:	20 91 23 05 	lds	r18, 0x0523
    26fc:	30 91 24 05 	lds	r19, 0x0524
    2700:	82 1b       	sub	r24, r18
    2702:	93 0b       	sbc	r25, r19
    2704:	90 93 1e 05 	sts	0x051E, r25
    2708:	80 93 1d 05 	sts	0x051D, r24
    270c:	7a c0       	rjmp	.+244    	; 0x2802 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    270e:	81 30       	cpi	r24, 0x01	; 1
    2710:	09 f0       	breq	.+2      	; 0x2714 <readAccelXYZ_2+0xf0>
    2712:	8e c0       	rjmp	.+284    	; 0x2830 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2714:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2718:	80 93 33 05 	sts	0x0533, r24
    271c:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2720:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2724:	0e 94 e7 1b 	call	0x37ce	; 0x37ce <i2c_readNak>
    2728:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    272c:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2730:	80 91 73 05 	lds	r24, 0x0573
    2734:	40 91 33 05 	lds	r20, 0x0533
    2738:	50 91 35 05 	lds	r21, 0x0535
    273c:	60 91 34 05 	lds	r22, 0x0534
    2740:	88 23       	and	r24, r24
    2742:	81 f1       	breq	.+96     	; 0x27a4 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2744:	80 91 31 05 	lds	r24, 0x0531
    2748:	99 27       	eor	r25, r25
    274a:	87 fd       	sbrc	r24, 7
    274c:	90 95       	com	r25
    274e:	98 2f       	mov	r25, r24
    2750:	88 27       	eor	r24, r24
    2752:	20 91 30 05 	lds	r18, 0x0530
    2756:	33 27       	eor	r19, r19
    2758:	27 fd       	sbrc	r18, 7
    275a:	30 95       	com	r19
    275c:	82 2b       	or	r24, r18
    275e:	93 2b       	or	r25, r19
    2760:	90 93 1c 05 	sts	0x051C, r25
    2764:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2768:	24 2f       	mov	r18, r20
    276a:	33 27       	eor	r19, r19
    276c:	27 fd       	sbrc	r18, 7
    276e:	30 95       	com	r19
    2770:	32 2f       	mov	r19, r18
    2772:	22 27       	eor	r18, r18
    2774:	80 91 32 05 	lds	r24, 0x0532
    2778:	99 27       	eor	r25, r25
    277a:	87 fd       	sbrc	r24, 7
    277c:	90 95       	com	r25
    277e:	28 2b       	or	r18, r24
    2780:	39 2b       	or	r19, r25
    2782:	30 93 1e 05 	sts	0x051E, r19
    2786:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    278a:	85 2f       	mov	r24, r21
    278c:	99 27       	eor	r25, r25
    278e:	87 fd       	sbrc	r24, 7
    2790:	90 95       	com	r25
    2792:	98 2f       	mov	r25, r24
    2794:	88 27       	eor	r24, r24
    2796:	26 2f       	mov	r18, r22
    2798:	33 27       	eor	r19, r19
    279a:	27 fd       	sbrc	r18, 7
    279c:	30 95       	com	r19
    279e:	82 2b       	or	r24, r18
    27a0:	93 2b       	or	r25, r19
    27a2:	41 c0       	rjmp	.+130    	; 0x2826 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    27a4:	20 91 31 05 	lds	r18, 0x0531
    27a8:	33 27       	eor	r19, r19
    27aa:	27 fd       	sbrc	r18, 7
    27ac:	30 95       	com	r19
    27ae:	32 2f       	mov	r19, r18
    27b0:	22 27       	eor	r18, r18
    27b2:	80 91 30 05 	lds	r24, 0x0530
    27b6:	99 27       	eor	r25, r25
    27b8:	87 fd       	sbrc	r24, 7
    27ba:	90 95       	com	r25
    27bc:	28 2b       	or	r18, r24
    27be:	39 2b       	or	r19, r25
    27c0:	80 91 21 05 	lds	r24, 0x0521
    27c4:	90 91 22 05 	lds	r25, 0x0522
    27c8:	28 1b       	sub	r18, r24
    27ca:	39 0b       	sbc	r19, r25
    27cc:	30 93 1c 05 	sts	0x051C, r19
    27d0:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    27d4:	24 2f       	mov	r18, r20
    27d6:	33 27       	eor	r19, r19
    27d8:	27 fd       	sbrc	r18, 7
    27da:	30 95       	com	r19
    27dc:	32 2f       	mov	r19, r18
    27de:	22 27       	eor	r18, r18
    27e0:	80 91 32 05 	lds	r24, 0x0532
    27e4:	99 27       	eor	r25, r25
    27e6:	87 fd       	sbrc	r24, 7
    27e8:	90 95       	com	r25
    27ea:	28 2b       	or	r18, r24
    27ec:	39 2b       	or	r19, r25
    27ee:	80 91 23 05 	lds	r24, 0x0523
    27f2:	90 91 24 05 	lds	r25, 0x0524
    27f6:	28 1b       	sub	r18, r24
    27f8:	39 0b       	sbc	r19, r25
    27fa:	30 93 1e 05 	sts	0x051E, r19
    27fe:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2802:	85 2f       	mov	r24, r21
    2804:	99 27       	eor	r25, r25
    2806:	87 fd       	sbrc	r24, 7
    2808:	90 95       	com	r25
    280a:	98 2f       	mov	r25, r24
    280c:	88 27       	eor	r24, r24
    280e:	26 2f       	mov	r18, r22
    2810:	33 27       	eor	r19, r19
    2812:	27 fd       	sbrc	r18, 7
    2814:	30 95       	com	r19
    2816:	82 2b       	or	r24, r18
    2818:	93 2b       	or	r25, r19
    281a:	20 91 25 05 	lds	r18, 0x0525
    281e:	30 91 26 05 	lds	r19, 0x0526
    2822:	82 1b       	sub	r24, r18
    2824:	93 0b       	sbc	r25, r19
    2826:	90 93 20 05 	sts	0x0520, r25
    282a:	80 93 1f 05 	sts	0x051F, r24
    282e:	08 95       	ret
		}

	} else {

		accX = 0;
    2830:	10 92 1c 05 	sts	0x051C, r1
    2834:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2838:	10 92 1e 05 	sts	0x051E, r1
    283c:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2840:	10 92 20 05 	sts	0x0520, r1
    2844:	10 92 1f 05 	sts	0x051F, r1
    2848:	08 95       	ret

0000284a <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    284a:	80 91 13 02 	lds	r24, 0x0213
    284e:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2852:	88 23       	and	r24, r24
    2854:	e1 f4       	brne	.+56     	; 0x288e <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2856:	8d e2       	ldi	r24, 0x2D	; 45
    2858:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_write(0x08);	// measurement mode
    285c:	88 e0       	ldi	r24, 0x08	; 8
    285e:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2862:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2866:	80 91 13 02 	lds	r24, 0x0213
    286a:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    286e:	88 23       	and	r24, r24
    2870:	71 f4       	brne	.+28     	; 0x288e <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2872:	81 e3       	ldi	r24, 0x31	; 49
    2874:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    2878:	80 e0       	ldi	r24, 0x00	; 0
    287a:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    287e:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2882:	80 91 13 02 	lds	r24, 0x0213
    2886:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    288a:	88 23       	and	r24, r24
    288c:	21 f0       	breq	.+8      	; 0x2896 <initADXL345+0x4c>
        i2c_stop();
    288e:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>
    2892:	81 e0       	ldi	r24, 0x01	; 1
    2894:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    2896:	8c e2       	ldi	r24, 0x2C	; 44
    2898:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    289c:	89 e0       	ldi	r24, 0x09	; 9
    289e:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28a2:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>
    28a6:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    28a8:	08 95       	ret

000028aa <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28aa:	80 91 13 02 	lds	r24, 0x0213
    28ae:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28b2:	88 23       	and	r24, r24
    28b4:	21 f0       	breq	.+8      	; 0x28be <initMMA7455L+0x14>
        i2c_stop();
    28b6:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>
    28ba:	81 e0       	ldi	r24, 0x01	; 1
    28bc:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    28be:	86 e1       	ldi	r24, 0x16	; 22
    28c0:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    28c4:	85 e4       	ldi	r24, 0x45	; 69
    28c6:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28ca:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>
    28ce:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    28d0:	08 95       	ret

000028d2 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    28d2:	80 91 1a 05 	lds	r24, 0x051A
    28d6:	88 23       	and	r24, r24
    28d8:	a9 f4       	brne	.+42     	; 0x2904 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    28da:	80 91 13 02 	lds	r24, 0x0213
    28de:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    28e2:	80 e0       	ldi	r24, 0x00	; 0
    28e4:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28e8:	80 91 13 02 	lds	r24, 0x0213
    28ec:	8f 5f       	subi	r24, 0xFF	; 255
    28ee:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28f2:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    28f6:	80 93 30 05 	sts	0x0530, r24
    28fa:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    28fe:	80 93 31 05 	sts	0x0531, r24
    2902:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    2904:	81 30       	cpi	r24, 0x01	; 1
    2906:	c9 f4       	brne	.+50     	; 0x293a <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2908:	80 91 13 02 	lds	r24, 0x0213
    290c:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2910:	82 e3       	ldi	r24, 0x32	; 50
    2912:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2916:	80 91 13 02 	lds	r24, 0x0213
    291a:	8f 5f       	subi	r24, 0xFF	; 255
    291c:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2920:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2924:	80 93 30 05 	sts	0x0530, r24
    2928:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    292c:	80 93 31 05 	sts	0x0531, r24
    2930:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2934:	80 93 32 05 	sts	0x0532, r24
    2938:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    293a:	10 92 1c 05 	sts	0x051C, r1
    293e:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2942:	10 92 1e 05 	sts	0x051E, r1
    2946:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    294a:	10 92 20 05 	sts	0x0520, r1
    294e:	10 92 1f 05 	sts	0x051F, r1
    2952:	08 95       	ret

00002954 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2954:	ef 92       	push	r14
    2956:	ff 92       	push	r15
    2958:	0f 93       	push	r16
    295a:	1f 93       	push	r17
    295c:	df 93       	push	r29
    295e:	cf 93       	push	r28
    2960:	00 d0       	rcall	.+0      	; 0x2962 <readAccelXYZ+0xe>
    2962:	00 d0       	rcall	.+0      	; 0x2964 <readAccelXYZ+0x10>
    2964:	cd b7       	in	r28, 0x3d	; 61
    2966:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    2968:	80 91 1a 05 	lds	r24, 0x051A
    296c:	88 23       	and	r24, r24
    296e:	71 f5       	brne	.+92     	; 0x29cc <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2970:	80 91 13 02 	lds	r24, 0x0213
    2974:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2978:	80 e0       	ldi	r24, 0x00	; 0
    297a:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    297e:	80 91 13 02 	lds	r24, 0x0213
    2982:	8f 5f       	subi	r24, 0xFF	; 255
    2984:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_rep_start>
    2988:	8e 01       	movw	r16, r28
    298a:	0f 5f       	subi	r16, 0xFF	; 255
    298c:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    298e:	96 e0       	ldi	r25, 0x06	; 6
    2990:	e9 2e       	mov	r14, r25
    2992:	f1 2c       	mov	r15, r1
    2994:	ec 0e       	add	r14, r28
    2996:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2998:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    299c:	f8 01       	movw	r30, r16
    299e:	81 93       	st	Z+, r24
    29a0:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29a2:	ee 15       	cp	r30, r14
    29a4:	ff 05       	cpc	r31, r15
    29a6:	c1 f7       	brne	.-16     	; 0x2998 <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29a8:	0e 94 e7 1b 	call	0x37ce	; 0x37ce <i2c_readNak>
    29ac:	18 2f       	mov	r17, r24
    29ae:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29b0:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29b4:	80 91 73 05 	lds	r24, 0x0573
    29b8:	9a 81       	ldd	r25, Y+2	; 0x02
    29ba:	29 81       	ldd	r18, Y+1	; 0x01
    29bc:	4c 81       	ldd	r20, Y+4	; 0x04
    29be:	5b 81       	ldd	r21, Y+3	; 0x03
    29c0:	61 2f       	mov	r22, r17
    29c2:	77 27       	eor	r23, r23
    29c4:	67 fd       	sbrc	r22, 7
    29c6:	70 95       	com	r23
    29c8:	ed 81       	ldd	r30, Y+5	; 0x05
    29ca:	30 c0       	rjmp	.+96     	; 0x2a2c <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    29cc:	81 30       	cpi	r24, 0x01	; 1
    29ce:	09 f0       	breq	.+2      	; 0x29d2 <readAccelXYZ+0x7e>
    29d0:	95 c0       	rjmp	.+298    	; 0x2afc <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    29d2:	80 91 13 02 	lds	r24, 0x0213
    29d6:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    29da:	82 e3       	ldi	r24, 0x32	; 50
    29dc:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29e0:	80 91 13 02 	lds	r24, 0x0213
    29e4:	8f 5f       	subi	r24, 0xFF	; 255
    29e6:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_rep_start>
    29ea:	8e 01       	movw	r16, r28
    29ec:	0f 5f       	subi	r16, 0xFF	; 255
    29ee:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29f0:	86 e0       	ldi	r24, 0x06	; 6
    29f2:	e8 2e       	mov	r14, r24
    29f4:	f1 2c       	mov	r15, r1
    29f6:	ec 0e       	add	r14, r28
    29f8:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29fa:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    29fe:	f8 01       	movw	r30, r16
    2a00:	81 93       	st	Z+, r24
    2a02:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a04:	ee 15       	cp	r30, r14
    2a06:	ff 05       	cpc	r31, r15
    2a08:	c1 f7       	brne	.-16     	; 0x29fa <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a0a:	0e 94 e7 1b 	call	0x37ce	; 0x37ce <i2c_readNak>
    2a0e:	18 2f       	mov	r17, r24
    2a10:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a12:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a16:	80 91 73 05 	lds	r24, 0x0573
    2a1a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a1c:	29 81       	ldd	r18, Y+1	; 0x01
    2a1e:	4c 81       	ldd	r20, Y+4	; 0x04
    2a20:	5b 81       	ldd	r21, Y+3	; 0x03
    2a22:	ed 81       	ldd	r30, Y+5	; 0x05
    2a24:	61 2f       	mov	r22, r17
    2a26:	77 27       	eor	r23, r23
    2a28:	67 fd       	sbrc	r22, 7
    2a2a:	70 95       	com	r23
    2a2c:	88 23       	and	r24, r24
    2a2e:	41 f1       	breq	.+80     	; 0x2a80 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a30:	89 2f       	mov	r24, r25
    2a32:	99 27       	eor	r25, r25
    2a34:	87 fd       	sbrc	r24, 7
    2a36:	90 95       	com	r25
    2a38:	98 2f       	mov	r25, r24
    2a3a:	88 27       	eor	r24, r24
    2a3c:	33 27       	eor	r19, r19
    2a3e:	27 fd       	sbrc	r18, 7
    2a40:	30 95       	com	r19
    2a42:	82 2b       	or	r24, r18
    2a44:	93 2b       	or	r25, r19
    2a46:	90 93 1c 05 	sts	0x051C, r25
    2a4a:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a4e:	84 2f       	mov	r24, r20
    2a50:	99 27       	eor	r25, r25
    2a52:	87 fd       	sbrc	r24, 7
    2a54:	90 95       	com	r25
    2a56:	98 2f       	mov	r25, r24
    2a58:	88 27       	eor	r24, r24
    2a5a:	25 2f       	mov	r18, r21
    2a5c:	33 27       	eor	r19, r19
    2a5e:	27 fd       	sbrc	r18, 7
    2a60:	30 95       	com	r19
    2a62:	82 2b       	or	r24, r18
    2a64:	93 2b       	or	r25, r19
    2a66:	90 93 1e 05 	sts	0x051E, r25
    2a6a:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a6e:	96 2f       	mov	r25, r22
    2a70:	88 27       	eor	r24, r24
    2a72:	2e 2f       	mov	r18, r30
    2a74:	33 27       	eor	r19, r19
    2a76:	27 fd       	sbrc	r18, 7
    2a78:	30 95       	com	r19
    2a7a:	82 2b       	or	r24, r18
    2a7c:	93 2b       	or	r25, r19
    2a7e:	39 c0       	rjmp	.+114    	; 0x2af2 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2a80:	89 2f       	mov	r24, r25
    2a82:	99 27       	eor	r25, r25
    2a84:	87 fd       	sbrc	r24, 7
    2a86:	90 95       	com	r25
    2a88:	98 2f       	mov	r25, r24
    2a8a:	88 27       	eor	r24, r24
    2a8c:	33 27       	eor	r19, r19
    2a8e:	27 fd       	sbrc	r18, 7
    2a90:	30 95       	com	r19
    2a92:	82 2b       	or	r24, r18
    2a94:	93 2b       	or	r25, r19
    2a96:	20 91 21 05 	lds	r18, 0x0521
    2a9a:	30 91 22 05 	lds	r19, 0x0522
    2a9e:	82 1b       	sub	r24, r18
    2aa0:	93 0b       	sbc	r25, r19
    2aa2:	90 93 1c 05 	sts	0x051C, r25
    2aa6:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2aaa:	84 2f       	mov	r24, r20
    2aac:	99 27       	eor	r25, r25
    2aae:	87 fd       	sbrc	r24, 7
    2ab0:	90 95       	com	r25
    2ab2:	98 2f       	mov	r25, r24
    2ab4:	88 27       	eor	r24, r24
    2ab6:	25 2f       	mov	r18, r21
    2ab8:	33 27       	eor	r19, r19
    2aba:	27 fd       	sbrc	r18, 7
    2abc:	30 95       	com	r19
    2abe:	82 2b       	or	r24, r18
    2ac0:	93 2b       	or	r25, r19
    2ac2:	20 91 23 05 	lds	r18, 0x0523
    2ac6:	30 91 24 05 	lds	r19, 0x0524
    2aca:	82 1b       	sub	r24, r18
    2acc:	93 0b       	sbc	r25, r19
    2ace:	90 93 1e 05 	sts	0x051E, r25
    2ad2:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2ad6:	96 2f       	mov	r25, r22
    2ad8:	88 27       	eor	r24, r24
    2ada:	2e 2f       	mov	r18, r30
    2adc:	33 27       	eor	r19, r19
    2ade:	27 fd       	sbrc	r18, 7
    2ae0:	30 95       	com	r19
    2ae2:	82 2b       	or	r24, r18
    2ae4:	93 2b       	or	r25, r19
    2ae6:	20 91 25 05 	lds	r18, 0x0525
    2aea:	30 91 26 05 	lds	r19, 0x0526
    2aee:	82 1b       	sub	r24, r18
    2af0:	93 0b       	sbc	r25, r19
    2af2:	90 93 20 05 	sts	0x0520, r25
    2af6:	80 93 1f 05 	sts	0x051F, r24
    2afa:	0c c0       	rjmp	.+24     	; 0x2b14 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2afc:	10 92 1c 05 	sts	0x051C, r1
    2b00:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2b04:	10 92 1e 05 	sts	0x051E, r1
    2b08:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2b0c:	10 92 20 05 	sts	0x0520, r1
    2b10:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2b14:	26 96       	adiw	r28, 0x06	; 6
    2b16:	0f b6       	in	r0, 0x3f	; 63
    2b18:	f8 94       	cli
    2b1a:	de bf       	out	0x3e, r29	; 62
    2b1c:	0f be       	out	0x3f, r0	; 63
    2b1e:	cd bf       	out	0x3d, r28	; 61
    2b20:	cf 91       	pop	r28
    2b22:	df 91       	pop	r29
    2b24:	1f 91       	pop	r17
    2b26:	0f 91       	pop	r16
    2b28:	ff 90       	pop	r15
    2b2a:	ef 90       	pop	r14
    2b2c:	08 95       	ret

00002b2e <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b2e:	ef 92       	push	r14
    2b30:	ff 92       	push	r15
    2b32:	0f 93       	push	r16
    2b34:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b36:	80 91 1a 05 	lds	r24, 0x051A
    2b3a:	88 23       	and	r24, r24
    2b3c:	31 f4       	brne	.+12     	; 0x2b4a <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b3e:	80 91 13 02 	lds	r24, 0x0213
    2b42:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b46:	80 e0       	ldi	r24, 0x00	; 0
    2b48:	08 c0       	rjmp	.+16     	; 0x2b5a <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b4a:	81 30       	cpi	r24, 0x01	; 1
    2b4c:	09 f0       	breq	.+2      	; 0x2b50 <readAccelXY+0x22>
    2b4e:	58 c0       	rjmp	.+176    	; 0x2c00 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b50:	80 91 13 02 	lds	r24, 0x0213
    2b54:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b58:	82 e3       	ldi	r24, 0x32	; 50
    2b5a:	0e 94 cb 1b 	call	0x3796	; 0x3796 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b5e:	80 91 13 02 	lds	r24, 0x0213
    2b62:	8f 5f       	subi	r24, 0xFF	; 255
    2b64:	0e 94 c0 1b 	call	0x3780	; 0x3780 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b68:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2b6c:	e8 2e       	mov	r14, r24
    2b6e:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2b72:	08 2f       	mov	r16, r24
    2b74:	0e 94 dd 1b 	call	0x37ba	; 0x37ba <i2c_readAck>
    2b78:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b7a:	0e 94 e7 1b 	call	0x37ce	; 0x37ce <i2c_readNak>
    2b7e:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2b80:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b84:	80 91 73 05 	lds	r24, 0x0573
    2b88:	20 2f       	mov	r18, r16
    2b8a:	33 27       	eor	r19, r19
    2b8c:	27 fd       	sbrc	r18, 7
    2b8e:	30 95       	com	r19
    2b90:	4e 2d       	mov	r20, r14
    2b92:	55 27       	eor	r21, r21
    2b94:	47 fd       	sbrc	r20, 7
    2b96:	50 95       	com	r21
    2b98:	61 2f       	mov	r22, r17
    2b9a:	77 27       	eor	r23, r23
    2b9c:	67 fd       	sbrc	r22, 7
    2b9e:	70 95       	com	r23
    2ba0:	ef 2d       	mov	r30, r15
    2ba2:	ff 27       	eor	r31, r31
    2ba4:	e7 fd       	sbrc	r30, 7
    2ba6:	f0 95       	com	r31
    2ba8:	88 23       	and	r24, r24
    2baa:	69 f0       	breq	.+26     	; 0x2bc6 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2bac:	92 2f       	mov	r25, r18
    2bae:	88 27       	eor	r24, r24
    2bb0:	84 2b       	or	r24, r20
    2bb2:	95 2b       	or	r25, r21
    2bb4:	90 93 1c 05 	sts	0x051C, r25
    2bb8:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2bbc:	96 2f       	mov	r25, r22
    2bbe:	88 27       	eor	r24, r24
    2bc0:	8e 2b       	or	r24, r30
    2bc2:	9f 2b       	or	r25, r31
    2bc4:	18 c0       	rjmp	.+48     	; 0x2bf6 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2bc6:	92 2f       	mov	r25, r18
    2bc8:	88 27       	eor	r24, r24
    2bca:	84 2b       	or	r24, r20
    2bcc:	95 2b       	or	r25, r21
    2bce:	20 91 21 05 	lds	r18, 0x0521
    2bd2:	30 91 22 05 	lds	r19, 0x0522
    2bd6:	82 1b       	sub	r24, r18
    2bd8:	93 0b       	sbc	r25, r19
    2bda:	90 93 1c 05 	sts	0x051C, r25
    2bde:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2be2:	96 2f       	mov	r25, r22
    2be4:	88 27       	eor	r24, r24
    2be6:	8e 2b       	or	r24, r30
    2be8:	9f 2b       	or	r25, r31
    2bea:	20 91 23 05 	lds	r18, 0x0523
    2bee:	30 91 24 05 	lds	r19, 0x0524
    2bf2:	82 1b       	sub	r24, r18
    2bf4:	93 0b       	sbc	r25, r19
    2bf6:	90 93 1e 05 	sts	0x051E, r25
    2bfa:	80 93 1d 05 	sts	0x051D, r24
    2bfe:	08 c0       	rjmp	.+16     	; 0x2c10 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2c00:	10 92 1c 05 	sts	0x051C, r1
    2c04:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2c08:	10 92 1e 05 	sts	0x051E, r1
    2c0c:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2c10:	1f 91       	pop	r17
    2c12:	0f 91       	pop	r16
    2c14:	ff 90       	pop	r15
    2c16:	ef 90       	pop	r14
    2c18:	08 95       	ret

00002c1a <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c1a:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_init>

	ret = initMMA7455L();
    2c1e:	0e 94 55 14 	call	0x28aa	; 0x28aa <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c22:	88 23       	and	r24, r24
    2c24:	89 f0       	breq	.+34     	; 0x2c48 <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c26:	86 ea       	ldi	r24, 0xA6	; 166
    2c28:	90 e0       	ldi	r25, 0x00	; 0
    2c2a:	90 93 14 02 	sts	0x0214, r25
    2c2e:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c32:	0e 94 25 14 	call	0x284a	; 0x284a <initADXL345>
		if(ret) {	// accelerometer not available
    2c36:	88 23       	and	r24, r24
    2c38:	21 f0       	breq	.+8      	; 0x2c42 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2c3a:	82 e0       	ldi	r24, 0x02	; 2
    2c3c:	80 93 1a 05 	sts	0x051A, r24
    2c40:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2c42:	81 e0       	ldi	r24, 0x01	; 1
    2c44:	80 93 1a 05 	sts	0x051A, r24
    2c48:	08 95       	ret

00002c4a <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c4a:	0f 93       	push	r16
    2c4c:	1f 93       	push	r17
    2c4e:	cf 93       	push	r28
    2c50:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c52:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c56:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c5a:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c5e:	80 e0       	ldi	r24, 0x00	; 0
    2c60:	0e 94 c7 08 	call	0x118e	; 0x118e <updateRedLed>
	updateGreenLed(pwm_green);
    2c64:	80 91 0d 02 	lds	r24, 0x020D
    2c68:	0e 94 dd 08 	call	0x11ba	; 0x11ba <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c6c:	80 91 0e 02 	lds	r24, 0x020E
    2c70:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <updateBlueLed>

	calibrationCycle = 0;
    2c74:	10 92 3c 05 	sts	0x053C, r1
    2c78:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2c7c:	81 e0       	ldi	r24, 0x01	; 1
    2c7e:	80 93 73 05 	sts	0x0573, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2c82:	01 e0       	ldi	r16, 0x01	; 1
    2c84:	10 e0       	ldi	r17, 0x00	; 0
    2c86:	c8 c0       	rjmp	.+400    	; 0x2e18 <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2c88:	0e 94 aa 14 	call	0x2954	; 0x2954 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2c8c:	60 91 3b 05 	lds	r22, 0x053B
    2c90:	70 91 3c 05 	lds	r23, 0x053C
    2c94:	61 31       	cpi	r22, 0x11	; 17
    2c96:	71 05       	cpc	r23, r1
    2c98:	0c f0       	brlt	.+2      	; 0x2c9c <calibrateSensors+0x52>
    2c9a:	74 c0       	rjmp	.+232    	; 0x2d84 <calibrateSensors+0x13a>

			if(proxUpdated) {
    2c9c:	80 91 c6 03 	lds	r24, 0x03C6
    2ca0:	88 23       	and	r24, r24
    2ca2:	09 f4       	brne	.+2      	; 0x2ca6 <calibrateSensors+0x5c>
    2ca4:	b9 c0       	rjmp	.+370    	; 0x2e18 <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2ca6:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2caa:	61 15       	cp	r22, r1
    2cac:	71 05       	cpc	r23, r1
    2cae:	f9 f4       	brne	.+62     	; 0x2cee <calibrateSensors+0xa4>
    2cb0:	ef e8       	ldi	r30, 0x8F	; 143
    2cb2:	f3 e0       	ldi	r31, 0x03	; 3
    2cb4:	a7 e7       	ldi	r26, 0x77	; 119
    2cb6:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2cb8:	11 92       	st	Z+, r1
    2cba:	11 92       	st	Z+, r1
    2cbc:	11 92       	st	Z+, r1
    2cbe:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2cc0:	1d 92       	st	X+, r1
    2cc2:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2cc4:	83 e0       	ldi	r24, 0x03	; 3
    2cc6:	ef 3b       	cpi	r30, 0xBF	; 191
    2cc8:	f8 07       	cpc	r31, r24
    2cca:	b1 f7       	brne	.-20     	; 0x2cb8 <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2ccc:	10 92 28 05 	sts	0x0528, r1
    2cd0:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2cd4:	10 92 2a 05 	sts	0x052A, r1
    2cd8:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2cdc:	10 92 2c 05 	sts	0x052C, r1
    2ce0:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2ce4:	10 93 3c 05 	sts	0x053C, r17
    2ce8:	00 93 3b 05 	sts	0x053B, r16
    2cec:	95 c0       	rjmp	.+298    	; 0x2e18 <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2cee:	ef e8       	ldi	r30, 0x8F	; 143
    2cf0:	f3 e0       	ldi	r31, 0x03	; 3
    2cf2:	cf e5       	ldi	r28, 0x5F	; 95
    2cf4:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2cf6:	29 91       	ld	r18, Y+
    2cf8:	39 91       	ld	r19, Y+
    2cfa:	44 27       	eor	r20, r20
    2cfc:	37 fd       	sbrc	r19, 7
    2cfe:	40 95       	com	r20
    2d00:	54 2f       	mov	r21, r20
    2d02:	80 81       	ld	r24, Z
    2d04:	91 81       	ldd	r25, Z+1	; 0x01
    2d06:	a2 81       	ldd	r26, Z+2	; 0x02
    2d08:	b3 81       	ldd	r27, Z+3	; 0x03
    2d0a:	82 0f       	add	r24, r18
    2d0c:	93 1f       	adc	r25, r19
    2d0e:	a4 1f       	adc	r26, r20
    2d10:	b5 1f       	adc	r27, r21
    2d12:	81 93       	st	Z+, r24
    2d14:	91 93       	st	Z+, r25
    2d16:	a1 93       	st	Z+, r26
    2d18:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d1a:	83 e0       	ldi	r24, 0x03	; 3
    2d1c:	ef 3b       	cpi	r30, 0xBF	; 191
    2d1e:	f8 07       	cpc	r31, r24
    2d20:	51 f7       	brne	.-44     	; 0x2cf6 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d22:	80 91 27 05 	lds	r24, 0x0527
    2d26:	90 91 28 05 	lds	r25, 0x0528
    2d2a:	20 91 1b 05 	lds	r18, 0x051B
    2d2e:	30 91 1c 05 	lds	r19, 0x051C
    2d32:	82 0f       	add	r24, r18
    2d34:	93 1f       	adc	r25, r19
    2d36:	90 93 28 05 	sts	0x0528, r25
    2d3a:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2d3e:	80 91 29 05 	lds	r24, 0x0529
    2d42:	90 91 2a 05 	lds	r25, 0x052A
    2d46:	20 91 1d 05 	lds	r18, 0x051D
    2d4a:	30 91 1e 05 	lds	r19, 0x051E
    2d4e:	82 0f       	add	r24, r18
    2d50:	93 1f       	adc	r25, r19
    2d52:	90 93 2a 05 	sts	0x052A, r25
    2d56:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2d5a:	80 91 2b 05 	lds	r24, 0x052B
    2d5e:	90 91 2c 05 	lds	r25, 0x052C
    2d62:	20 91 1f 05 	lds	r18, 0x051F
    2d66:	30 91 20 05 	lds	r19, 0x0520
    2d6a:	82 0f       	add	r24, r18
    2d6c:	93 1f       	adc	r25, r19
    2d6e:	90 93 2c 05 	sts	0x052C, r25
    2d72:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2d76:	6f 5f       	subi	r22, 0xFF	; 255
    2d78:	7f 4f       	sbci	r23, 0xFF	; 255
    2d7a:	70 93 3c 05 	sts	0x053C, r23
    2d7e:	60 93 3b 05 	sts	0x053B, r22
    2d82:	4a c0       	rjmp	.+148    	; 0x2e18 <calibrateSensors+0x1ce>
    2d84:	ef e8       	ldi	r30, 0x8F	; 143
    2d86:	f3 e0       	ldi	r31, 0x03	; 3
    2d88:	c7 e7       	ldi	r28, 0x77	; 119
    2d8a:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2d8c:	81 91       	ld	r24, Z+
    2d8e:	91 91       	ld	r25, Z+
    2d90:	a1 91       	ld	r26, Z+
    2d92:	b1 91       	ld	r27, Z+
    2d94:	54 e0       	ldi	r21, 0x04	; 4
    2d96:	b6 95       	lsr	r27
    2d98:	a7 95       	ror	r26
    2d9a:	97 95       	ror	r25
    2d9c:	87 95       	ror	r24
    2d9e:	5a 95       	dec	r21
    2da0:	d1 f7       	brne	.-12     	; 0x2d96 <calibrateSensors+0x14c>
    2da2:	89 93       	st	Y+, r24
    2da4:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2da6:	83 e0       	ldi	r24, 0x03	; 3
    2da8:	ef 3b       	cpi	r30, 0xBF	; 191
    2daa:	f8 07       	cpc	r31, r24
    2dac:	79 f7       	brne	.-34     	; 0x2d8c <calibrateSensors+0x142>
    2dae:	e7 e8       	ldi	r30, 0x87	; 135
    2db0:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2db2:	80 81       	ld	r24, Z
    2db4:	91 81       	ldd	r25, Z+1	; 0x01
    2db6:	80 50       	subi	r24, 0x00	; 0
    2db8:	92 40       	sbci	r25, 0x02	; 2
    2dba:	81 93       	st	Z+, r24
    2dbc:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2dbe:	83 e0       	ldi	r24, 0x03	; 3
    2dc0:	ef 38       	cpi	r30, 0x8F	; 143
    2dc2:	f8 07       	cpc	r31, r24
    2dc4:	b1 f7       	brne	.-20     	; 0x2db2 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2dc6:	80 91 27 05 	lds	r24, 0x0527
    2dca:	90 91 28 05 	lds	r25, 0x0528
    2dce:	44 e0       	ldi	r20, 0x04	; 4
    2dd0:	95 95       	asr	r25
    2dd2:	87 95       	ror	r24
    2dd4:	4a 95       	dec	r20
    2dd6:	e1 f7       	brne	.-8      	; 0x2dd0 <calibrateSensors+0x186>
    2dd8:	90 93 22 05 	sts	0x0522, r25
    2ddc:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2de0:	80 91 29 05 	lds	r24, 0x0529
    2de4:	90 91 2a 05 	lds	r25, 0x052A
    2de8:	34 e0       	ldi	r19, 0x04	; 4
    2dea:	95 95       	asr	r25
    2dec:	87 95       	ror	r24
    2dee:	3a 95       	dec	r19
    2df0:	e1 f7       	brne	.-8      	; 0x2dea <calibrateSensors+0x1a0>
    2df2:	90 93 24 05 	sts	0x0524, r25
    2df6:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2dfa:	80 91 2b 05 	lds	r24, 0x052B
    2dfe:	90 91 2c 05 	lds	r25, 0x052C
    2e02:	24 e0       	ldi	r18, 0x04	; 4
    2e04:	95 95       	asr	r25
    2e06:	87 95       	ror	r24
    2e08:	2a 95       	dec	r18
    2e0a:	e1 f7       	brne	.-8      	; 0x2e04 <calibrateSensors+0x1ba>
    2e0c:	90 93 26 05 	sts	0x0526, r25
    2e10:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2e14:	10 92 73 05 	sts	0x0573, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e18:	80 91 73 05 	lds	r24, 0x0573
    2e1c:	88 23       	and	r24, r24
    2e1e:	09 f0       	breq	.+2      	; 0x2e22 <calibrateSensors+0x1d8>
    2e20:	33 cf       	rjmp	.-410    	; 0x2c88 <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e22:	8f ef       	ldi	r24, 0xFF	; 255
    2e24:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e28:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e2c:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e30:	0e 94 c7 08 	call	0x118e	; 0x118e <updateRedLed>
	updateGreenLed(pwm_green);
    2e34:	80 91 0d 02 	lds	r24, 0x020D
    2e38:	0e 94 dd 08 	call	0x11ba	; 0x11ba <updateGreenLed>
	updateBlueLed(pwm_blue);
    2e3c:	80 91 0e 02 	lds	r24, 0x020E
    2e40:	0e 94 f3 08 	call	0x11e6	; 0x11e6 <updateBlueLed>

}
    2e44:	df 91       	pop	r29
    2e46:	cf 91       	pop	r28
    2e48:	1f 91       	pop	r17
    2e4a:	0f 91       	pop	r16
    2e4c:	08 95       	ret

00002e4e <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e4e:	08 95       	ret

00002e50 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e50:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e52:	8d 91       	ld	r24, X+
    2e54:	9c 91       	ld	r25, X
    2e56:	11 97       	sbiw	r26, 0x01	; 1
    2e58:	00 97       	sbiw	r24, 0x00	; 0
    2e5a:	69 f4       	brne	.+26     	; 0x2e76 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e5c:	10 92 00 04 	sts	0x0400, r1
    2e60:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2e64:	10 92 49 05 	sts	0x0549, r1
    2e68:	10 92 48 05 	sts	0x0548, r1
		delta_left_speed_prev = 0;
    2e6c:	10 92 63 05 	sts	0x0563, r1
    2e70:	10 92 62 05 	sts	0x0562, r1
    2e74:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e76:	40 91 2d 05 	lds	r20, 0x052D
    2e7a:	50 91 2e 05 	lds	r21, 0x052E
    2e7e:	21 e0       	ldi	r18, 0x01	; 1
    2e80:	4e 30       	cpi	r20, 0x0E	; 14
    2e82:	52 07       	cpc	r21, r18
    2e84:	4c f0       	brlt	.+18     	; 0x2e98 <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2e86:	18 16       	cp	r1, r24
    2e88:	19 06       	cpc	r1, r25
    2e8a:	1c f4       	brge	.+6      	; 0x2e92 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2e8c:	28 e6       	ldi	r18, 0x68	; 104
    2e8e:	31 e0       	ldi	r19, 0x01	; 1
    2e90:	18 c0       	rjmp	.+48     	; 0x2ec2 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2e92:	88 e6       	ldi	r24, 0x68	; 104
    2e94:	91 e0       	ldi	r25, 0x01	; 1
    2e96:	0b c0       	rjmp	.+22     	; 0x2eae <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2e98:	44 3b       	cpi	r20, 0xB4	; 180
    2e9a:	51 05       	cpc	r21, r1
    2e9c:	1c f4       	brge	.+6      	; 0x2ea4 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2e9e:	4a 35       	cpi	r20, 0x5A	; 90
    2ea0:	51 05       	cpc	r21, r1
    2ea2:	b4 f0       	brlt	.+44     	; 0x2ed0 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2ea4:	18 16       	cp	r1, r24
    2ea6:	19 06       	cpc	r1, r25
    2ea8:	54 f4       	brge	.+20     	; 0x2ebe <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2eaa:	84 eb       	ldi	r24, 0xB4	; 180
    2eac:	90 e0       	ldi	r25, 0x00	; 0
    2eae:	84 1b       	sub	r24, r20
    2eb0:	95 0b       	sbc	r25, r21
    2eb2:	95 95       	asr	r25
    2eb4:	87 95       	ror	r24
    2eb6:	95 95       	asr	r25
    2eb8:	87 95       	ror	r24
    2eba:	49 96       	adiw	r24, 0x19	; 25
    2ebc:	1c c0       	rjmp	.+56     	; 0x2ef6 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2ebe:	24 eb       	ldi	r18, 0xB4	; 180
    2ec0:	30 e0       	ldi	r19, 0x00	; 0
    2ec2:	24 1b       	sub	r18, r20
    2ec4:	35 0b       	sbc	r19, r21
    2ec6:	35 95       	asr	r19
    2ec8:	27 95       	ror	r18
    2eca:	35 95       	asr	r19
    2ecc:	27 95       	ror	r18
    2ece:	0f c0       	rjmp	.+30     	; 0x2eee <start_vertical_speed_control_left+0x9e>
    2ed0:	9a 01       	movw	r18, r20
    2ed2:	35 95       	asr	r19
    2ed4:	27 95       	ror	r18
    2ed6:	35 95       	asr	r19
    2ed8:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2eda:	18 16       	cp	r1, r24
    2edc:	19 06       	cpc	r1, r25
    2ede:	3c f4       	brge	.+14     	; 0x2eee <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2ee0:	27 5e       	subi	r18, 0xE7	; 231
    2ee2:	3f 4f       	sbci	r19, 0xFF	; 255
    2ee4:	30 93 04 02 	sts	0x0204, r19
    2ee8:	20 93 03 02 	sts	0x0203, r18
    2eec:	08 c0       	rjmp	.+16     	; 0x2efe <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2eee:	89 e1       	ldi	r24, 0x19	; 25
    2ef0:	90 e0       	ldi	r25, 0x00	; 0
    2ef2:	82 1b       	sub	r24, r18
    2ef4:	93 0b       	sbc	r25, r19
    2ef6:	90 93 04 02 	sts	0x0204, r25
    2efa:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2efe:	e0 91 48 05 	lds	r30, 0x0548
    2f02:	f0 91 49 05 	lds	r31, 0x0549
    2f06:	f0 93 63 05 	sts	0x0563, r31
    2f0a:	e0 93 62 05 	sts	0x0562, r30
	if(*pwm_left >= 0) {
    2f0e:	8d 91       	ld	r24, X+
    2f10:	9c 91       	ld	r25, X
    2f12:	11 97       	sbiw	r26, 0x01	; 1
    2f14:	20 91 ef 03 	lds	r18, 0x03EF
    2f18:	30 91 f0 03 	lds	r19, 0x03F0
    2f1c:	97 fd       	sbrc	r25, 7
    2f1e:	03 c0       	rjmp	.+6      	; 0x2f26 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f20:	82 1b       	sub	r24, r18
    2f22:	93 0b       	sbc	r25, r19
    2f24:	02 c0       	rjmp	.+4      	; 0x2f2a <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f26:	82 0f       	add	r24, r18
    2f28:	93 1f       	adc	r25, r19
    2f2a:	90 93 49 05 	sts	0x0549, r25
    2f2e:	80 93 48 05 	sts	0x0548, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f32:	60 91 48 05 	lds	r22, 0x0548
    2f36:	70 91 49 05 	lds	r23, 0x0549
    2f3a:	80 91 ff 03 	lds	r24, 0x03FF
    2f3e:	90 91 00 04 	lds	r25, 0x0400
    2f42:	86 0f       	add	r24, r22
    2f44:	97 1f       	adc	r25, r23
    2f46:	90 93 00 04 	sts	0x0400, r25
    2f4a:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f4e:	26 e0       	ldi	r18, 0x06	; 6
    2f50:	81 34       	cpi	r24, 0x41	; 65
    2f52:	92 07       	cpc	r25, r18
    2f54:	1c f0       	brlt	.+6      	; 0x2f5c <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f56:	80 e4       	ldi	r24, 0x40	; 64
    2f58:	96 e0       	ldi	r25, 0x06	; 6
    2f5a:	05 c0       	rjmp	.+10     	; 0x2f66 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f5c:	80 5c       	subi	r24, 0xC0	; 192
    2f5e:	99 4f       	sbci	r25, 0xF9	; 249
    2f60:	34 f4       	brge	.+12     	; 0x2f6e <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f62:	80 ec       	ldi	r24, 0xC0	; 192
    2f64:	99 ef       	ldi	r25, 0xF9	; 249
    2f66:	90 93 00 04 	sts	0x0400, r25
    2f6a:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f6e:	80 91 ff 03 	lds	r24, 0x03FF
    2f72:	90 91 00 04 	lds	r25, 0x0400
    2f76:	ac 01       	movw	r20, r24
    2f78:	44 0f       	add	r20, r20
    2f7a:	55 1f       	adc	r21, r21
    2f7c:	48 0f       	add	r20, r24
    2f7e:	59 1f       	adc	r21, r25
    2f80:	cb 01       	movw	r24, r22
    2f82:	88 0f       	add	r24, r24
    2f84:	99 1f       	adc	r25, r25
    2f86:	9b 01       	movw	r18, r22
    2f88:	22 0f       	add	r18, r18
    2f8a:	33 1f       	adc	r19, r19
    2f8c:	22 0f       	add	r18, r18
    2f8e:	33 1f       	adc	r19, r19
    2f90:	22 0f       	add	r18, r18
    2f92:	33 1f       	adc	r19, r19
    2f94:	82 0f       	add	r24, r18
    2f96:	93 1f       	adc	r25, r19
    2f98:	48 0f       	add	r20, r24
    2f9a:	59 1f       	adc	r21, r25
    2f9c:	e6 1b       	sub	r30, r22
    2f9e:	f7 0b       	sbc	r31, r23
    2fa0:	ee 0f       	add	r30, r30
    2fa2:	ff 1f       	adc	r31, r31
    2fa4:	4e 0f       	add	r20, r30
    2fa6:	5f 1f       	adc	r21, r31
    2fa8:	2d 91       	ld	r18, X+
    2faa:	3c 91       	ld	r19, X
    2fac:	11 97       	sbiw	r26, 0x01	; 1
    2fae:	80 91 03 02 	lds	r24, 0x0203
    2fb2:	90 91 04 02 	lds	r25, 0x0204
    2fb6:	bc 01       	movw	r22, r24
    2fb8:	26 9f       	mul	r18, r22
    2fba:	c0 01       	movw	r24, r0
    2fbc:	27 9f       	mul	r18, r23
    2fbe:	90 0d       	add	r25, r0
    2fc0:	36 9f       	mul	r19, r22
    2fc2:	90 0d       	add	r25, r0
    2fc4:	11 24       	eor	r1, r1
    2fc6:	48 0f       	add	r20, r24
    2fc8:	59 1f       	adc	r21, r25
    2fca:	50 93 fe 03 	sts	0x03FE, r21
    2fce:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2fd2:	57 ff       	sbrs	r21, 7
    2fd4:	0f c0       	rjmp	.+30     	; 0x2ff4 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2fd6:	11 96       	adiw	r26, 0x01	; 1
    2fd8:	8c 91       	ld	r24, X
    2fda:	11 97       	sbiw	r26, 0x01	; 1
    2fdc:	99 27       	eor	r25, r25
    2fde:	87 fd       	sbrc	r24, 7
    2fe0:	90 95       	com	r25
    2fe2:	99 0f       	add	r25, r25
    2fe4:	88 0b       	sbc	r24, r24
    2fe6:	98 2f       	mov	r25, r24
    2fe8:	84 23       	and	r24, r20
    2fea:	95 23       	and	r25, r21
    2fec:	90 93 fe 03 	sts	0x03FE, r25
    2ff0:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    2ff4:	80 91 fd 03 	lds	r24, 0x03FD
    2ff8:	90 91 fe 03 	lds	r25, 0x03FE
    2ffc:	18 16       	cp	r1, r24
    2ffe:	19 06       	cpc	r1, r25
    3000:	4c f4       	brge	.+18     	; 0x3014 <start_vertical_speed_control_left+0x1c4>
    3002:	8d 91       	ld	r24, X+
    3004:	9c 91       	ld	r25, X
    3006:	11 97       	sbiw	r26, 0x01	; 1
    3008:	97 ff       	sbrs	r25, 7
    300a:	04 c0       	rjmp	.+8      	; 0x3014 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    300c:	10 92 fe 03 	sts	0x03FE, r1
    3010:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3014:	80 91 fd 03 	lds	r24, 0x03FD
    3018:	90 91 fe 03 	lds	r25, 0x03FE
    301c:	81 5c       	subi	r24, 0xC1	; 193
    301e:	9d 45       	sbci	r25, 0x5D	; 93
    3020:	34 f0       	brlt	.+12     	; 0x302e <start_vertical_speed_control_left+0x1de>
    3022:	80 ec       	ldi	r24, 0xC0	; 192
    3024:	9d e5       	ldi	r25, 0x5D	; 93
    3026:	90 93 fe 03 	sts	0x03FE, r25
    302a:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    302e:	80 91 fd 03 	lds	r24, 0x03FD
    3032:	90 91 fe 03 	lds	r25, 0x03FE
    3036:	80 54       	subi	r24, 0x40	; 64
    3038:	92 4a       	sbci	r25, 0xA2	; 162
    303a:	34 f4       	brge	.+12     	; 0x3048 <start_vertical_speed_control_left+0x1f8>
    303c:	80 e4       	ldi	r24, 0x40	; 64
    303e:	92 ea       	ldi	r25, 0xA2	; 162
    3040:	90 93 fe 03 	sts	0x03FE, r25
    3044:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3048:	80 91 fd 03 	lds	r24, 0x03FD
    304c:	90 91 fe 03 	lds	r25, 0x03FE
    3050:	24 e0       	ldi	r18, 0x04	; 4
    3052:	95 95       	asr	r25
    3054:	87 95       	ror	r24
    3056:	2a 95       	dec	r18
    3058:	e1 f7       	brne	.-8      	; 0x3052 <start_vertical_speed_control_left+0x202>
    305a:	11 96       	adiw	r26, 0x01	; 1
    305c:	9c 93       	st	X, r25
    305e:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3060:	81 50       	subi	r24, 0x01	; 1
    3062:	92 40       	sbci	r25, 0x02	; 2
    3064:	2c f0       	brlt	.+10     	; 0x3070 <start_vertical_speed_control_left+0x220>
    3066:	80 e0       	ldi	r24, 0x00	; 0
    3068:	92 e0       	ldi	r25, 0x02	; 2
    306a:	11 96       	adiw	r26, 0x01	; 1
    306c:	9c 93       	st	X, r25
    306e:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3070:	8d 91       	ld	r24, X+
    3072:	9c 91       	ld	r25, X
    3074:	11 97       	sbiw	r26, 0x01	; 1
    3076:	80 50       	subi	r24, 0x00	; 0
    3078:	9e 4f       	sbci	r25, 0xFE	; 254
    307a:	24 f4       	brge	.+8      	; 0x3084 <start_vertical_speed_control_left+0x234>
    307c:	80 e0       	ldi	r24, 0x00	; 0
    307e:	9e ef       	ldi	r25, 0xFE	; 254
    3080:	8d 93       	st	X+, r24
    3082:	9c 93       	st	X, r25
    3084:	08 95       	ret

00003086 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    3086:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3088:	8d 91       	ld	r24, X+
    308a:	9c 91       	ld	r25, X
    308c:	11 97       	sbiw	r26, 0x01	; 1
    308e:	00 97       	sbiw	r24, 0x00	; 0
    3090:	69 f4       	brne	.+26     	; 0x30ac <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3092:	10 92 02 04 	sts	0x0402, r1
    3096:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    309a:	10 92 72 05 	sts	0x0572, r1
    309e:	10 92 71 05 	sts	0x0571, r1
		delta_right_speed_prev = 0;
    30a2:	10 92 4b 05 	sts	0x054B, r1
    30a6:	10 92 4a 05 	sts	0x054A, r1
    30aa:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    30ac:	40 91 2d 05 	lds	r20, 0x052D
    30b0:	50 91 2e 05 	lds	r21, 0x052E
    30b4:	21 e0       	ldi	r18, 0x01	; 1
    30b6:	4e 30       	cpi	r20, 0x0E	; 14
    30b8:	52 07       	cpc	r21, r18
    30ba:	4c f0       	brlt	.+18     	; 0x30ce <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    30bc:	18 16       	cp	r1, r24
    30be:	19 06       	cpc	r1, r25
    30c0:	1c f4       	brge	.+6      	; 0x30c8 <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    30c2:	28 e6       	ldi	r18, 0x68	; 104
    30c4:	31 e0       	ldi	r19, 0x01	; 1
    30c6:	18 c0       	rjmp	.+48     	; 0x30f8 <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    30c8:	88 e6       	ldi	r24, 0x68	; 104
    30ca:	91 e0       	ldi	r25, 0x01	; 1
    30cc:	0b c0       	rjmp	.+22     	; 0x30e4 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    30ce:	44 3b       	cpi	r20, 0xB4	; 180
    30d0:	51 05       	cpc	r21, r1
    30d2:	1c f4       	brge	.+6      	; 0x30da <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    30d4:	4a 35       	cpi	r20, 0x5A	; 90
    30d6:	51 05       	cpc	r21, r1
    30d8:	b4 f0       	brlt	.+44     	; 0x3106 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    30da:	18 16       	cp	r1, r24
    30dc:	19 06       	cpc	r1, r25
    30de:	54 f4       	brge	.+20     	; 0x30f4 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    30e0:	84 eb       	ldi	r24, 0xB4	; 180
    30e2:	90 e0       	ldi	r25, 0x00	; 0
    30e4:	84 1b       	sub	r24, r20
    30e6:	95 0b       	sbc	r25, r21
    30e8:	95 95       	asr	r25
    30ea:	87 95       	ror	r24
    30ec:	95 95       	asr	r25
    30ee:	87 95       	ror	r24
    30f0:	49 96       	adiw	r24, 0x19	; 25
    30f2:	1c c0       	rjmp	.+56     	; 0x312c <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    30f4:	24 eb       	ldi	r18, 0xB4	; 180
    30f6:	30 e0       	ldi	r19, 0x00	; 0
    30f8:	24 1b       	sub	r18, r20
    30fa:	35 0b       	sbc	r19, r21
    30fc:	35 95       	asr	r19
    30fe:	27 95       	ror	r18
    3100:	35 95       	asr	r19
    3102:	27 95       	ror	r18
    3104:	0f c0       	rjmp	.+30     	; 0x3124 <start_vertical_speed_control_right+0x9e>
    3106:	9a 01       	movw	r18, r20
    3108:	35 95       	asr	r19
    310a:	27 95       	ror	r18
    310c:	35 95       	asr	r19
    310e:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    3110:	18 16       	cp	r1, r24
    3112:	19 06       	cpc	r1, r25
    3114:	3c f4       	brge	.+14     	; 0x3124 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    3116:	27 5e       	subi	r18, 0xE7	; 231
    3118:	3f 4f       	sbci	r19, 0xFF	; 255
    311a:	30 93 06 02 	sts	0x0206, r19
    311e:	20 93 05 02 	sts	0x0205, r18
    3122:	08 c0       	rjmp	.+16     	; 0x3134 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    3124:	89 e1       	ldi	r24, 0x19	; 25
    3126:	90 e0       	ldi	r25, 0x00	; 0
    3128:	82 1b       	sub	r24, r18
    312a:	93 0b       	sbc	r25, r19
    312c:	90 93 06 02 	sts	0x0206, r25
    3130:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3134:	e0 91 71 05 	lds	r30, 0x0571
    3138:	f0 91 72 05 	lds	r31, 0x0572
    313c:	f0 93 4b 05 	sts	0x054B, r31
    3140:	e0 93 4a 05 	sts	0x054A, r30
	if(*pwm_right >= 0) {
    3144:	8d 91       	ld	r24, X+
    3146:	9c 91       	ld	r25, X
    3148:	11 97       	sbiw	r26, 0x01	; 1
    314a:	20 91 f1 03 	lds	r18, 0x03F1
    314e:	30 91 f2 03 	lds	r19, 0x03F2
    3152:	97 fd       	sbrc	r25, 7
    3154:	03 c0       	rjmp	.+6      	; 0x315c <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3156:	82 1b       	sub	r24, r18
    3158:	93 0b       	sbc	r25, r19
    315a:	02 c0       	rjmp	.+4      	; 0x3160 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    315c:	82 0f       	add	r24, r18
    315e:	93 1f       	adc	r25, r19
    3160:	90 93 72 05 	sts	0x0572, r25
    3164:	80 93 71 05 	sts	0x0571, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3168:	60 91 71 05 	lds	r22, 0x0571
    316c:	70 91 72 05 	lds	r23, 0x0572
    3170:	80 91 01 04 	lds	r24, 0x0401
    3174:	90 91 02 04 	lds	r25, 0x0402
    3178:	86 0f       	add	r24, r22
    317a:	97 1f       	adc	r25, r23
    317c:	90 93 02 04 	sts	0x0402, r25
    3180:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    3184:	26 e0       	ldi	r18, 0x06	; 6
    3186:	81 34       	cpi	r24, 0x41	; 65
    3188:	92 07       	cpc	r25, r18
    318a:	1c f0       	brlt	.+6      	; 0x3192 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    318c:	80 e4       	ldi	r24, 0x40	; 64
    318e:	96 e0       	ldi	r25, 0x06	; 6
    3190:	05 c0       	rjmp	.+10     	; 0x319c <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    3192:	80 5c       	subi	r24, 0xC0	; 192
    3194:	99 4f       	sbci	r25, 0xF9	; 249
    3196:	34 f4       	brge	.+12     	; 0x31a4 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    3198:	80 ec       	ldi	r24, 0xC0	; 192
    319a:	99 ef       	ldi	r25, 0xF9	; 249
    319c:	90 93 02 04 	sts	0x0402, r25
    31a0:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    31a4:	80 91 01 04 	lds	r24, 0x0401
    31a8:	90 91 02 04 	lds	r25, 0x0402
    31ac:	ac 01       	movw	r20, r24
    31ae:	44 0f       	add	r20, r20
    31b0:	55 1f       	adc	r21, r21
    31b2:	48 0f       	add	r20, r24
    31b4:	59 1f       	adc	r21, r25
    31b6:	cb 01       	movw	r24, r22
    31b8:	88 0f       	add	r24, r24
    31ba:	99 1f       	adc	r25, r25
    31bc:	9b 01       	movw	r18, r22
    31be:	22 0f       	add	r18, r18
    31c0:	33 1f       	adc	r19, r19
    31c2:	22 0f       	add	r18, r18
    31c4:	33 1f       	adc	r19, r19
    31c6:	22 0f       	add	r18, r18
    31c8:	33 1f       	adc	r19, r19
    31ca:	82 0f       	add	r24, r18
    31cc:	93 1f       	adc	r25, r19
    31ce:	48 0f       	add	r20, r24
    31d0:	59 1f       	adc	r21, r25
    31d2:	e6 1b       	sub	r30, r22
    31d4:	f7 0b       	sbc	r31, r23
    31d6:	ee 0f       	add	r30, r30
    31d8:	ff 1f       	adc	r31, r31
    31da:	4e 0f       	add	r20, r30
    31dc:	5f 1f       	adc	r21, r31
    31de:	2d 91       	ld	r18, X+
    31e0:	3c 91       	ld	r19, X
    31e2:	11 97       	sbiw	r26, 0x01	; 1
    31e4:	80 91 05 02 	lds	r24, 0x0205
    31e8:	90 91 06 02 	lds	r25, 0x0206
    31ec:	bc 01       	movw	r22, r24
    31ee:	26 9f       	mul	r18, r22
    31f0:	c0 01       	movw	r24, r0
    31f2:	27 9f       	mul	r18, r23
    31f4:	90 0d       	add	r25, r0
    31f6:	36 9f       	mul	r19, r22
    31f8:	90 0d       	add	r25, r0
    31fa:	11 24       	eor	r1, r1
    31fc:	48 0f       	add	r20, r24
    31fe:	59 1f       	adc	r21, r25
    3200:	50 93 fc 03 	sts	0x03FC, r21
    3204:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3208:	57 ff       	sbrs	r21, 7
    320a:	0f c0       	rjmp	.+30     	; 0x322a <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    320c:	11 96       	adiw	r26, 0x01	; 1
    320e:	8c 91       	ld	r24, X
    3210:	11 97       	sbiw	r26, 0x01	; 1
    3212:	99 27       	eor	r25, r25
    3214:	87 fd       	sbrc	r24, 7
    3216:	90 95       	com	r25
    3218:	99 0f       	add	r25, r25
    321a:	88 0b       	sbc	r24, r24
    321c:	98 2f       	mov	r25, r24
    321e:	84 23       	and	r24, r20
    3220:	95 23       	and	r25, r21
    3222:	90 93 fc 03 	sts	0x03FC, r25
    3226:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    322a:	80 91 fb 03 	lds	r24, 0x03FB
    322e:	90 91 fc 03 	lds	r25, 0x03FC
    3232:	18 16       	cp	r1, r24
    3234:	19 06       	cpc	r1, r25
    3236:	4c f4       	brge	.+18     	; 0x324a <start_vertical_speed_control_right+0x1c4>
    3238:	8d 91       	ld	r24, X+
    323a:	9c 91       	ld	r25, X
    323c:	11 97       	sbiw	r26, 0x01	; 1
    323e:	97 ff       	sbrs	r25, 7
    3240:	04 c0       	rjmp	.+8      	; 0x324a <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    3242:	10 92 fc 03 	sts	0x03FC, r1
    3246:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    324a:	80 91 fb 03 	lds	r24, 0x03FB
    324e:	90 91 fc 03 	lds	r25, 0x03FC
    3252:	81 5c       	subi	r24, 0xC1	; 193
    3254:	9d 45       	sbci	r25, 0x5D	; 93
    3256:	34 f0       	brlt	.+12     	; 0x3264 <start_vertical_speed_control_right+0x1de>
    3258:	80 ec       	ldi	r24, 0xC0	; 192
    325a:	9d e5       	ldi	r25, 0x5D	; 93
    325c:	90 93 fc 03 	sts	0x03FC, r25
    3260:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3264:	80 91 fb 03 	lds	r24, 0x03FB
    3268:	90 91 fc 03 	lds	r25, 0x03FC
    326c:	80 54       	subi	r24, 0x40	; 64
    326e:	92 4a       	sbci	r25, 0xA2	; 162
    3270:	34 f4       	brge	.+12     	; 0x327e <start_vertical_speed_control_right+0x1f8>
    3272:	80 e4       	ldi	r24, 0x40	; 64
    3274:	92 ea       	ldi	r25, 0xA2	; 162
    3276:	90 93 fc 03 	sts	0x03FC, r25
    327a:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    327e:	80 91 fb 03 	lds	r24, 0x03FB
    3282:	90 91 fc 03 	lds	r25, 0x03FC
    3286:	74 e0       	ldi	r23, 0x04	; 4
    3288:	95 95       	asr	r25
    328a:	87 95       	ror	r24
    328c:	7a 95       	dec	r23
    328e:	e1 f7       	brne	.-8      	; 0x3288 <start_vertical_speed_control_right+0x202>
    3290:	11 96       	adiw	r26, 0x01	; 1
    3292:	9c 93       	st	X, r25
    3294:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3296:	81 50       	subi	r24, 0x01	; 1
    3298:	92 40       	sbci	r25, 0x02	; 2
    329a:	2c f0       	brlt	.+10     	; 0x32a6 <start_vertical_speed_control_right+0x220>
    329c:	80 e0       	ldi	r24, 0x00	; 0
    329e:	92 e0       	ldi	r25, 0x02	; 2
    32a0:	11 96       	adiw	r26, 0x01	; 1
    32a2:	9c 93       	st	X, r25
    32a4:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    32a6:	8d 91       	ld	r24, X+
    32a8:	9c 91       	ld	r25, X
    32aa:	11 97       	sbiw	r26, 0x01	; 1
    32ac:	80 50       	subi	r24, 0x00	; 0
    32ae:	9e 4f       	sbci	r25, 0xFE	; 254
    32b0:	24 f4       	brge	.+8      	; 0x32ba <start_vertical_speed_control_right+0x234>
    32b2:	80 e0       	ldi	r24, 0x00	; 0
    32b4:	9e ef       	ldi	r25, 0xFE	; 254
    32b6:	8d 93       	st	X+, r24
    32b8:	9c 93       	st	X, r25
    32ba:	08 95       	ret

000032bc <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    32bc:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    32be:	80 81       	ld	r24, Z
    32c0:	91 81       	ldd	r25, Z+1	; 0x01
    32c2:	89 2b       	or	r24, r25
    32c4:	69 f4       	brne	.+26     	; 0x32e0 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    32c6:	10 92 02 04 	sts	0x0402, r1
    32ca:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    32ce:	10 92 72 05 	sts	0x0572, r1
    32d2:	10 92 71 05 	sts	0x0571, r1
		delta_right_speed_prev = 0;
    32d6:	10 92 4b 05 	sts	0x054B, r1
    32da:	10 92 4a 05 	sts	0x054A, r1
    32de:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    32e0:	60 91 71 05 	lds	r22, 0x0571
    32e4:	70 91 72 05 	lds	r23, 0x0572
    32e8:	70 93 4b 05 	sts	0x054B, r23
    32ec:	60 93 4a 05 	sts	0x054A, r22
	if(*pwm_right >= 0) {
    32f0:	80 81       	ld	r24, Z
    32f2:	91 81       	ldd	r25, Z+1	; 0x01
    32f4:	40 91 f1 03 	lds	r20, 0x03F1
    32f8:	50 91 f2 03 	lds	r21, 0x03F2
    32fc:	97 fd       	sbrc	r25, 7
    32fe:	03 c0       	rjmp	.+6      	; 0x3306 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3300:	84 1b       	sub	r24, r20
    3302:	95 0b       	sbc	r25, r21
    3304:	02 c0       	rjmp	.+4      	; 0x330a <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3306:	84 0f       	add	r24, r20
    3308:	95 1f       	adc	r25, r21
    330a:	90 93 72 05 	sts	0x0572, r25
    330e:	80 93 71 05 	sts	0x0571, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3312:	20 91 71 05 	lds	r18, 0x0571
    3316:	30 91 72 05 	lds	r19, 0x0572
    331a:	80 91 01 04 	lds	r24, 0x0401
    331e:	90 91 02 04 	lds	r25, 0x0402
    3322:	82 0f       	add	r24, r18
    3324:	93 1f       	adc	r25, r19
    3326:	90 93 02 04 	sts	0x0402, r25
    332a:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    332e:	46 e0       	ldi	r20, 0x06	; 6
    3330:	81 34       	cpi	r24, 0x41	; 65
    3332:	94 07       	cpc	r25, r20
    3334:	1c f0       	brlt	.+6      	; 0x333c <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    3336:	80 e4       	ldi	r24, 0x40	; 64
    3338:	96 e0       	ldi	r25, 0x06	; 6
    333a:	05 c0       	rjmp	.+10     	; 0x3346 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    333c:	80 5c       	subi	r24, 0xC0	; 192
    333e:	99 4f       	sbci	r25, 0xF9	; 249
    3340:	34 f4       	brge	.+12     	; 0x334e <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    3342:	80 ec       	ldi	r24, 0xC0	; 192
    3344:	99 ef       	ldi	r25, 0xF9	; 249
    3346:	90 93 02 04 	sts	0x0402, r25
    334a:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    334e:	40 91 01 04 	lds	r20, 0x0401
    3352:	50 91 02 04 	lds	r21, 0x0402
    3356:	44 0f       	add	r20, r20
    3358:	55 1f       	adc	r21, r21
    335a:	89 e1       	ldi	r24, 0x19	; 25
    335c:	90 e0       	ldi	r25, 0x00	; 0
    335e:	dc 01       	movw	r26, r24
    3360:	2a 9f       	mul	r18, r26
    3362:	c0 01       	movw	r24, r0
    3364:	2b 9f       	mul	r18, r27
    3366:	90 0d       	add	r25, r0
    3368:	3a 9f       	mul	r19, r26
    336a:	90 0d       	add	r25, r0
    336c:	11 24       	eor	r1, r1
    336e:	48 0f       	add	r20, r24
    3370:	59 1f       	adc	r21, r25
    3372:	cb 01       	movw	r24, r22
    3374:	82 1b       	sub	r24, r18
    3376:	93 0b       	sbc	r25, r19
    3378:	9c 01       	movw	r18, r24
    337a:	88 0f       	add	r24, r24
    337c:	99 1f       	adc	r25, r25
    337e:	82 0f       	add	r24, r18
    3380:	93 1f       	adc	r25, r19
    3382:	48 0f       	add	r20, r24
    3384:	59 1f       	adc	r21, r25
    3386:	80 81       	ld	r24, Z
    3388:	91 81       	ldd	r25, Z+1	; 0x01
    338a:	b3 e0       	ldi	r27, 0x03	; 3
    338c:	88 0f       	add	r24, r24
    338e:	99 1f       	adc	r25, r25
    3390:	ba 95       	dec	r27
    3392:	e1 f7       	brne	.-8      	; 0x338c <start_horizontal_speed_control_right+0xd0>
    3394:	48 0f       	add	r20, r24
    3396:	59 1f       	adc	r21, r25
    3398:	50 93 fc 03 	sts	0x03FC, r21
    339c:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    33a0:	57 ff       	sbrs	r21, 7
    33a2:	0d c0       	rjmp	.+26     	; 0x33be <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    33a4:	81 81       	ldd	r24, Z+1	; 0x01
    33a6:	99 27       	eor	r25, r25
    33a8:	87 fd       	sbrc	r24, 7
    33aa:	90 95       	com	r25
    33ac:	99 0f       	add	r25, r25
    33ae:	88 0b       	sbc	r24, r24
    33b0:	98 2f       	mov	r25, r24
    33b2:	84 23       	and	r24, r20
    33b4:	95 23       	and	r25, r21
    33b6:	90 93 fc 03 	sts	0x03FC, r25
    33ba:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    33be:	80 91 fb 03 	lds	r24, 0x03FB
    33c2:	90 91 fc 03 	lds	r25, 0x03FC
    33c6:	18 16       	cp	r1, r24
    33c8:	19 06       	cpc	r1, r25
    33ca:	44 f4       	brge	.+16     	; 0x33dc <start_horizontal_speed_control_right+0x120>
    33cc:	80 81       	ld	r24, Z
    33ce:	91 81       	ldd	r25, Z+1	; 0x01
    33d0:	97 ff       	sbrs	r25, 7
    33d2:	04 c0       	rjmp	.+8      	; 0x33dc <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    33d4:	10 92 fc 03 	sts	0x03FC, r1
    33d8:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    33dc:	80 91 fb 03 	lds	r24, 0x03FB
    33e0:	90 91 fc 03 	lds	r25, 0x03FC
    33e4:	81 5c       	subi	r24, 0xC1	; 193
    33e6:	9d 45       	sbci	r25, 0x5D	; 93
    33e8:	34 f0       	brlt	.+12     	; 0x33f6 <start_horizontal_speed_control_right+0x13a>
    33ea:	80 ec       	ldi	r24, 0xC0	; 192
    33ec:	9d e5       	ldi	r25, 0x5D	; 93
    33ee:	90 93 fc 03 	sts	0x03FC, r25
    33f2:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    33f6:	80 91 fb 03 	lds	r24, 0x03FB
    33fa:	90 91 fc 03 	lds	r25, 0x03FC
    33fe:	80 54       	subi	r24, 0x40	; 64
    3400:	92 4a       	sbci	r25, 0xA2	; 162
    3402:	34 f4       	brge	.+12     	; 0x3410 <start_horizontal_speed_control_right+0x154>
    3404:	80 e4       	ldi	r24, 0x40	; 64
    3406:	92 ea       	ldi	r25, 0xA2	; 162
    3408:	90 93 fc 03 	sts	0x03FC, r25
    340c:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3410:	80 91 fb 03 	lds	r24, 0x03FB
    3414:	90 91 fc 03 	lds	r25, 0x03FC
    3418:	74 e0       	ldi	r23, 0x04	; 4
    341a:	95 95       	asr	r25
    341c:	87 95       	ror	r24
    341e:	7a 95       	dec	r23
    3420:	e1 f7       	brne	.-8      	; 0x341a <start_horizontal_speed_control_right+0x15e>
    3422:	91 83       	std	Z+1, r25	; 0x01
    3424:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    3426:	18 16       	cp	r1, r24
    3428:	19 06       	cpc	r1, r25
    342a:	14 f4       	brge	.+4      	; 0x3430 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    342c:	4e 96       	adiw	r24, 0x1e	; 30
    342e:	03 c0       	rjmp	.+6      	; 0x3436 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    3430:	00 97       	sbiw	r24, 0x00	; 0
    3432:	19 f0       	breq	.+6      	; 0x343a <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    3434:	4e 97       	sbiw	r24, 0x1e	; 30
    3436:	91 83       	std	Z+1, r25	; 0x01
    3438:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    343a:	80 81       	ld	r24, Z
    343c:	91 81       	ldd	r25, Z+1	; 0x01
    343e:	81 50       	subi	r24, 0x01	; 1
    3440:	92 40       	sbci	r25, 0x02	; 2
    3442:	24 f0       	brlt	.+8      	; 0x344c <start_horizontal_speed_control_right+0x190>
    3444:	80 e0       	ldi	r24, 0x00	; 0
    3446:	92 e0       	ldi	r25, 0x02	; 2
    3448:	91 83       	std	Z+1, r25	; 0x01
    344a:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    344c:	80 81       	ld	r24, Z
    344e:	91 81       	ldd	r25, Z+1	; 0x01
    3450:	80 50       	subi	r24, 0x00	; 0
    3452:	9e 4f       	sbci	r25, 0xFE	; 254
    3454:	24 f4       	brge	.+8      	; 0x345e <start_horizontal_speed_control_right+0x1a2>
    3456:	80 e0       	ldi	r24, 0x00	; 0
    3458:	9e ef       	ldi	r25, 0xFE	; 254
    345a:	91 83       	std	Z+1, r25	; 0x01
    345c:	80 83       	st	Z, r24
    345e:	08 95       	ret

00003460 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3460:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3462:	80 81       	ld	r24, Z
    3464:	91 81       	ldd	r25, Z+1	; 0x01
    3466:	89 2b       	or	r24, r25
    3468:	69 f4       	brne	.+26     	; 0x3484 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    346a:	10 92 00 04 	sts	0x0400, r1
    346e:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    3472:	10 92 49 05 	sts	0x0549, r1
    3476:	10 92 48 05 	sts	0x0548, r1
		delta_left_speed_prev = 0;
    347a:	10 92 63 05 	sts	0x0563, r1
    347e:	10 92 62 05 	sts	0x0562, r1
    3482:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    3484:	60 91 48 05 	lds	r22, 0x0548
    3488:	70 91 49 05 	lds	r23, 0x0549
    348c:	70 93 63 05 	sts	0x0563, r23
    3490:	60 93 62 05 	sts	0x0562, r22
	if(*pwm_left >= 0) {
    3494:	80 81       	ld	r24, Z
    3496:	91 81       	ldd	r25, Z+1	; 0x01
    3498:	40 91 ef 03 	lds	r20, 0x03EF
    349c:	50 91 f0 03 	lds	r21, 0x03F0
    34a0:	97 fd       	sbrc	r25, 7
    34a2:	03 c0       	rjmp	.+6      	; 0x34aa <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    34a4:	84 1b       	sub	r24, r20
    34a6:	95 0b       	sbc	r25, r21
    34a8:	02 c0       	rjmp	.+4      	; 0x34ae <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    34aa:	84 0f       	add	r24, r20
    34ac:	95 1f       	adc	r25, r21
    34ae:	90 93 49 05 	sts	0x0549, r25
    34b2:	80 93 48 05 	sts	0x0548, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    34b6:	20 91 48 05 	lds	r18, 0x0548
    34ba:	30 91 49 05 	lds	r19, 0x0549
    34be:	80 91 ff 03 	lds	r24, 0x03FF
    34c2:	90 91 00 04 	lds	r25, 0x0400
    34c6:	82 0f       	add	r24, r18
    34c8:	93 1f       	adc	r25, r19
    34ca:	90 93 00 04 	sts	0x0400, r25
    34ce:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    34d2:	46 e0       	ldi	r20, 0x06	; 6
    34d4:	81 34       	cpi	r24, 0x41	; 65
    34d6:	94 07       	cpc	r25, r20
    34d8:	1c f0       	brlt	.+6      	; 0x34e0 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    34da:	80 e4       	ldi	r24, 0x40	; 64
    34dc:	96 e0       	ldi	r25, 0x06	; 6
    34de:	05 c0       	rjmp	.+10     	; 0x34ea <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    34e0:	80 5c       	subi	r24, 0xC0	; 192
    34e2:	99 4f       	sbci	r25, 0xF9	; 249
    34e4:	34 f4       	brge	.+12     	; 0x34f2 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    34e6:	80 ec       	ldi	r24, 0xC0	; 192
    34e8:	99 ef       	ldi	r25, 0xF9	; 249
    34ea:	90 93 00 04 	sts	0x0400, r25
    34ee:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    34f2:	40 91 ff 03 	lds	r20, 0x03FF
    34f6:	50 91 00 04 	lds	r21, 0x0400
    34fa:	44 0f       	add	r20, r20
    34fc:	55 1f       	adc	r21, r21
    34fe:	89 e1       	ldi	r24, 0x19	; 25
    3500:	90 e0       	ldi	r25, 0x00	; 0
    3502:	dc 01       	movw	r26, r24
    3504:	2a 9f       	mul	r18, r26
    3506:	c0 01       	movw	r24, r0
    3508:	2b 9f       	mul	r18, r27
    350a:	90 0d       	add	r25, r0
    350c:	3a 9f       	mul	r19, r26
    350e:	90 0d       	add	r25, r0
    3510:	11 24       	eor	r1, r1
    3512:	48 0f       	add	r20, r24
    3514:	59 1f       	adc	r21, r25
    3516:	cb 01       	movw	r24, r22
    3518:	82 1b       	sub	r24, r18
    351a:	93 0b       	sbc	r25, r19
    351c:	9c 01       	movw	r18, r24
    351e:	88 0f       	add	r24, r24
    3520:	99 1f       	adc	r25, r25
    3522:	82 0f       	add	r24, r18
    3524:	93 1f       	adc	r25, r19
    3526:	48 0f       	add	r20, r24
    3528:	59 1f       	adc	r21, r25
    352a:	80 81       	ld	r24, Z
    352c:	91 81       	ldd	r25, Z+1	; 0x01
    352e:	33 e0       	ldi	r19, 0x03	; 3
    3530:	88 0f       	add	r24, r24
    3532:	99 1f       	adc	r25, r25
    3534:	3a 95       	dec	r19
    3536:	e1 f7       	brne	.-8      	; 0x3530 <start_horizontal_speed_control_left+0xd0>
    3538:	48 0f       	add	r20, r24
    353a:	59 1f       	adc	r21, r25
    353c:	50 93 fe 03 	sts	0x03FE, r21
    3540:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3544:	57 ff       	sbrs	r21, 7
    3546:	0d c0       	rjmp	.+26     	; 0x3562 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    3548:	81 81       	ldd	r24, Z+1	; 0x01
    354a:	99 27       	eor	r25, r25
    354c:	87 fd       	sbrc	r24, 7
    354e:	90 95       	com	r25
    3550:	99 0f       	add	r25, r25
    3552:	88 0b       	sbc	r24, r24
    3554:	98 2f       	mov	r25, r24
    3556:	84 23       	and	r24, r20
    3558:	95 23       	and	r25, r21
    355a:	90 93 fe 03 	sts	0x03FE, r25
    355e:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3562:	80 91 fd 03 	lds	r24, 0x03FD
    3566:	90 91 fe 03 	lds	r25, 0x03FE
    356a:	18 16       	cp	r1, r24
    356c:	19 06       	cpc	r1, r25
    356e:	44 f4       	brge	.+16     	; 0x3580 <start_horizontal_speed_control_left+0x120>
    3570:	80 81       	ld	r24, Z
    3572:	91 81       	ldd	r25, Z+1	; 0x01
    3574:	97 ff       	sbrs	r25, 7
    3576:	04 c0       	rjmp	.+8      	; 0x3580 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    3578:	10 92 fe 03 	sts	0x03FE, r1
    357c:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3580:	80 91 fd 03 	lds	r24, 0x03FD
    3584:	90 91 fe 03 	lds	r25, 0x03FE
    3588:	81 5c       	subi	r24, 0xC1	; 193
    358a:	9d 45       	sbci	r25, 0x5D	; 93
    358c:	34 f0       	brlt	.+12     	; 0x359a <start_horizontal_speed_control_left+0x13a>
    358e:	80 ec       	ldi	r24, 0xC0	; 192
    3590:	9d e5       	ldi	r25, 0x5D	; 93
    3592:	90 93 fe 03 	sts	0x03FE, r25
    3596:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    359a:	80 91 fd 03 	lds	r24, 0x03FD
    359e:	90 91 fe 03 	lds	r25, 0x03FE
    35a2:	80 54       	subi	r24, 0x40	; 64
    35a4:	92 4a       	sbci	r25, 0xA2	; 162
    35a6:	34 f4       	brge	.+12     	; 0x35b4 <start_horizontal_speed_control_left+0x154>
    35a8:	80 e4       	ldi	r24, 0x40	; 64
    35aa:	92 ea       	ldi	r25, 0xA2	; 162
    35ac:	90 93 fe 03 	sts	0x03FE, r25
    35b0:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35b4:	80 91 fd 03 	lds	r24, 0x03FD
    35b8:	90 91 fe 03 	lds	r25, 0x03FE
    35bc:	b4 e0       	ldi	r27, 0x04	; 4
    35be:	95 95       	asr	r25
    35c0:	87 95       	ror	r24
    35c2:	ba 95       	dec	r27
    35c4:	e1 f7       	brne	.-8      	; 0x35be <start_horizontal_speed_control_left+0x15e>
    35c6:	91 83       	std	Z+1, r25	; 0x01
    35c8:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    35ca:	18 16       	cp	r1, r24
    35cc:	19 06       	cpc	r1, r25
    35ce:	14 f4       	brge	.+4      	; 0x35d4 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    35d0:	4e 96       	adiw	r24, 0x1e	; 30
    35d2:	03 c0       	rjmp	.+6      	; 0x35da <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    35d4:	00 97       	sbiw	r24, 0x00	; 0
    35d6:	19 f0       	breq	.+6      	; 0x35de <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    35d8:	4e 97       	sbiw	r24, 0x1e	; 30
    35da:	91 83       	std	Z+1, r25	; 0x01
    35dc:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    35de:	80 81       	ld	r24, Z
    35e0:	91 81       	ldd	r25, Z+1	; 0x01
    35e2:	81 50       	subi	r24, 0x01	; 1
    35e4:	92 40       	sbci	r25, 0x02	; 2
    35e6:	24 f0       	brlt	.+8      	; 0x35f0 <start_horizontal_speed_control_left+0x190>
    35e8:	80 e0       	ldi	r24, 0x00	; 0
    35ea:	92 e0       	ldi	r25, 0x02	; 2
    35ec:	91 83       	std	Z+1, r25	; 0x01
    35ee:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    35f0:	80 81       	ld	r24, Z
    35f2:	91 81       	ldd	r25, Z+1	; 0x01
    35f4:	80 50       	subi	r24, 0x00	; 0
    35f6:	9e 4f       	sbci	r25, 0xFE	; 254
    35f8:	24 f4       	brge	.+8      	; 0x3602 <start_horizontal_speed_control_left+0x1a2>
    35fa:	80 e0       	ldi	r24, 0x00	; 0
    35fc:	9e ef       	ldi	r25, 0xFE	; 254
    35fe:	91 83       	std	Z+1, r25	; 0x01
    3600:	80 83       	st	Z, r24
    3602:	08 95       	ret

00003604 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    3604:	20 91 0e 04 	lds	r18, 0x040E
    3608:	80 e0       	ldi	r24, 0x00	; 0
    360a:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    360c:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    360e:	37 e2       	ldi	r19, 0x27	; 39
    3610:	80 31       	cpi	r24, 0x10	; 16
    3612:	93 07       	cpc	r25, r19
    3614:	08 f0       	brcs	.+2      	; 0x3618 <SPI_WAIT+0x14>
    3616:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    3618:	0d b4       	in	r0, 0x2d	; 45
    361a:	07 fe       	sbrs	r0, 7
    361c:	f7 cf       	rjmp	.-18     	; 0x360c <SPI_WAIT+0x8>
    361e:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    3622:	08 95       	ret

00003624 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    3624:	84 b1       	in	r24, 0x04	; 4
    3626:	80 7f       	andi	r24, 0xF0	; 240
    3628:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    362a:	84 b1       	in	r24, 0x04	; 4
    362c:	87 60       	ori	r24, 0x07	; 7
    362e:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3630:	80 e5       	ldi	r24, 0x50	; 80
    3632:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    3634:	8d b5       	in	r24, 0x2d	; 45
    3636:	81 60       	ori	r24, 0x01	; 1
    3638:	8d bd       	out	0x2d, r24	; 45

}
    363a:	08 95       	ret

0000363c <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    363c:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    363e:	1d bc       	out	0x2d, r1	; 45
}
    3640:	08 95       	ret

00003642 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    3642:	df 92       	push	r13
    3644:	ef 92       	push	r14
    3646:	ff 92       	push	r15
    3648:	0f 93       	push	r16
    364a:	1f 93       	push	r17
    364c:	cf 93       	push	r28
    364e:	df 93       	push	r29
    3650:	7c 01       	movw	r14, r24
    3652:	d4 2e       	mov	r13, r20
    3654:	8b 01       	movw	r16, r22
    3656:	c0 e0       	ldi	r28, 0x00	; 0
    3658:	d0 e0       	ldi	r29, 0x00	; 0
    365a:	10 c0       	rjmp	.+32     	; 0x367c <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    365c:	f7 01       	movw	r30, r14
    365e:	ec 0f       	add	r30, r28
    3660:	fd 1f       	adc	r31, r29
    3662:	80 81       	ld	r24, Z
    3664:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3666:	0e 94 02 1b 	call	0x3604	; 0x3604 <SPI_WAIT>
		  if(spiCommError) {
    366a:	80 91 0e 04 	lds	r24, 0x040E
    366e:	88 23       	and	r24, r24
    3670:	39 f4       	brne	.+14     	; 0x3680 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3672:	8e b5       	in	r24, 0x2e	; 46
    3674:	f8 01       	movw	r30, r16
    3676:	81 93       	st	Z+, r24
    3678:	8f 01       	movw	r16, r30
    367a:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    367c:	cd 15       	cp	r28, r13
    367e:	70 f3       	brcs	.-36     	; 0x365c <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3680:	df 91       	pop	r29
    3682:	cf 91       	pop	r28
    3684:	1f 91       	pop	r17
    3686:	0f 91       	pop	r16
    3688:	ff 90       	pop	r15
    368a:	ef 90       	pop	r14
    368c:	df 90       	pop	r13
    368e:	08 95       	ret

00003690 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3690:	0f 93       	push	r16
    3692:	1f 93       	push	r17
    3694:	cf 93       	push	r28
    3696:	df 93       	push	r29
    3698:	06 2f       	mov	r16, r22
    369a:	ec 01       	movw	r28, r24
    369c:	10 e0       	ldi	r17, 0x00	; 0
    369e:	09 c0       	rjmp	.+18     	; 0x36b2 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    36a0:	89 91       	ld	r24, Y+
    36a2:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    36a4:	0e 94 02 1b 	call	0x3604	; 0x3604 <SPI_WAIT>
		  if(spiCommError) {
    36a8:	80 91 0e 04 	lds	r24, 0x040E
    36ac:	88 23       	and	r24, r24
    36ae:	19 f4       	brne	.+6      	; 0x36b6 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36b0:	1f 5f       	subi	r17, 0xFF	; 255
    36b2:	10 17       	cp	r17, r16
    36b4:	a8 f3       	brcs	.-22     	; 0x36a0 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    36b6:	df 91       	pop	r29
    36b8:	cf 91       	pop	r28
    36ba:	1f 91       	pop	r17
    36bc:	0f 91       	pop	r16
    36be:	08 95       	ret

000036c0 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    36c0:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    36c2:	0e 94 02 1b 	call	0x3604	; 0x3604 <SPI_WAIT>
    return SPDR;
    36c6:	8e b5       	in	r24, 0x2e	; 46
}
    36c8:	08 95       	ret

000036ca <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    36ca:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    36ce:	10 92 bc 00 	sts	0x00BC, r1
}
    36d2:	08 95       	ret

000036d4 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    36d4:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    36d6:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    36d8:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    36dc:	81 e0       	ldi	r24, 0x01	; 1
    36de:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    36e2:	08 95       	ret

000036e4 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    36e4:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36e6:	84 ea       	ldi	r24, 0xA4	; 164
    36e8:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    36ec:	80 91 bc 00 	lds	r24, 0x00BC
    36f0:	87 ff       	sbrs	r24, 7
    36f2:	fc cf       	rjmp	.-8      	; 0x36ec <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36f4:	80 91 b9 00 	lds	r24, 0x00B9
    36f8:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    36fa:	88 30       	cpi	r24, 0x08	; 8
    36fc:	21 f0       	breq	.+8      	; 0x3706 <i2c_start+0x22>
    36fe:	80 31       	cpi	r24, 0x10	; 16
    3700:	11 f0       	breq	.+4      	; 0x3706 <i2c_start+0x22>
    3702:	81 e0       	ldi	r24, 0x01	; 1
    3704:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    3706:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    370a:	84 e8       	ldi	r24, 0x84	; 132
    370c:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3710:	80 91 bc 00 	lds	r24, 0x00BC
    3714:	87 ff       	sbrs	r24, 7
    3716:	fc cf       	rjmp	.-8      	; 0x3710 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3718:	90 91 b9 00 	lds	r25, 0x00B9
    371c:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    371e:	98 31       	cpi	r25, 0x18	; 24
    3720:	11 f4       	brne	.+4      	; 0x3726 <i2c_start+0x42>
    3722:	80 e0       	ldi	r24, 0x00	; 0
    3724:	08 95       	ret
    3726:	80 e0       	ldi	r24, 0x00	; 0
    3728:	90 34       	cpi	r25, 0x40	; 64
    372a:	09 f0       	breq	.+2      	; 0x372e <i2c_start+0x4a>
    372c:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    372e:	08 95       	ret

00003730 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3730:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3732:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3734:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3736:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3738:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    373c:	80 91 bc 00 	lds	r24, 0x00BC
    3740:	87 ff       	sbrs	r24, 7
    3742:	fc cf       	rjmp	.-8      	; 0x373c <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3744:	80 91 b9 00 	lds	r24, 0x00B9
    3748:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    374a:	88 30       	cpi	r24, 0x08	; 8
    374c:	11 f0       	breq	.+4      	; 0x3752 <i2c_start_wait+0x22>
    374e:	80 31       	cpi	r24, 0x10	; 16
    3750:	99 f7       	brne	.-26     	; 0x3738 <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3752:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3756:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    375a:	80 91 bc 00 	lds	r24, 0x00BC
    375e:	87 ff       	sbrs	r24, 7
    3760:	fc cf       	rjmp	.-8      	; 0x375a <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3762:	80 91 b9 00 	lds	r24, 0x00B9
    3766:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    3768:	80 32       	cpi	r24, 0x20	; 32
    376a:	11 f0       	breq	.+4      	; 0x3770 <i2c_start_wait+0x40>
    376c:	88 35       	cpi	r24, 0x58	; 88
    376e:	39 f4       	brne	.+14     	; 0x377e <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3770:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    3774:	80 91 bc 00 	lds	r24, 0x00BC
    3778:	84 fd       	sbrc	r24, 4
    377a:	fc cf       	rjmp	.-8      	; 0x3774 <i2c_start_wait+0x44>
    377c:	dd cf       	rjmp	.-70     	; 0x3738 <i2c_start_wait+0x8>
    377e:	08 95       	ret

00003780 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3780:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <i2c_start>

}/* i2c_rep_start */
    3784:	08 95       	ret

00003786 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3786:	84 e9       	ldi	r24, 0x94	; 148
    3788:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    378c:	80 91 bc 00 	lds	r24, 0x00BC
    3790:	84 fd       	sbrc	r24, 4
    3792:	fc cf       	rjmp	.-8      	; 0x378c <i2c_stop+0x6>

}/* i2c_stop */
    3794:	08 95       	ret

00003796 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    3796:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    379a:	84 e8       	ldi	r24, 0x84	; 132
    379c:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    37a0:	80 91 bc 00 	lds	r24, 0x00BC
    37a4:	87 ff       	sbrs	r24, 7
    37a6:	fc cf       	rjmp	.-8      	; 0x37a0 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    37a8:	80 91 b9 00 	lds	r24, 0x00B9
    37ac:	90 e0       	ldi	r25, 0x00	; 0
    37ae:	88 7f       	andi	r24, 0xF8	; 248
    37b0:	88 32       	cpi	r24, 0x28	; 40
    37b2:	09 f0       	breq	.+2      	; 0x37b6 <i2c_write+0x20>
    37b4:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    37b6:	89 2f       	mov	r24, r25
    37b8:	08 95       	ret

000037ba <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    37ba:	84 ec       	ldi	r24, 0xC4	; 196
    37bc:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    37c0:	80 91 bc 00 	lds	r24, 0x00BC
    37c4:	87 ff       	sbrs	r24, 7
    37c6:	fc cf       	rjmp	.-8      	; 0x37c0 <i2c_readAck+0x6>

    return TWDR;
    37c8:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    37cc:	08 95       	ret

000037ce <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    37ce:	84 e8       	ldi	r24, 0x84	; 132
    37d0:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    37d4:	80 91 bc 00 	lds	r24, 0x00BC
    37d8:	87 ff       	sbrs	r24, 7
    37da:	fc cf       	rjmp	.-8      	; 0x37d4 <i2c_readNak+0x6>
	
    return TWDR;
    37dc:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    37e0:	08 95       	ret

000037e2 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    37e2:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    37e6:	80 e1       	ldi	r24, 0x10	; 16
    37e8:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    37ec:	e0 ec       	ldi	r30, 0xC0	; 192
    37ee:	f0 e0       	ldi	r31, 0x00	; 0
    37f0:	80 81       	ld	r24, Z
    37f2:	82 60       	ori	r24, 0x02	; 2
    37f4:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    37f6:	e1 ec       	ldi	r30, 0xC1	; 193
    37f8:	f0 e0       	ldi	r31, 0x00	; 0
    37fa:	80 81       	ld	r24, Z
    37fc:	88 69       	ori	r24, 0x98	; 152
    37fe:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    3800:	e2 ec       	ldi	r30, 0xC2	; 194
    3802:	f0 e0       	ldi	r31, 0x00	; 0
    3804:	80 81       	ld	r24, Z
    3806:	86 60       	ori	r24, 0x06	; 6
    3808:	80 83       	st	Z, r24



}
    380a:	08 95       	ret

0000380c <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    380c:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3810:	80 e1       	ldi	r24, 0x10	; 16
    3812:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    3816:	e8 ec       	ldi	r30, 0xC8	; 200
    3818:	f0 e0       	ldi	r31, 0x00	; 0
    381a:	80 81       	ld	r24, Z
    381c:	82 60       	ori	r24, 0x02	; 2
    381e:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3820:	e9 ec       	ldi	r30, 0xC9	; 201
    3822:	f0 e0       	ldi	r31, 0x00	; 0
    3824:	80 81       	ld	r24, Z
    3826:	88 61       	ori	r24, 0x18	; 24
    3828:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    382a:	ea ec       	ldi	r30, 0xCA	; 202
    382c:	f0 e0       	ldi	r31, 0x00	; 0
    382e:	80 81       	ld	r24, Z
    3830:	86 60       	ori	r24, 0x06	; 6
    3832:	80 83       	st	Z, r24

}
    3834:	08 95       	ret

00003836 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    3836:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    383a:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    383e:	10 92 c2 00 	sts	0x00C2, r1

}
    3842:	08 95       	ret

00003844 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    3844:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    3846:	80 91 c0 00 	lds	r24, 0x00C0
    384a:	85 ff       	sbrs	r24, 5
    384c:	fc cf       	rjmp	.-8      	; 0x3846 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    384e:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3852:	66 23       	and	r22, r22
    3854:	21 f0       	breq	.+8      	; 0x385e <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3856:	80 91 c0 00 	lds	r24, 0x00C0
    385a:	86 ff       	sbrs	r24, 6
    385c:	fc cf       	rjmp	.-8      	; 0x3856 <usart0Transmit+0x12>
    385e:	08 95       	ret

00003860 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3860:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3862:	80 91 c8 00 	lds	r24, 0x00C8
    3866:	85 ff       	sbrs	r24, 5
    3868:	fc cf       	rjmp	.-8      	; 0x3862 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    386a:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    386e:	66 23       	and	r22, r22
    3870:	21 f0       	breq	.+8      	; 0x387a <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3872:	80 91 c8 00 	lds	r24, 0x00C8
    3876:	86 ff       	sbrs	r24, 6
    3878:	fc cf       	rjmp	.-8      	; 0x3872 <usart1Transmit+0x12>
    387a:	08 95       	ret

0000387c <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    387c:	80 91 c0 00 	lds	r24, 0x00C0
    3880:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    3882:	88 1f       	adc	r24, r24
    3884:	88 27       	eor	r24, r24
    3886:	88 1f       	adc	r24, r24
    3888:	08 95       	ret

0000388a <usart0Receive>:

unsigned char usart0Receive() {
    388a:	20 e0       	ldi	r18, 0x00	; 0
    388c:	30 e0       	ldi	r19, 0x00	; 0
    388e:	05 c0       	rjmp	.+10     	; 0x389a <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3890:	81 e0       	ldi	r24, 0x01	; 1
    3892:	80 93 11 04 	sts	0x0411, r24
    3896:	80 e0       	ldi	r24, 0x00	; 0
    3898:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    389a:	80 91 c0 00 	lds	r24, 0x00C0
    389e:	87 ff       	sbrs	r24, 7
    38a0:	03 c0       	rjmp	.+6      	; 0x38a8 <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    38a2:	80 91 c6 00 	lds	r24, 0x00C6

}
    38a6:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    38a8:	2f 5f       	subi	r18, 0xFF	; 255
    38aa:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    38ac:	27 39       	cpi	r18, 0x97	; 151
    38ae:	31 05       	cpc	r19, r1
    38b0:	a1 f7       	brne	.-24     	; 0x389a <usart0Receive+0x10>
    38b2:	ee cf       	rjmp	.-36     	; 0x3890 <usart0Receive+0x6>

000038b4 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    38b4:	1f 92       	push	r1
    38b6:	0f 92       	push	r0
    38b8:	0f b6       	in	r0, 0x3f	; 63
    38ba:	0f 92       	push	r0
    38bc:	0b b6       	in	r0, 0x3b	; 59
    38be:	0f 92       	push	r0
    38c0:	11 24       	eor	r1, r1
    38c2:	2f 93       	push	r18
    38c4:	8f 93       	push	r24
    38c6:	9f 93       	push	r25
    38c8:	ef 93       	push	r30
    38ca:	ff 93       	push	r31
	byteCount++;
    38cc:	80 91 12 04 	lds	r24, 0x0412
    38d0:	90 91 13 04 	lds	r25, 0x0413
    38d4:	01 96       	adiw	r24, 0x01	; 1
    38d6:	90 93 13 04 	sts	0x0413, r25
    38da:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    38de:	81 50       	subi	r24, 0x01	; 1
    38e0:	91 40       	sbci	r25, 0x01	; 1
    38e2:	60 f4       	brcc	.+24     	; 0x38fc <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    38e4:	80 91 14 05 	lds	r24, 0x0514
    38e8:	90 91 c6 00 	lds	r25, 0x00C6
    38ec:	e8 2f       	mov	r30, r24
    38ee:	f0 e0       	ldi	r31, 0x00	; 0
    38f0:	ec 5e       	subi	r30, 0xEC	; 236
    38f2:	fb 4f       	sbci	r31, 0xFB	; 251
    38f4:	90 83       	st	Z, r25
		nextByteIndex++;
    38f6:	8f 5f       	subi	r24, 0xFF	; 255
    38f8:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    38fc:	ff 91       	pop	r31
    38fe:	ef 91       	pop	r30
    3900:	9f 91       	pop	r25
    3902:	8f 91       	pop	r24
    3904:	2f 91       	pop	r18
    3906:	0f 90       	pop	r0
    3908:	0b be       	out	0x3b, r0	; 59
    390a:	0f 90       	pop	r0
    390c:	0f be       	out	0x3f, r0	; 63
    390e:	0f 90       	pop	r0
    3910:	1f 90       	pop	r1
    3912:	18 95       	reti

00003914 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    3914:	86 b1       	in	r24, 0x06	; 6
    3916:	46 b1       	in	r20, 0x06	; 6
    3918:	26 b1       	in	r18, 0x06	; 6
    391a:	66 b1       	in	r22, 0x06	; 6
    391c:	30 e0       	ldi	r19, 0x00	; 0
    391e:	28 70       	andi	r18, 0x08	; 8
    3920:	30 70       	andi	r19, 0x00	; 0
    3922:	f3 e0       	ldi	r31, 0x03	; 3
    3924:	35 95       	asr	r19
    3926:	27 95       	ror	r18
    3928:	fa 95       	dec	r31
    392a:	e1 f7       	brne	.-8      	; 0x3924 <getSelector+0x10>
    392c:	22 0f       	add	r18, r18
    392e:	33 1f       	adc	r19, r19
    3930:	50 e0       	ldi	r21, 0x00	; 0
    3932:	44 70       	andi	r20, 0x04	; 4
    3934:	50 70       	andi	r21, 0x00	; 0
    3936:	55 95       	asr	r21
    3938:	47 95       	ror	r20
    393a:	55 95       	asr	r21
    393c:	47 95       	ror	r20
    393e:	24 0f       	add	r18, r20
    3940:	35 1f       	adc	r19, r21
    3942:	22 0f       	add	r18, r18
    3944:	33 1f       	adc	r19, r19
    3946:	70 e0       	ldi	r23, 0x00	; 0
    3948:	62 70       	andi	r22, 0x02	; 2
    394a:	70 70       	andi	r23, 0x00	; 0
    394c:	75 95       	asr	r23
    394e:	67 95       	ror	r22
    3950:	26 0f       	add	r18, r22
    3952:	37 1f       	adc	r19, r23
    3954:	22 0f       	add	r18, r18
    3956:	33 1f       	adc	r19, r19
    3958:	81 70       	andi	r24, 0x01	; 1
}
    395a:	82 0f       	add	r24, r18
    395c:	08 95       	ret

0000395e <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    395e:	1f 92       	push	r1
    3960:	0f 92       	push	r0
    3962:	0f b6       	in	r0, 0x3f	; 63
    3964:	0f 92       	push	r0
    3966:	11 24       	eor	r1, r1

}
    3968:	0f 90       	pop	r0
    396a:	0f be       	out	0x3f, r0	; 63
    396c:	0f 90       	pop	r0
    396e:	1f 90       	pop	r1
    3970:	18 95       	reti

00003972 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3972:	60 91 36 05 	lds	r22, 0x0536
    3976:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    397a:	80 91 38 05 	lds	r24, 0x0538
    397e:	90 91 39 05 	lds	r25, 0x0539
    3982:	08 95       	ret

00003984 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    3984:	81 e0       	ldi	r24, 0x01	; 1
    3986:	80 93 c5 03 	sts	0x03C5, r24
}
    398a:	08 95       	ret

0000398c <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    398c:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    398e:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3990:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    3992:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    3996:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    399a:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    399e:	8e ef       	ldi	r24, 0xFE	; 254
    39a0:	9f e0       	ldi	r25, 0x0F	; 15
    39a2:	0e 94 53 24 	call	0x48a6	; 0x48a6 <__eerd_word_m2560>
    39a6:	90 93 0c 04 	sts	0x040C, r25
    39aa:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    39ae:	8d ef       	ldi	r24, 0xFD	; 253
    39b0:	9f e0       	ldi	r25, 0x0F	; 15
    39b2:	0e 94 4b 24 	call	0x4896	; 0x4896 <__eerd_byte_m2560>
    39b6:	98 2f       	mov	r25, r24
    39b8:	80 93 47 05 	sts	0x0547, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    39bc:	81 50       	subi	r24, 0x01	; 1
    39be:	8e 3f       	cpi	r24, 0xFE	; 254
    39c0:	18 f4       	brcc	.+6      	; 0x39c8 <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    39c2:	90 93 66 00 	sts	0x0066, r25
    39c6:	08 c0       	rjmp	.+16     	; 0x39d8 <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    39c8:	60 91 66 00 	lds	r22, 0x0066
    39cc:	60 93 47 05 	sts	0x0547, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    39d0:	8d ef       	ldi	r24, 0xFD	; 253
    39d2:	9f e0       	ldi	r25, 0x0F	; 15
    39d4:	0e 94 59 24 	call	0x48b2	; 0x48b2 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    39d8:	20 91 0b 04 	lds	r18, 0x040B
    39dc:	30 91 0c 04 	lds	r19, 0x040C
    39e0:	c9 01       	movw	r24, r18
    39e2:	81 58       	subi	r24, 0x81	; 129
    39e4:	9c 40       	sbci	r25, 0x0C	; 12
    39e6:	03 97       	sbiw	r24, 0x03	; 3
    39e8:	10 f4       	brcc	.+4      	; 0x39ee <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    39ea:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    39ee:	8c e0       	ldi	r24, 0x0C	; 12
    39f0:	20 38       	cpi	r18, 0x80	; 128
    39f2:	38 07       	cpc	r19, r24
    39f4:	11 f4       	brne	.+4      	; 0x39fa <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    39f6:	81 e0       	ldi	r24, 0x01	; 1
    39f8:	04 c0       	rjmp	.+8      	; 0x3a02 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    39fa:	24 58       	subi	r18, 0x84	; 132
    39fc:	3c 40       	sbci	r19, 0x0C	; 12
    39fe:	18 f0       	brcs	.+6      	; 0x3a06 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3a00:	82 e0       	ldi	r24, 0x02	; 2
    3a02:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    3a06:	0e 94 68 12 	call	0x24d0	; 0x24d0 <initPortsIO>
	initAdc();
    3a0a:	0e 94 10 01 	call	0x220	; 0x220 <initAdc>
	initMotors();
    3a0e:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <initMotors>
	initRGBleds();
    3a12:	0e 94 8a 08 	call	0x1114	; 0x1114 <initRGBleds>
	initSPI();
    3a16:	0e 94 12 1b 	call	0x3624	; 0x3624 <initSPI>
	mirf_init();
    3a1a:	0e 94 82 0a 	call	0x1504	; 0x1504 <mirf_init>
	if(spiCommError==0) {
    3a1e:	80 91 0e 04 	lds	r24, 0x040E
    3a22:	88 23       	and	r24, r24
    3a24:	29 f4       	brne	.+10     	; 0x3a30 <initPeripherals+0xa4>
		rfFlags |= 1;
    3a26:	80 91 0d 04 	lds	r24, 0x040D
    3a2a:	81 60       	ori	r24, 0x01	; 1
    3a2c:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    3a30:	0e 94 f1 1b 	call	0x37e2	; 0x37e2 <initUsart0>
	initAccelerometer();
    3a34:	0e 94 0d 16 	call	0x2c1a	; 0x2c1a <initAccelerometer>
	init_ir_remote_control();
    3a38:	0e 94 74 05 	call	0xae8	; 0xae8 <init_ir_remote_control>

	sei();			// enable global interrupts
    3a3c:	78 94       	sei

	
}
    3a3e:	08 95       	ret

00003a40 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3a40:	cf 93       	push	r28
    3a42:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3a44:	9e e1       	ldi	r25, 0x1E	; 30
    3a46:	89 9f       	mul	r24, r25
    3a48:	e0 01       	movw	r28, r0
    3a4a:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a4c:	80 91 68 00 	lds	r24, 0x0068
    3a50:	8d 7f       	andi	r24, 0xFD	; 253
    3a52:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a56:	80 91 6c 00 	lds	r24, 0x006C
    3a5a:	8f 77       	andi	r24, 0x7F	; 127
    3a5c:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a60:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a62:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a66:	80 91 7a 00 	lds	r24, 0x007A
    3a6a:	80 61       	ori	r24, 0x10	; 16
    3a6c:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a70:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a74:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a78:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a7c:	88 b3       	in	r24, 0x18	; 24
    3a7e:	87 60       	ori	r24, 0x07	; 7
    3a80:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3a82:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3a86:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3a8a:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3a8e:	89 b3       	in	r24, 0x19	; 25
    3a90:	87 60       	ori	r24, 0x07	; 7
    3a92:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3a94:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3a98:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3a9c:	0e 94 1b 1c 	call	0x3836	; 0x3836 <closeUsart>
	closeSPI();
    3aa0:	0e 94 1e 1b 	call	0x363c	; 0x363c <closeSPI>
	i2c_close();
    3aa4:	0e 94 65 1b 	call	0x36ca	; 0x36ca <i2c_close>

	// set port pins
	initPortsIO();
    3aa8:	0e 94 68 12 	call	0x24d0	; 0x24d0 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3aac:	83 b7       	in	r24, 0x33	; 51
    3aae:	8f 60       	ori	r24, 0x0F	; 15
    3ab0:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3ab2:	81 e0       	ldi	r24, 0x01	; 1
    3ab4:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3ab8:	80 91 b0 00 	lds	r24, 0x00B0
    3abc:	8d 7f       	andi	r24, 0xFD	; 253
    3abe:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3ac2:	80 91 b1 00 	lds	r24, 0x00B1
    3ac6:	87 60       	ori	r24, 0x07	; 7
    3ac8:	80 93 b1 00 	sts	0x00B1, r24
    3acc:	02 c0       	rjmp	.+4      	; 0x3ad2 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3ace:	88 95       	sleep
		pause--;
    3ad0:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3ad2:	20 97       	sbiw	r28, 0x00	; 0
    3ad4:	e1 f7       	brne	.-8      	; 0x3ace <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3ad6:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3ad8:	80 91 b1 00 	lds	r24, 0x00B1
    3adc:	88 7f       	andi	r24, 0xF8	; 248
    3ade:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3ae2:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3ae6:	80 91 b0 00 	lds	r24, 0x00B0
    3aea:	82 60       	ori	r24, 0x02	; 2
    3aec:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3af0:	8f ef       	ldi	r24, 0xFF	; 255
    3af2:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3af6:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3afa:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3afe:	10 92 f4 03 	sts	0x03F4, r1
    3b02:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3b06:	10 92 f6 03 	sts	0x03F6, r1
    3b0a:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3b0e:	0e 94 c6 1c 	call	0x398c	; 0x398c <initPeripherals>

}
    3b12:	df 91       	pop	r29
    3b14:	cf 91       	pop	r28
    3b16:	08 95       	ret

00003b18 <gridEdgeDetected>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3b18:	80 91 71 03 	lds	r24, 0x0371
    3b1c:	90 91 72 03 	lds	r25, 0x0372
    3b20:	85 5a       	subi	r24, 0xA5	; 165
    3b22:	91 40       	sbci	r25, 0x01	; 1
    3b24:	44 f4       	brge	.+16     	; 0x3b36 <gridEdgeDetected+0x1e>
    3b26:	20 e0       	ldi	r18, 0x00	; 0
    3b28:	80 91 73 03 	lds	r24, 0x0373
    3b2c:	90 91 74 03 	lds	r25, 0x0374
    3b30:	85 5a       	subi	r24, 0xA5	; 165
    3b32:	91 40       	sbci	r25, 0x01	; 1
    3b34:	0c f0       	brlt	.+2      	; 0x3b38 <gridEdgeDetected+0x20>
    3b36:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3b38:	82 2f       	mov	r24, r18
    3b3a:	08 95       	ret

00003b3c <moveForwardOne>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    3b3c:	80 91 71 03 	lds	r24, 0x0371
    3b40:	90 91 72 03 	lds	r25, 0x0372
    3b44:	85 5a       	subi	r24, 0xA5	; 165
    3b46:	91 40       	sbci	r25, 0x01	; 1
    3b48:	3c f4       	brge	.+14     	; 0x3b58 <moveForwardOne+0x1c>
    3b4a:	80 91 73 03 	lds	r24, 0x0373
    3b4e:	90 91 74 03 	lds	r25, 0x0374
    3b52:	85 5a       	subi	r24, 0xA5	; 165
    3b54:	91 40       	sbci	r25, 0x01	; 1
    3b56:	34 f0       	brlt	.+12     	; 0x3b64 <moveForwardOne+0x28>
*/
void moveForwardOne(){

	if(gridEdgeDetected()) {
//	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    3b58:	8f e0       	ldi	r24, 0x0F	; 15
    3b5a:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(15);
    3b5e:	8f e0       	ldi	r24, 0x0F	; 15
    3b60:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
    3b64:	08 95       	ret

00003b66 <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    3b66:	88 23       	and	r24, r24
    3b68:	31 f0       	breq	.+12     	; 0x3b76 <stopWait+0x10>
			setLeftSpeed(0);
    3b6a:	80 e0       	ldi	r24, 0x00	; 0
    3b6c:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(0);
    3b70:	80 e0       	ldi	r24, 0x00	; 0
    3b72:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
    3b76:	08 95       	ret

00003b78 <moveForward>:


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
	if (gridStepCounter < gridSteps) {
    3b78:	20 91 45 05 	lds	r18, 0x0545
    3b7c:	30 e0       	ldi	r19, 0x00	; 0
    3b7e:	28 17       	cp	r18, r24
    3b80:	39 07       	cpc	r19, r25
    3b82:	44 f4       	brge	.+16     	; 0x3b94 <moveForward+0x1c>
		moveForwardOne();
    3b84:	0e 94 9e 1d 	call	0x3b3c	; 0x3b3c <moveForwardOne>
		gridStepCounter ++;
    3b88:	80 91 45 05 	lds	r24, 0x0545
    3b8c:	8f 5f       	subi	r24, 0xFF	; 255
    3b8e:	80 93 45 05 	sts	0x0545, r24
    3b92:	08 95       	ret
	}
	else {
		gridStepCounter = 0; 
    3b94:	10 92 45 05 	sts	0x0545, r1
		stopWait(1);
    3b98:	81 e0       	ldi	r24, 0x01	; 1
    3b9a:	0e 94 b3 1d 	call	0x3b66	; 0x3b66 <stopWait>
    3b9e:	08 95       	ret

00003ba0 <turn180>:
turn 180 degrees and face the direction it came from
*/
void turn180() {
		
		//spin for 90 degrees
		if (turnCounter<turn90count*2) {
    3ba0:	80 91 41 05 	lds	r24, 0x0541
    3ba4:	90 91 42 05 	lds	r25, 0x0542
    3ba8:	a0 91 43 05 	lds	r26, 0x0543
    3bac:	b0 91 44 05 	lds	r27, 0x0544
    3bb0:	88 5d       	subi	r24, 0xD8	; 216
    3bb2:	96 4d       	sbci	r25, 0xD6	; 214
    3bb4:	a0 40       	sbci	r26, 0x00	; 0
    3bb6:	b0 40       	sbci	r27, 0x00	; 0
    3bb8:	d0 f4       	brcc	.+52     	; 0x3bee <turn180+0x4e>
			setLeftSpeed(10);
    3bba:	8a e0       	ldi	r24, 0x0A	; 10
    3bbc:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(-10);
    3bc0:	86 ef       	ldi	r24, 0xF6	; 246
    3bc2:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
			turnCounter ++;
    3bc6:	80 91 41 05 	lds	r24, 0x0541
    3bca:	90 91 42 05 	lds	r25, 0x0542
    3bce:	a0 91 43 05 	lds	r26, 0x0543
    3bd2:	b0 91 44 05 	lds	r27, 0x0544
    3bd6:	01 96       	adiw	r24, 0x01	; 1
    3bd8:	a1 1d       	adc	r26, r1
    3bda:	b1 1d       	adc	r27, r1
    3bdc:	80 93 41 05 	sts	0x0541, r24
    3be0:	90 93 42 05 	sts	0x0542, r25
    3be4:	a0 93 43 05 	sts	0x0543, r26
    3be8:	b0 93 44 05 	sts	0x0544, r27
    3bec:	08 95       	ret
		}
		else {
			turnCounter = 0;
    3bee:	10 92 41 05 	sts	0x0541, r1
    3bf2:	10 92 42 05 	sts	0x0542, r1
    3bf6:	10 92 43 05 	sts	0x0543, r1
    3bfa:	10 92 44 05 	sts	0x0544, r1
			setLeftSpeed(0);
    3bfe:	80 e0       	ldi	r24, 0x00	; 0
    3c00:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(0);
    3c04:	80 e0       	ldi	r24, 0x00	; 0
    3c06:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
    3c0a:	08 95       	ret

00003c0c <turnRight>:
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		if (turnCounter<turn90count) {
    3c0c:	80 91 41 05 	lds	r24, 0x0541
    3c10:	90 91 42 05 	lds	r25, 0x0542
    3c14:	a0 91 43 05 	lds	r26, 0x0543
    3c18:	b0 91 44 05 	lds	r27, 0x0544
    3c1c:	8c 56       	subi	r24, 0x6C	; 108
    3c1e:	9b 46       	sbci	r25, 0x6B	; 107
    3c20:	a0 40       	sbci	r26, 0x00	; 0
    3c22:	b0 40       	sbci	r27, 0x00	; 0
    3c24:	d0 f4       	brcc	.+52     	; 0x3c5a <turnRight+0x4e>
			setLeftSpeed(10);
    3c26:	8a e0       	ldi	r24, 0x0A	; 10
    3c28:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(-10);
    3c2c:	86 ef       	ldi	r24, 0xF6	; 246
    3c2e:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
			turnCounter ++;
    3c32:	80 91 41 05 	lds	r24, 0x0541
    3c36:	90 91 42 05 	lds	r25, 0x0542
    3c3a:	a0 91 43 05 	lds	r26, 0x0543
    3c3e:	b0 91 44 05 	lds	r27, 0x0544
    3c42:	01 96       	adiw	r24, 0x01	; 1
    3c44:	a1 1d       	adc	r26, r1
    3c46:	b1 1d       	adc	r27, r1
    3c48:	80 93 41 05 	sts	0x0541, r24
    3c4c:	90 93 42 05 	sts	0x0542, r25
    3c50:	a0 93 43 05 	sts	0x0543, r26
    3c54:	b0 93 44 05 	sts	0x0544, r27
    3c58:	08 95       	ret
		}
		else {
			turnCounter = 0;
    3c5a:	10 92 41 05 	sts	0x0541, r1
    3c5e:	10 92 42 05 	sts	0x0542, r1
    3c62:	10 92 43 05 	sts	0x0543, r1
    3c66:	10 92 44 05 	sts	0x0544, r1
			setLeftSpeed(0);
    3c6a:	80 e0       	ldi	r24, 0x00	; 0
    3c6c:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(0);
    3c70:	80 e0       	ldi	r24, 0x00	; 0
    3c72:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
    3c76:	08 95       	ret

00003c78 <turnLeft>:
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		if (turnCounter<turn90count) {
    3c78:	80 91 41 05 	lds	r24, 0x0541
    3c7c:	90 91 42 05 	lds	r25, 0x0542
    3c80:	a0 91 43 05 	lds	r26, 0x0543
    3c84:	b0 91 44 05 	lds	r27, 0x0544
    3c88:	8c 56       	subi	r24, 0x6C	; 108
    3c8a:	9b 46       	sbci	r25, 0x6B	; 107
    3c8c:	a0 40       	sbci	r26, 0x00	; 0
    3c8e:	b0 40       	sbci	r27, 0x00	; 0
    3c90:	d0 f4       	brcc	.+52     	; 0x3cc6 <turnLeft+0x4e>
			setLeftSpeed(-10);
    3c92:	86 ef       	ldi	r24, 0xF6	; 246
    3c94:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(10);
    3c98:	8a e0       	ldi	r24, 0x0A	; 10
    3c9a:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
			turnCounter ++;
    3c9e:	80 91 41 05 	lds	r24, 0x0541
    3ca2:	90 91 42 05 	lds	r25, 0x0542
    3ca6:	a0 91 43 05 	lds	r26, 0x0543
    3caa:	b0 91 44 05 	lds	r27, 0x0544
    3cae:	01 96       	adiw	r24, 0x01	; 1
    3cb0:	a1 1d       	adc	r26, r1
    3cb2:	b1 1d       	adc	r27, r1
    3cb4:	80 93 41 05 	sts	0x0541, r24
    3cb8:	90 93 42 05 	sts	0x0542, r25
    3cbc:	a0 93 43 05 	sts	0x0543, r26
    3cc0:	b0 93 44 05 	sts	0x0544, r27
    3cc4:	08 95       	ret
		}
		else {
			turnCounter = 0;
    3cc6:	10 92 41 05 	sts	0x0541, r1
    3cca:	10 92 42 05 	sts	0x0542, r1
    3cce:	10 92 43 05 	sts	0x0543, r1
    3cd2:	10 92 44 05 	sts	0x0544, r1
			setLeftSpeed(0);
    3cd6:	80 e0       	ldi	r24, 0x00	; 0
    3cd8:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <setLeftSpeed>
			setRightSpeed(0);
    3cdc:	80 e0       	ldi	r24, 0x00	; 0
    3cde:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <setRightSpeed>
    3ce2:	08 95       	ret

00003ce4 <__mulsf3>:
    3ce4:	a0 e2       	ldi	r26, 0x20	; 32
    3ce6:	b0 e0       	ldi	r27, 0x00	; 0
    3ce8:	e8 e7       	ldi	r30, 0x78	; 120
    3cea:	fe e1       	ldi	r31, 0x1E	; 30
    3cec:	0c 94 00 22 	jmp	0x4400	; 0x4400 <__prologue_saves__>
    3cf0:	69 83       	std	Y+1, r22	; 0x01
    3cf2:	7a 83       	std	Y+2, r23	; 0x02
    3cf4:	8b 83       	std	Y+3, r24	; 0x03
    3cf6:	9c 83       	std	Y+4, r25	; 0x04
    3cf8:	2d 83       	std	Y+5, r18	; 0x05
    3cfa:	3e 83       	std	Y+6, r19	; 0x06
    3cfc:	4f 83       	std	Y+7, r20	; 0x07
    3cfe:	58 87       	std	Y+8, r21	; 0x08
    3d00:	ce 01       	movw	r24, r28
    3d02:	01 96       	adiw	r24, 0x01	; 1
    3d04:	be 01       	movw	r22, r28
    3d06:	67 5f       	subi	r22, 0xF7	; 247
    3d08:	7f 4f       	sbci	r23, 0xFF	; 255
    3d0a:	0e 94 42 21 	call	0x4284	; 0x4284 <__unpack_f>
    3d0e:	ce 01       	movw	r24, r28
    3d10:	05 96       	adiw	r24, 0x05	; 5
    3d12:	be 01       	movw	r22, r28
    3d14:	6f 5e       	subi	r22, 0xEF	; 239
    3d16:	7f 4f       	sbci	r23, 0xFF	; 255
    3d18:	0e 94 42 21 	call	0x4284	; 0x4284 <__unpack_f>
    3d1c:	99 85       	ldd	r25, Y+9	; 0x09
    3d1e:	92 30       	cpi	r25, 0x02	; 2
    3d20:	88 f0       	brcs	.+34     	; 0x3d44 <__mulsf3+0x60>
    3d22:	89 89       	ldd	r24, Y+17	; 0x11
    3d24:	82 30       	cpi	r24, 0x02	; 2
    3d26:	c8 f0       	brcs	.+50     	; 0x3d5a <__mulsf3+0x76>
    3d28:	94 30       	cpi	r25, 0x04	; 4
    3d2a:	19 f4       	brne	.+6      	; 0x3d32 <__mulsf3+0x4e>
    3d2c:	82 30       	cpi	r24, 0x02	; 2
    3d2e:	51 f4       	brne	.+20     	; 0x3d44 <__mulsf3+0x60>
    3d30:	04 c0       	rjmp	.+8      	; 0x3d3a <__mulsf3+0x56>
    3d32:	84 30       	cpi	r24, 0x04	; 4
    3d34:	29 f4       	brne	.+10     	; 0x3d40 <__mulsf3+0x5c>
    3d36:	92 30       	cpi	r25, 0x02	; 2
    3d38:	81 f4       	brne	.+32     	; 0x3d5a <__mulsf3+0x76>
    3d3a:	87 e1       	ldi	r24, 0x17	; 23
    3d3c:	92 e0       	ldi	r25, 0x02	; 2
    3d3e:	c6 c0       	rjmp	.+396    	; 0x3ecc <__mulsf3+0x1e8>
    3d40:	92 30       	cpi	r25, 0x02	; 2
    3d42:	49 f4       	brne	.+18     	; 0x3d56 <__mulsf3+0x72>
    3d44:	20 e0       	ldi	r18, 0x00	; 0
    3d46:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d48:	8a 89       	ldd	r24, Y+18	; 0x12
    3d4a:	98 13       	cpse	r25, r24
    3d4c:	21 e0       	ldi	r18, 0x01	; 1
    3d4e:	2a 87       	std	Y+10, r18	; 0x0a
    3d50:	ce 01       	movw	r24, r28
    3d52:	09 96       	adiw	r24, 0x09	; 9
    3d54:	bb c0       	rjmp	.+374    	; 0x3ecc <__mulsf3+0x1e8>
    3d56:	82 30       	cpi	r24, 0x02	; 2
    3d58:	49 f4       	brne	.+18     	; 0x3d6c <__mulsf3+0x88>
    3d5a:	20 e0       	ldi	r18, 0x00	; 0
    3d5c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d5e:	8a 89       	ldd	r24, Y+18	; 0x12
    3d60:	98 13       	cpse	r25, r24
    3d62:	21 e0       	ldi	r18, 0x01	; 1
    3d64:	2a 8b       	std	Y+18, r18	; 0x12
    3d66:	ce 01       	movw	r24, r28
    3d68:	41 96       	adiw	r24, 0x11	; 17
    3d6a:	b0 c0       	rjmp	.+352    	; 0x3ecc <__mulsf3+0x1e8>
    3d6c:	2d 84       	ldd	r2, Y+13	; 0x0d
    3d6e:	3e 84       	ldd	r3, Y+14	; 0x0e
    3d70:	4f 84       	ldd	r4, Y+15	; 0x0f
    3d72:	58 88       	ldd	r5, Y+16	; 0x10
    3d74:	6d 88       	ldd	r6, Y+21	; 0x15
    3d76:	7e 88       	ldd	r7, Y+22	; 0x16
    3d78:	8f 88       	ldd	r8, Y+23	; 0x17
    3d7a:	98 8c       	ldd	r9, Y+24	; 0x18
    3d7c:	ee 24       	eor	r14, r14
    3d7e:	ff 24       	eor	r15, r15
    3d80:	87 01       	movw	r16, r14
    3d82:	aa 24       	eor	r10, r10
    3d84:	bb 24       	eor	r11, r11
    3d86:	65 01       	movw	r12, r10
    3d88:	40 e0       	ldi	r20, 0x00	; 0
    3d8a:	50 e0       	ldi	r21, 0x00	; 0
    3d8c:	60 e0       	ldi	r22, 0x00	; 0
    3d8e:	70 e0       	ldi	r23, 0x00	; 0
    3d90:	e0 e0       	ldi	r30, 0x00	; 0
    3d92:	f0 e0       	ldi	r31, 0x00	; 0
    3d94:	c1 01       	movw	r24, r2
    3d96:	81 70       	andi	r24, 0x01	; 1
    3d98:	90 70       	andi	r25, 0x00	; 0
    3d9a:	89 2b       	or	r24, r25
    3d9c:	e9 f0       	breq	.+58     	; 0x3dd8 <__mulsf3+0xf4>
    3d9e:	e6 0c       	add	r14, r6
    3da0:	f7 1c       	adc	r15, r7
    3da2:	08 1d       	adc	r16, r8
    3da4:	19 1d       	adc	r17, r9
    3da6:	9a 01       	movw	r18, r20
    3da8:	ab 01       	movw	r20, r22
    3daa:	2a 0d       	add	r18, r10
    3dac:	3b 1d       	adc	r19, r11
    3dae:	4c 1d       	adc	r20, r12
    3db0:	5d 1d       	adc	r21, r13
    3db2:	80 e0       	ldi	r24, 0x00	; 0
    3db4:	90 e0       	ldi	r25, 0x00	; 0
    3db6:	a0 e0       	ldi	r26, 0x00	; 0
    3db8:	b0 e0       	ldi	r27, 0x00	; 0
    3dba:	e6 14       	cp	r14, r6
    3dbc:	f7 04       	cpc	r15, r7
    3dbe:	08 05       	cpc	r16, r8
    3dc0:	19 05       	cpc	r17, r9
    3dc2:	20 f4       	brcc	.+8      	; 0x3dcc <__mulsf3+0xe8>
    3dc4:	81 e0       	ldi	r24, 0x01	; 1
    3dc6:	90 e0       	ldi	r25, 0x00	; 0
    3dc8:	a0 e0       	ldi	r26, 0x00	; 0
    3dca:	b0 e0       	ldi	r27, 0x00	; 0
    3dcc:	ba 01       	movw	r22, r20
    3dce:	a9 01       	movw	r20, r18
    3dd0:	48 0f       	add	r20, r24
    3dd2:	59 1f       	adc	r21, r25
    3dd4:	6a 1f       	adc	r22, r26
    3dd6:	7b 1f       	adc	r23, r27
    3dd8:	aa 0c       	add	r10, r10
    3dda:	bb 1c       	adc	r11, r11
    3ddc:	cc 1c       	adc	r12, r12
    3dde:	dd 1c       	adc	r13, r13
    3de0:	97 fe       	sbrs	r9, 7
    3de2:	08 c0       	rjmp	.+16     	; 0x3df4 <__mulsf3+0x110>
    3de4:	81 e0       	ldi	r24, 0x01	; 1
    3de6:	90 e0       	ldi	r25, 0x00	; 0
    3de8:	a0 e0       	ldi	r26, 0x00	; 0
    3dea:	b0 e0       	ldi	r27, 0x00	; 0
    3dec:	a8 2a       	or	r10, r24
    3dee:	b9 2a       	or	r11, r25
    3df0:	ca 2a       	or	r12, r26
    3df2:	db 2a       	or	r13, r27
    3df4:	31 96       	adiw	r30, 0x01	; 1
    3df6:	e0 32       	cpi	r30, 0x20	; 32
    3df8:	f1 05       	cpc	r31, r1
    3dfa:	49 f0       	breq	.+18     	; 0x3e0e <__mulsf3+0x12a>
    3dfc:	66 0c       	add	r6, r6
    3dfe:	77 1c       	adc	r7, r7
    3e00:	88 1c       	adc	r8, r8
    3e02:	99 1c       	adc	r9, r9
    3e04:	56 94       	lsr	r5
    3e06:	47 94       	ror	r4
    3e08:	37 94       	ror	r3
    3e0a:	27 94       	ror	r2
    3e0c:	c3 cf       	rjmp	.-122    	; 0x3d94 <__mulsf3+0xb0>
    3e0e:	fa 85       	ldd	r31, Y+10	; 0x0a
    3e10:	ea 89       	ldd	r30, Y+18	; 0x12
    3e12:	2b 89       	ldd	r18, Y+19	; 0x13
    3e14:	3c 89       	ldd	r19, Y+20	; 0x14
    3e16:	8b 85       	ldd	r24, Y+11	; 0x0b
    3e18:	9c 85       	ldd	r25, Y+12	; 0x0c
    3e1a:	28 0f       	add	r18, r24
    3e1c:	39 1f       	adc	r19, r25
    3e1e:	2e 5f       	subi	r18, 0xFE	; 254
    3e20:	3f 4f       	sbci	r19, 0xFF	; 255
    3e22:	17 c0       	rjmp	.+46     	; 0x3e52 <__mulsf3+0x16e>
    3e24:	ca 01       	movw	r24, r20
    3e26:	81 70       	andi	r24, 0x01	; 1
    3e28:	90 70       	andi	r25, 0x00	; 0
    3e2a:	89 2b       	or	r24, r25
    3e2c:	61 f0       	breq	.+24     	; 0x3e46 <__mulsf3+0x162>
    3e2e:	16 95       	lsr	r17
    3e30:	07 95       	ror	r16
    3e32:	f7 94       	ror	r15
    3e34:	e7 94       	ror	r14
    3e36:	80 e0       	ldi	r24, 0x00	; 0
    3e38:	90 e0       	ldi	r25, 0x00	; 0
    3e3a:	a0 e0       	ldi	r26, 0x00	; 0
    3e3c:	b0 e8       	ldi	r27, 0x80	; 128
    3e3e:	e8 2a       	or	r14, r24
    3e40:	f9 2a       	or	r15, r25
    3e42:	0a 2b       	or	r16, r26
    3e44:	1b 2b       	or	r17, r27
    3e46:	76 95       	lsr	r23
    3e48:	67 95       	ror	r22
    3e4a:	57 95       	ror	r21
    3e4c:	47 95       	ror	r20
    3e4e:	2f 5f       	subi	r18, 0xFF	; 255
    3e50:	3f 4f       	sbci	r19, 0xFF	; 255
    3e52:	77 fd       	sbrc	r23, 7
    3e54:	e7 cf       	rjmp	.-50     	; 0x3e24 <__mulsf3+0x140>
    3e56:	0c c0       	rjmp	.+24     	; 0x3e70 <__mulsf3+0x18c>
    3e58:	44 0f       	add	r20, r20
    3e5a:	55 1f       	adc	r21, r21
    3e5c:	66 1f       	adc	r22, r22
    3e5e:	77 1f       	adc	r23, r23
    3e60:	17 fd       	sbrc	r17, 7
    3e62:	41 60       	ori	r20, 0x01	; 1
    3e64:	ee 0c       	add	r14, r14
    3e66:	ff 1c       	adc	r15, r15
    3e68:	00 1f       	adc	r16, r16
    3e6a:	11 1f       	adc	r17, r17
    3e6c:	21 50       	subi	r18, 0x01	; 1
    3e6e:	30 40       	sbci	r19, 0x00	; 0
    3e70:	40 30       	cpi	r20, 0x00	; 0
    3e72:	90 e0       	ldi	r25, 0x00	; 0
    3e74:	59 07       	cpc	r21, r25
    3e76:	90 e0       	ldi	r25, 0x00	; 0
    3e78:	69 07       	cpc	r22, r25
    3e7a:	90 e4       	ldi	r25, 0x40	; 64
    3e7c:	79 07       	cpc	r23, r25
    3e7e:	60 f3       	brcs	.-40     	; 0x3e58 <__mulsf3+0x174>
    3e80:	2b 8f       	std	Y+27, r18	; 0x1b
    3e82:	3c 8f       	std	Y+28, r19	; 0x1c
    3e84:	db 01       	movw	r26, r22
    3e86:	ca 01       	movw	r24, r20
    3e88:	8f 77       	andi	r24, 0x7F	; 127
    3e8a:	90 70       	andi	r25, 0x00	; 0
    3e8c:	a0 70       	andi	r26, 0x00	; 0
    3e8e:	b0 70       	andi	r27, 0x00	; 0
    3e90:	80 34       	cpi	r24, 0x40	; 64
    3e92:	91 05       	cpc	r25, r1
    3e94:	a1 05       	cpc	r26, r1
    3e96:	b1 05       	cpc	r27, r1
    3e98:	61 f4       	brne	.+24     	; 0x3eb2 <__mulsf3+0x1ce>
    3e9a:	47 fd       	sbrc	r20, 7
    3e9c:	0a c0       	rjmp	.+20     	; 0x3eb2 <__mulsf3+0x1ce>
    3e9e:	e1 14       	cp	r14, r1
    3ea0:	f1 04       	cpc	r15, r1
    3ea2:	01 05       	cpc	r16, r1
    3ea4:	11 05       	cpc	r17, r1
    3ea6:	29 f0       	breq	.+10     	; 0x3eb2 <__mulsf3+0x1ce>
    3ea8:	40 5c       	subi	r20, 0xC0	; 192
    3eaa:	5f 4f       	sbci	r21, 0xFF	; 255
    3eac:	6f 4f       	sbci	r22, 0xFF	; 255
    3eae:	7f 4f       	sbci	r23, 0xFF	; 255
    3eb0:	40 78       	andi	r20, 0x80	; 128
    3eb2:	1a 8e       	std	Y+26, r1	; 0x1a
    3eb4:	fe 17       	cp	r31, r30
    3eb6:	11 f0       	breq	.+4      	; 0x3ebc <__mulsf3+0x1d8>
    3eb8:	81 e0       	ldi	r24, 0x01	; 1
    3eba:	8a 8f       	std	Y+26, r24	; 0x1a
    3ebc:	4d 8f       	std	Y+29, r20	; 0x1d
    3ebe:	5e 8f       	std	Y+30, r21	; 0x1e
    3ec0:	6f 8f       	std	Y+31, r22	; 0x1f
    3ec2:	78 a3       	std	Y+32, r23	; 0x20
    3ec4:	83 e0       	ldi	r24, 0x03	; 3
    3ec6:	89 8f       	std	Y+25, r24	; 0x19
    3ec8:	ce 01       	movw	r24, r28
    3eca:	49 96       	adiw	r24, 0x19	; 25
    3ecc:	0e 94 6d 20 	call	0x40da	; 0x40da <__pack_f>
    3ed0:	a0 96       	adiw	r28, 0x20	; 32
    3ed2:	e2 e1       	ldi	r30, 0x12	; 18
    3ed4:	0c 94 1c 22 	jmp	0x4438	; 0x4438 <__epilogue_restores__>

00003ed8 <__floatsisf>:
    3ed8:	a8 e0       	ldi	r26, 0x08	; 8
    3eda:	b0 e0       	ldi	r27, 0x00	; 0
    3edc:	e2 e7       	ldi	r30, 0x72	; 114
    3ede:	ff e1       	ldi	r31, 0x1F	; 31
    3ee0:	0c 94 09 22 	jmp	0x4412	; 0x4412 <__prologue_saves__+0x12>
    3ee4:	9b 01       	movw	r18, r22
    3ee6:	ac 01       	movw	r20, r24
    3ee8:	83 e0       	ldi	r24, 0x03	; 3
    3eea:	89 83       	std	Y+1, r24	; 0x01
    3eec:	da 01       	movw	r26, r20
    3eee:	c9 01       	movw	r24, r18
    3ef0:	88 27       	eor	r24, r24
    3ef2:	b7 fd       	sbrc	r27, 7
    3ef4:	83 95       	inc	r24
    3ef6:	99 27       	eor	r25, r25
    3ef8:	aa 27       	eor	r26, r26
    3efa:	bb 27       	eor	r27, r27
    3efc:	b8 2e       	mov	r11, r24
    3efe:	21 15       	cp	r18, r1
    3f00:	31 05       	cpc	r19, r1
    3f02:	41 05       	cpc	r20, r1
    3f04:	51 05       	cpc	r21, r1
    3f06:	19 f4       	brne	.+6      	; 0x3f0e <__floatsisf+0x36>
    3f08:	82 e0       	ldi	r24, 0x02	; 2
    3f0a:	89 83       	std	Y+1, r24	; 0x01
    3f0c:	3a c0       	rjmp	.+116    	; 0x3f82 <__floatsisf+0xaa>
    3f0e:	88 23       	and	r24, r24
    3f10:	a9 f0       	breq	.+42     	; 0x3f3c <__floatsisf+0x64>
    3f12:	20 30       	cpi	r18, 0x00	; 0
    3f14:	80 e0       	ldi	r24, 0x00	; 0
    3f16:	38 07       	cpc	r19, r24
    3f18:	80 e0       	ldi	r24, 0x00	; 0
    3f1a:	48 07       	cpc	r20, r24
    3f1c:	80 e8       	ldi	r24, 0x80	; 128
    3f1e:	58 07       	cpc	r21, r24
    3f20:	29 f4       	brne	.+10     	; 0x3f2c <__floatsisf+0x54>
    3f22:	60 e0       	ldi	r22, 0x00	; 0
    3f24:	70 e0       	ldi	r23, 0x00	; 0
    3f26:	80 e0       	ldi	r24, 0x00	; 0
    3f28:	9f ec       	ldi	r25, 0xCF	; 207
    3f2a:	30 c0       	rjmp	.+96     	; 0x3f8c <__floatsisf+0xb4>
    3f2c:	ee 24       	eor	r14, r14
    3f2e:	ff 24       	eor	r15, r15
    3f30:	87 01       	movw	r16, r14
    3f32:	e2 1a       	sub	r14, r18
    3f34:	f3 0a       	sbc	r15, r19
    3f36:	04 0b       	sbc	r16, r20
    3f38:	15 0b       	sbc	r17, r21
    3f3a:	02 c0       	rjmp	.+4      	; 0x3f40 <__floatsisf+0x68>
    3f3c:	79 01       	movw	r14, r18
    3f3e:	8a 01       	movw	r16, r20
    3f40:	8e e1       	ldi	r24, 0x1E	; 30
    3f42:	c8 2e       	mov	r12, r24
    3f44:	d1 2c       	mov	r13, r1
    3f46:	dc 82       	std	Y+4, r13	; 0x04
    3f48:	cb 82       	std	Y+3, r12	; 0x03
    3f4a:	ed 82       	std	Y+5, r14	; 0x05
    3f4c:	fe 82       	std	Y+6, r15	; 0x06
    3f4e:	0f 83       	std	Y+7, r16	; 0x07
    3f50:	18 87       	std	Y+8, r17	; 0x08
    3f52:	c8 01       	movw	r24, r16
    3f54:	b7 01       	movw	r22, r14
    3f56:	0e 94 1e 20 	call	0x403c	; 0x403c <__clzsi2>
    3f5a:	01 97       	sbiw	r24, 0x01	; 1
    3f5c:	18 16       	cp	r1, r24
    3f5e:	19 06       	cpc	r1, r25
    3f60:	84 f4       	brge	.+32     	; 0x3f82 <__floatsisf+0xaa>
    3f62:	08 2e       	mov	r0, r24
    3f64:	04 c0       	rjmp	.+8      	; 0x3f6e <__floatsisf+0x96>
    3f66:	ee 0c       	add	r14, r14
    3f68:	ff 1c       	adc	r15, r15
    3f6a:	00 1f       	adc	r16, r16
    3f6c:	11 1f       	adc	r17, r17
    3f6e:	0a 94       	dec	r0
    3f70:	d2 f7       	brpl	.-12     	; 0x3f66 <__floatsisf+0x8e>
    3f72:	ed 82       	std	Y+5, r14	; 0x05
    3f74:	fe 82       	std	Y+6, r15	; 0x06
    3f76:	0f 83       	std	Y+7, r16	; 0x07
    3f78:	18 87       	std	Y+8, r17	; 0x08
    3f7a:	c8 1a       	sub	r12, r24
    3f7c:	d9 0a       	sbc	r13, r25
    3f7e:	dc 82       	std	Y+4, r13	; 0x04
    3f80:	cb 82       	std	Y+3, r12	; 0x03
    3f82:	ba 82       	std	Y+2, r11	; 0x02
    3f84:	ce 01       	movw	r24, r28
    3f86:	01 96       	adiw	r24, 0x01	; 1
    3f88:	0e 94 6d 20 	call	0x40da	; 0x40da <__pack_f>
    3f8c:	28 96       	adiw	r28, 0x08	; 8
    3f8e:	e9 e0       	ldi	r30, 0x09	; 9
    3f90:	0c 94 25 22 	jmp	0x444a	; 0x444a <__epilogue_restores__+0x12>

00003f94 <__fixsfsi>:
    3f94:	ac e0       	ldi	r26, 0x0C	; 12
    3f96:	b0 e0       	ldi	r27, 0x00	; 0
    3f98:	e0 ed       	ldi	r30, 0xD0	; 208
    3f9a:	ff e1       	ldi	r31, 0x1F	; 31
    3f9c:	0c 94 10 22 	jmp	0x4420	; 0x4420 <__prologue_saves__+0x20>
    3fa0:	69 83       	std	Y+1, r22	; 0x01
    3fa2:	7a 83       	std	Y+2, r23	; 0x02
    3fa4:	8b 83       	std	Y+3, r24	; 0x03
    3fa6:	9c 83       	std	Y+4, r25	; 0x04
    3fa8:	ce 01       	movw	r24, r28
    3faa:	01 96       	adiw	r24, 0x01	; 1
    3fac:	be 01       	movw	r22, r28
    3fae:	6b 5f       	subi	r22, 0xFB	; 251
    3fb0:	7f 4f       	sbci	r23, 0xFF	; 255
    3fb2:	0e 94 42 21 	call	0x4284	; 0x4284 <__unpack_f>
    3fb6:	8d 81       	ldd	r24, Y+5	; 0x05
    3fb8:	82 30       	cpi	r24, 0x02	; 2
    3fba:	61 f1       	breq	.+88     	; 0x4014 <__fixsfsi+0x80>
    3fbc:	82 30       	cpi	r24, 0x02	; 2
    3fbe:	50 f1       	brcs	.+84     	; 0x4014 <__fixsfsi+0x80>
    3fc0:	84 30       	cpi	r24, 0x04	; 4
    3fc2:	21 f4       	brne	.+8      	; 0x3fcc <__fixsfsi+0x38>
    3fc4:	8e 81       	ldd	r24, Y+6	; 0x06
    3fc6:	88 23       	and	r24, r24
    3fc8:	51 f1       	breq	.+84     	; 0x401e <__fixsfsi+0x8a>
    3fca:	2e c0       	rjmp	.+92     	; 0x4028 <__fixsfsi+0x94>
    3fcc:	2f 81       	ldd	r18, Y+7	; 0x07
    3fce:	38 85       	ldd	r19, Y+8	; 0x08
    3fd0:	37 fd       	sbrc	r19, 7
    3fd2:	20 c0       	rjmp	.+64     	; 0x4014 <__fixsfsi+0x80>
    3fd4:	6e 81       	ldd	r22, Y+6	; 0x06
    3fd6:	2f 31       	cpi	r18, 0x1F	; 31
    3fd8:	31 05       	cpc	r19, r1
    3fda:	1c f0       	brlt	.+6      	; 0x3fe2 <__fixsfsi+0x4e>
    3fdc:	66 23       	and	r22, r22
    3fde:	f9 f0       	breq	.+62     	; 0x401e <__fixsfsi+0x8a>
    3fe0:	23 c0       	rjmp	.+70     	; 0x4028 <__fixsfsi+0x94>
    3fe2:	8e e1       	ldi	r24, 0x1E	; 30
    3fe4:	90 e0       	ldi	r25, 0x00	; 0
    3fe6:	82 1b       	sub	r24, r18
    3fe8:	93 0b       	sbc	r25, r19
    3fea:	29 85       	ldd	r18, Y+9	; 0x09
    3fec:	3a 85       	ldd	r19, Y+10	; 0x0a
    3fee:	4b 85       	ldd	r20, Y+11	; 0x0b
    3ff0:	5c 85       	ldd	r21, Y+12	; 0x0c
    3ff2:	04 c0       	rjmp	.+8      	; 0x3ffc <__fixsfsi+0x68>
    3ff4:	56 95       	lsr	r21
    3ff6:	47 95       	ror	r20
    3ff8:	37 95       	ror	r19
    3ffa:	27 95       	ror	r18
    3ffc:	8a 95       	dec	r24
    3ffe:	d2 f7       	brpl	.-12     	; 0x3ff4 <__fixsfsi+0x60>
    4000:	66 23       	and	r22, r22
    4002:	b1 f0       	breq	.+44     	; 0x4030 <__fixsfsi+0x9c>
    4004:	50 95       	com	r21
    4006:	40 95       	com	r20
    4008:	30 95       	com	r19
    400a:	21 95       	neg	r18
    400c:	3f 4f       	sbci	r19, 0xFF	; 255
    400e:	4f 4f       	sbci	r20, 0xFF	; 255
    4010:	5f 4f       	sbci	r21, 0xFF	; 255
    4012:	0e c0       	rjmp	.+28     	; 0x4030 <__fixsfsi+0x9c>
    4014:	20 e0       	ldi	r18, 0x00	; 0
    4016:	30 e0       	ldi	r19, 0x00	; 0
    4018:	40 e0       	ldi	r20, 0x00	; 0
    401a:	50 e0       	ldi	r21, 0x00	; 0
    401c:	09 c0       	rjmp	.+18     	; 0x4030 <__fixsfsi+0x9c>
    401e:	2f ef       	ldi	r18, 0xFF	; 255
    4020:	3f ef       	ldi	r19, 0xFF	; 255
    4022:	4f ef       	ldi	r20, 0xFF	; 255
    4024:	5f e7       	ldi	r21, 0x7F	; 127
    4026:	04 c0       	rjmp	.+8      	; 0x4030 <__fixsfsi+0x9c>
    4028:	20 e0       	ldi	r18, 0x00	; 0
    402a:	30 e0       	ldi	r19, 0x00	; 0
    402c:	40 e0       	ldi	r20, 0x00	; 0
    402e:	50 e8       	ldi	r21, 0x80	; 128
    4030:	b9 01       	movw	r22, r18
    4032:	ca 01       	movw	r24, r20
    4034:	2c 96       	adiw	r28, 0x0c	; 12
    4036:	e2 e0       	ldi	r30, 0x02	; 2
    4038:	0c 94 2c 22 	jmp	0x4458	; 0x4458 <__epilogue_restores__+0x20>

0000403c <__clzsi2>:
    403c:	ef 92       	push	r14
    403e:	ff 92       	push	r15
    4040:	0f 93       	push	r16
    4042:	1f 93       	push	r17
    4044:	7b 01       	movw	r14, r22
    4046:	8c 01       	movw	r16, r24
    4048:	80 e0       	ldi	r24, 0x00	; 0
    404a:	e8 16       	cp	r14, r24
    404c:	80 e0       	ldi	r24, 0x00	; 0
    404e:	f8 06       	cpc	r15, r24
    4050:	81 e0       	ldi	r24, 0x01	; 1
    4052:	08 07       	cpc	r16, r24
    4054:	80 e0       	ldi	r24, 0x00	; 0
    4056:	18 07       	cpc	r17, r24
    4058:	88 f4       	brcc	.+34     	; 0x407c <__clzsi2+0x40>
    405a:	8f ef       	ldi	r24, 0xFF	; 255
    405c:	e8 16       	cp	r14, r24
    405e:	f1 04       	cpc	r15, r1
    4060:	01 05       	cpc	r16, r1
    4062:	11 05       	cpc	r17, r1
    4064:	31 f0       	breq	.+12     	; 0x4072 <__clzsi2+0x36>
    4066:	28 f0       	brcs	.+10     	; 0x4072 <__clzsi2+0x36>
    4068:	88 e0       	ldi	r24, 0x08	; 8
    406a:	90 e0       	ldi	r25, 0x00	; 0
    406c:	a0 e0       	ldi	r26, 0x00	; 0
    406e:	b0 e0       	ldi	r27, 0x00	; 0
    4070:	17 c0       	rjmp	.+46     	; 0x40a0 <__clzsi2+0x64>
    4072:	80 e0       	ldi	r24, 0x00	; 0
    4074:	90 e0       	ldi	r25, 0x00	; 0
    4076:	a0 e0       	ldi	r26, 0x00	; 0
    4078:	b0 e0       	ldi	r27, 0x00	; 0
    407a:	12 c0       	rjmp	.+36     	; 0x40a0 <__clzsi2+0x64>
    407c:	80 e0       	ldi	r24, 0x00	; 0
    407e:	e8 16       	cp	r14, r24
    4080:	80 e0       	ldi	r24, 0x00	; 0
    4082:	f8 06       	cpc	r15, r24
    4084:	80 e0       	ldi	r24, 0x00	; 0
    4086:	08 07       	cpc	r16, r24
    4088:	81 e0       	ldi	r24, 0x01	; 1
    408a:	18 07       	cpc	r17, r24
    408c:	28 f0       	brcs	.+10     	; 0x4098 <__clzsi2+0x5c>
    408e:	88 e1       	ldi	r24, 0x18	; 24
    4090:	90 e0       	ldi	r25, 0x00	; 0
    4092:	a0 e0       	ldi	r26, 0x00	; 0
    4094:	b0 e0       	ldi	r27, 0x00	; 0
    4096:	04 c0       	rjmp	.+8      	; 0x40a0 <__clzsi2+0x64>
    4098:	80 e1       	ldi	r24, 0x10	; 16
    409a:	90 e0       	ldi	r25, 0x00	; 0
    409c:	a0 e0       	ldi	r26, 0x00	; 0
    409e:	b0 e0       	ldi	r27, 0x00	; 0
    40a0:	20 e2       	ldi	r18, 0x20	; 32
    40a2:	30 e0       	ldi	r19, 0x00	; 0
    40a4:	40 e0       	ldi	r20, 0x00	; 0
    40a6:	50 e0       	ldi	r21, 0x00	; 0
    40a8:	28 1b       	sub	r18, r24
    40aa:	39 0b       	sbc	r19, r25
    40ac:	4a 0b       	sbc	r20, r26
    40ae:	5b 0b       	sbc	r21, r27
    40b0:	04 c0       	rjmp	.+8      	; 0x40ba <__clzsi2+0x7e>
    40b2:	16 95       	lsr	r17
    40b4:	07 95       	ror	r16
    40b6:	f7 94       	ror	r15
    40b8:	e7 94       	ror	r14
    40ba:	8a 95       	dec	r24
    40bc:	d2 f7       	brpl	.-12     	; 0x40b2 <__clzsi2+0x76>
    40be:	f7 01       	movw	r30, r14
    40c0:	e1 5e       	subi	r30, 0xE1	; 225
    40c2:	fd 4f       	sbci	r31, 0xFD	; 253
    40c4:	80 81       	ld	r24, Z
    40c6:	28 1b       	sub	r18, r24
    40c8:	31 09       	sbc	r19, r1
    40ca:	41 09       	sbc	r20, r1
    40cc:	51 09       	sbc	r21, r1
    40ce:	c9 01       	movw	r24, r18
    40d0:	1f 91       	pop	r17
    40d2:	0f 91       	pop	r16
    40d4:	ff 90       	pop	r15
    40d6:	ef 90       	pop	r14
    40d8:	08 95       	ret

000040da <__pack_f>:
    40da:	df 92       	push	r13
    40dc:	ef 92       	push	r14
    40de:	ff 92       	push	r15
    40e0:	0f 93       	push	r16
    40e2:	1f 93       	push	r17
    40e4:	fc 01       	movw	r30, r24
    40e6:	e4 80       	ldd	r14, Z+4	; 0x04
    40e8:	f5 80       	ldd	r15, Z+5	; 0x05
    40ea:	06 81       	ldd	r16, Z+6	; 0x06
    40ec:	17 81       	ldd	r17, Z+7	; 0x07
    40ee:	d1 80       	ldd	r13, Z+1	; 0x01
    40f0:	80 81       	ld	r24, Z
    40f2:	82 30       	cpi	r24, 0x02	; 2
    40f4:	48 f4       	brcc	.+18     	; 0x4108 <__pack_f+0x2e>
    40f6:	80 e0       	ldi	r24, 0x00	; 0
    40f8:	90 e0       	ldi	r25, 0x00	; 0
    40fa:	a0 e1       	ldi	r26, 0x10	; 16
    40fc:	b0 e0       	ldi	r27, 0x00	; 0
    40fe:	e8 2a       	or	r14, r24
    4100:	f9 2a       	or	r15, r25
    4102:	0a 2b       	or	r16, r26
    4104:	1b 2b       	or	r17, r27
    4106:	a5 c0       	rjmp	.+330    	; 0x4252 <__pack_f+0x178>
    4108:	84 30       	cpi	r24, 0x04	; 4
    410a:	09 f4       	brne	.+2      	; 0x410e <__pack_f+0x34>
    410c:	9f c0       	rjmp	.+318    	; 0x424c <__pack_f+0x172>
    410e:	82 30       	cpi	r24, 0x02	; 2
    4110:	21 f4       	brne	.+8      	; 0x411a <__pack_f+0x40>
    4112:	ee 24       	eor	r14, r14
    4114:	ff 24       	eor	r15, r15
    4116:	87 01       	movw	r16, r14
    4118:	05 c0       	rjmp	.+10     	; 0x4124 <__pack_f+0x4a>
    411a:	e1 14       	cp	r14, r1
    411c:	f1 04       	cpc	r15, r1
    411e:	01 05       	cpc	r16, r1
    4120:	11 05       	cpc	r17, r1
    4122:	19 f4       	brne	.+6      	; 0x412a <__pack_f+0x50>
    4124:	e0 e0       	ldi	r30, 0x00	; 0
    4126:	f0 e0       	ldi	r31, 0x00	; 0
    4128:	96 c0       	rjmp	.+300    	; 0x4256 <__pack_f+0x17c>
    412a:	62 81       	ldd	r22, Z+2	; 0x02
    412c:	73 81       	ldd	r23, Z+3	; 0x03
    412e:	9f ef       	ldi	r25, 0xFF	; 255
    4130:	62 38       	cpi	r22, 0x82	; 130
    4132:	79 07       	cpc	r23, r25
    4134:	0c f0       	brlt	.+2      	; 0x4138 <__pack_f+0x5e>
    4136:	5b c0       	rjmp	.+182    	; 0x41ee <__pack_f+0x114>
    4138:	22 e8       	ldi	r18, 0x82	; 130
    413a:	3f ef       	ldi	r19, 0xFF	; 255
    413c:	26 1b       	sub	r18, r22
    413e:	37 0b       	sbc	r19, r23
    4140:	2a 31       	cpi	r18, 0x1A	; 26
    4142:	31 05       	cpc	r19, r1
    4144:	2c f0       	brlt	.+10     	; 0x4150 <__pack_f+0x76>
    4146:	20 e0       	ldi	r18, 0x00	; 0
    4148:	30 e0       	ldi	r19, 0x00	; 0
    414a:	40 e0       	ldi	r20, 0x00	; 0
    414c:	50 e0       	ldi	r21, 0x00	; 0
    414e:	2a c0       	rjmp	.+84     	; 0x41a4 <__pack_f+0xca>
    4150:	b8 01       	movw	r22, r16
    4152:	a7 01       	movw	r20, r14
    4154:	02 2e       	mov	r0, r18
    4156:	04 c0       	rjmp	.+8      	; 0x4160 <__pack_f+0x86>
    4158:	76 95       	lsr	r23
    415a:	67 95       	ror	r22
    415c:	57 95       	ror	r21
    415e:	47 95       	ror	r20
    4160:	0a 94       	dec	r0
    4162:	d2 f7       	brpl	.-12     	; 0x4158 <__pack_f+0x7e>
    4164:	81 e0       	ldi	r24, 0x01	; 1
    4166:	90 e0       	ldi	r25, 0x00	; 0
    4168:	a0 e0       	ldi	r26, 0x00	; 0
    416a:	b0 e0       	ldi	r27, 0x00	; 0
    416c:	04 c0       	rjmp	.+8      	; 0x4176 <__pack_f+0x9c>
    416e:	88 0f       	add	r24, r24
    4170:	99 1f       	adc	r25, r25
    4172:	aa 1f       	adc	r26, r26
    4174:	bb 1f       	adc	r27, r27
    4176:	2a 95       	dec	r18
    4178:	d2 f7       	brpl	.-12     	; 0x416e <__pack_f+0x94>
    417a:	01 97       	sbiw	r24, 0x01	; 1
    417c:	a1 09       	sbc	r26, r1
    417e:	b1 09       	sbc	r27, r1
    4180:	8e 21       	and	r24, r14
    4182:	9f 21       	and	r25, r15
    4184:	a0 23       	and	r26, r16
    4186:	b1 23       	and	r27, r17
    4188:	00 97       	sbiw	r24, 0x00	; 0
    418a:	a1 05       	cpc	r26, r1
    418c:	b1 05       	cpc	r27, r1
    418e:	21 f0       	breq	.+8      	; 0x4198 <__pack_f+0xbe>
    4190:	81 e0       	ldi	r24, 0x01	; 1
    4192:	90 e0       	ldi	r25, 0x00	; 0
    4194:	a0 e0       	ldi	r26, 0x00	; 0
    4196:	b0 e0       	ldi	r27, 0x00	; 0
    4198:	9a 01       	movw	r18, r20
    419a:	ab 01       	movw	r20, r22
    419c:	28 2b       	or	r18, r24
    419e:	39 2b       	or	r19, r25
    41a0:	4a 2b       	or	r20, r26
    41a2:	5b 2b       	or	r21, r27
    41a4:	da 01       	movw	r26, r20
    41a6:	c9 01       	movw	r24, r18
    41a8:	8f 77       	andi	r24, 0x7F	; 127
    41aa:	90 70       	andi	r25, 0x00	; 0
    41ac:	a0 70       	andi	r26, 0x00	; 0
    41ae:	b0 70       	andi	r27, 0x00	; 0
    41b0:	80 34       	cpi	r24, 0x40	; 64
    41b2:	91 05       	cpc	r25, r1
    41b4:	a1 05       	cpc	r26, r1
    41b6:	b1 05       	cpc	r27, r1
    41b8:	39 f4       	brne	.+14     	; 0x41c8 <__pack_f+0xee>
    41ba:	27 ff       	sbrs	r18, 7
    41bc:	09 c0       	rjmp	.+18     	; 0x41d0 <__pack_f+0xf6>
    41be:	20 5c       	subi	r18, 0xC0	; 192
    41c0:	3f 4f       	sbci	r19, 0xFF	; 255
    41c2:	4f 4f       	sbci	r20, 0xFF	; 255
    41c4:	5f 4f       	sbci	r21, 0xFF	; 255
    41c6:	04 c0       	rjmp	.+8      	; 0x41d0 <__pack_f+0xf6>
    41c8:	21 5c       	subi	r18, 0xC1	; 193
    41ca:	3f 4f       	sbci	r19, 0xFF	; 255
    41cc:	4f 4f       	sbci	r20, 0xFF	; 255
    41ce:	5f 4f       	sbci	r21, 0xFF	; 255
    41d0:	e0 e0       	ldi	r30, 0x00	; 0
    41d2:	f0 e0       	ldi	r31, 0x00	; 0
    41d4:	20 30       	cpi	r18, 0x00	; 0
    41d6:	a0 e0       	ldi	r26, 0x00	; 0
    41d8:	3a 07       	cpc	r19, r26
    41da:	a0 e0       	ldi	r26, 0x00	; 0
    41dc:	4a 07       	cpc	r20, r26
    41de:	a0 e4       	ldi	r26, 0x40	; 64
    41e0:	5a 07       	cpc	r21, r26
    41e2:	10 f0       	brcs	.+4      	; 0x41e8 <__pack_f+0x10e>
    41e4:	e1 e0       	ldi	r30, 0x01	; 1
    41e6:	f0 e0       	ldi	r31, 0x00	; 0
    41e8:	79 01       	movw	r14, r18
    41ea:	8a 01       	movw	r16, r20
    41ec:	27 c0       	rjmp	.+78     	; 0x423c <__pack_f+0x162>
    41ee:	60 38       	cpi	r22, 0x80	; 128
    41f0:	71 05       	cpc	r23, r1
    41f2:	64 f5       	brge	.+88     	; 0x424c <__pack_f+0x172>
    41f4:	fb 01       	movw	r30, r22
    41f6:	e1 58       	subi	r30, 0x81	; 129
    41f8:	ff 4f       	sbci	r31, 0xFF	; 255
    41fa:	d8 01       	movw	r26, r16
    41fc:	c7 01       	movw	r24, r14
    41fe:	8f 77       	andi	r24, 0x7F	; 127
    4200:	90 70       	andi	r25, 0x00	; 0
    4202:	a0 70       	andi	r26, 0x00	; 0
    4204:	b0 70       	andi	r27, 0x00	; 0
    4206:	80 34       	cpi	r24, 0x40	; 64
    4208:	91 05       	cpc	r25, r1
    420a:	a1 05       	cpc	r26, r1
    420c:	b1 05       	cpc	r27, r1
    420e:	39 f4       	brne	.+14     	; 0x421e <__pack_f+0x144>
    4210:	e7 fe       	sbrs	r14, 7
    4212:	0d c0       	rjmp	.+26     	; 0x422e <__pack_f+0x154>
    4214:	80 e4       	ldi	r24, 0x40	; 64
    4216:	90 e0       	ldi	r25, 0x00	; 0
    4218:	a0 e0       	ldi	r26, 0x00	; 0
    421a:	b0 e0       	ldi	r27, 0x00	; 0
    421c:	04 c0       	rjmp	.+8      	; 0x4226 <__pack_f+0x14c>
    421e:	8f e3       	ldi	r24, 0x3F	; 63
    4220:	90 e0       	ldi	r25, 0x00	; 0
    4222:	a0 e0       	ldi	r26, 0x00	; 0
    4224:	b0 e0       	ldi	r27, 0x00	; 0
    4226:	e8 0e       	add	r14, r24
    4228:	f9 1e       	adc	r15, r25
    422a:	0a 1f       	adc	r16, r26
    422c:	1b 1f       	adc	r17, r27
    422e:	17 ff       	sbrs	r17, 7
    4230:	05 c0       	rjmp	.+10     	; 0x423c <__pack_f+0x162>
    4232:	16 95       	lsr	r17
    4234:	07 95       	ror	r16
    4236:	f7 94       	ror	r15
    4238:	e7 94       	ror	r14
    423a:	31 96       	adiw	r30, 0x01	; 1
    423c:	87 e0       	ldi	r24, 0x07	; 7
    423e:	16 95       	lsr	r17
    4240:	07 95       	ror	r16
    4242:	f7 94       	ror	r15
    4244:	e7 94       	ror	r14
    4246:	8a 95       	dec	r24
    4248:	d1 f7       	brne	.-12     	; 0x423e <__pack_f+0x164>
    424a:	05 c0       	rjmp	.+10     	; 0x4256 <__pack_f+0x17c>
    424c:	ee 24       	eor	r14, r14
    424e:	ff 24       	eor	r15, r15
    4250:	87 01       	movw	r16, r14
    4252:	ef ef       	ldi	r30, 0xFF	; 255
    4254:	f0 e0       	ldi	r31, 0x00	; 0
    4256:	6e 2f       	mov	r22, r30
    4258:	67 95       	ror	r22
    425a:	66 27       	eor	r22, r22
    425c:	67 95       	ror	r22
    425e:	90 2f       	mov	r25, r16
    4260:	9f 77       	andi	r25, 0x7F	; 127
    4262:	d7 94       	ror	r13
    4264:	dd 24       	eor	r13, r13
    4266:	d7 94       	ror	r13
    4268:	8e 2f       	mov	r24, r30
    426a:	86 95       	lsr	r24
    426c:	49 2f       	mov	r20, r25
    426e:	46 2b       	or	r20, r22
    4270:	58 2f       	mov	r21, r24
    4272:	5d 29       	or	r21, r13
    4274:	b7 01       	movw	r22, r14
    4276:	ca 01       	movw	r24, r20
    4278:	1f 91       	pop	r17
    427a:	0f 91       	pop	r16
    427c:	ff 90       	pop	r15
    427e:	ef 90       	pop	r14
    4280:	df 90       	pop	r13
    4282:	08 95       	ret

00004284 <__unpack_f>:
    4284:	fc 01       	movw	r30, r24
    4286:	db 01       	movw	r26, r22
    4288:	40 81       	ld	r20, Z
    428a:	51 81       	ldd	r21, Z+1	; 0x01
    428c:	22 81       	ldd	r18, Z+2	; 0x02
    428e:	62 2f       	mov	r22, r18
    4290:	6f 77       	andi	r22, 0x7F	; 127
    4292:	70 e0       	ldi	r23, 0x00	; 0
    4294:	22 1f       	adc	r18, r18
    4296:	22 27       	eor	r18, r18
    4298:	22 1f       	adc	r18, r18
    429a:	93 81       	ldd	r25, Z+3	; 0x03
    429c:	89 2f       	mov	r24, r25
    429e:	88 0f       	add	r24, r24
    42a0:	82 2b       	or	r24, r18
    42a2:	28 2f       	mov	r18, r24
    42a4:	30 e0       	ldi	r19, 0x00	; 0
    42a6:	99 1f       	adc	r25, r25
    42a8:	99 27       	eor	r25, r25
    42aa:	99 1f       	adc	r25, r25
    42ac:	11 96       	adiw	r26, 0x01	; 1
    42ae:	9c 93       	st	X, r25
    42b0:	11 97       	sbiw	r26, 0x01	; 1
    42b2:	21 15       	cp	r18, r1
    42b4:	31 05       	cpc	r19, r1
    42b6:	a9 f5       	brne	.+106    	; 0x4322 <__unpack_f+0x9e>
    42b8:	41 15       	cp	r20, r1
    42ba:	51 05       	cpc	r21, r1
    42bc:	61 05       	cpc	r22, r1
    42be:	71 05       	cpc	r23, r1
    42c0:	11 f4       	brne	.+4      	; 0x42c6 <__unpack_f+0x42>
    42c2:	82 e0       	ldi	r24, 0x02	; 2
    42c4:	37 c0       	rjmp	.+110    	; 0x4334 <__unpack_f+0xb0>
    42c6:	82 e8       	ldi	r24, 0x82	; 130
    42c8:	9f ef       	ldi	r25, 0xFF	; 255
    42ca:	13 96       	adiw	r26, 0x03	; 3
    42cc:	9c 93       	st	X, r25
    42ce:	8e 93       	st	-X, r24
    42d0:	12 97       	sbiw	r26, 0x02	; 2
    42d2:	9a 01       	movw	r18, r20
    42d4:	ab 01       	movw	r20, r22
    42d6:	67 e0       	ldi	r22, 0x07	; 7
    42d8:	22 0f       	add	r18, r18
    42da:	33 1f       	adc	r19, r19
    42dc:	44 1f       	adc	r20, r20
    42de:	55 1f       	adc	r21, r21
    42e0:	6a 95       	dec	r22
    42e2:	d1 f7       	brne	.-12     	; 0x42d8 <__unpack_f+0x54>
    42e4:	83 e0       	ldi	r24, 0x03	; 3
    42e6:	8c 93       	st	X, r24
    42e8:	0d c0       	rjmp	.+26     	; 0x4304 <__unpack_f+0x80>
    42ea:	22 0f       	add	r18, r18
    42ec:	33 1f       	adc	r19, r19
    42ee:	44 1f       	adc	r20, r20
    42f0:	55 1f       	adc	r21, r21
    42f2:	12 96       	adiw	r26, 0x02	; 2
    42f4:	8d 91       	ld	r24, X+
    42f6:	9c 91       	ld	r25, X
    42f8:	13 97       	sbiw	r26, 0x03	; 3
    42fa:	01 97       	sbiw	r24, 0x01	; 1
    42fc:	13 96       	adiw	r26, 0x03	; 3
    42fe:	9c 93       	st	X, r25
    4300:	8e 93       	st	-X, r24
    4302:	12 97       	sbiw	r26, 0x02	; 2
    4304:	20 30       	cpi	r18, 0x00	; 0
    4306:	80 e0       	ldi	r24, 0x00	; 0
    4308:	38 07       	cpc	r19, r24
    430a:	80 e0       	ldi	r24, 0x00	; 0
    430c:	48 07       	cpc	r20, r24
    430e:	80 e4       	ldi	r24, 0x40	; 64
    4310:	58 07       	cpc	r21, r24
    4312:	58 f3       	brcs	.-42     	; 0x42ea <__unpack_f+0x66>
    4314:	14 96       	adiw	r26, 0x04	; 4
    4316:	2d 93       	st	X+, r18
    4318:	3d 93       	st	X+, r19
    431a:	4d 93       	st	X+, r20
    431c:	5c 93       	st	X, r21
    431e:	17 97       	sbiw	r26, 0x07	; 7
    4320:	08 95       	ret
    4322:	2f 3f       	cpi	r18, 0xFF	; 255
    4324:	31 05       	cpc	r19, r1
    4326:	79 f4       	brne	.+30     	; 0x4346 <__unpack_f+0xc2>
    4328:	41 15       	cp	r20, r1
    432a:	51 05       	cpc	r21, r1
    432c:	61 05       	cpc	r22, r1
    432e:	71 05       	cpc	r23, r1
    4330:	19 f4       	brne	.+6      	; 0x4338 <__unpack_f+0xb4>
    4332:	84 e0       	ldi	r24, 0x04	; 4
    4334:	8c 93       	st	X, r24
    4336:	08 95       	ret
    4338:	64 ff       	sbrs	r22, 4
    433a:	03 c0       	rjmp	.+6      	; 0x4342 <__unpack_f+0xbe>
    433c:	81 e0       	ldi	r24, 0x01	; 1
    433e:	8c 93       	st	X, r24
    4340:	12 c0       	rjmp	.+36     	; 0x4366 <__unpack_f+0xe2>
    4342:	1c 92       	st	X, r1
    4344:	10 c0       	rjmp	.+32     	; 0x4366 <__unpack_f+0xe2>
    4346:	2f 57       	subi	r18, 0x7F	; 127
    4348:	30 40       	sbci	r19, 0x00	; 0
    434a:	13 96       	adiw	r26, 0x03	; 3
    434c:	3c 93       	st	X, r19
    434e:	2e 93       	st	-X, r18
    4350:	12 97       	sbiw	r26, 0x02	; 2
    4352:	83 e0       	ldi	r24, 0x03	; 3
    4354:	8c 93       	st	X, r24
    4356:	87 e0       	ldi	r24, 0x07	; 7
    4358:	44 0f       	add	r20, r20
    435a:	55 1f       	adc	r21, r21
    435c:	66 1f       	adc	r22, r22
    435e:	77 1f       	adc	r23, r23
    4360:	8a 95       	dec	r24
    4362:	d1 f7       	brne	.-12     	; 0x4358 <__unpack_f+0xd4>
    4364:	70 64       	ori	r23, 0x40	; 64
    4366:	14 96       	adiw	r26, 0x04	; 4
    4368:	4d 93       	st	X+, r20
    436a:	5d 93       	st	X+, r21
    436c:	6d 93       	st	X+, r22
    436e:	7c 93       	st	X, r23
    4370:	17 97       	sbiw	r26, 0x07	; 7
    4372:	08 95       	ret

00004374 <__mulsi3>:
    4374:	62 9f       	mul	r22, r18
    4376:	d0 01       	movw	r26, r0
    4378:	73 9f       	mul	r23, r19
    437a:	f0 01       	movw	r30, r0
    437c:	82 9f       	mul	r24, r18
    437e:	e0 0d       	add	r30, r0
    4380:	f1 1d       	adc	r31, r1
    4382:	64 9f       	mul	r22, r20
    4384:	e0 0d       	add	r30, r0
    4386:	f1 1d       	adc	r31, r1
    4388:	92 9f       	mul	r25, r18
    438a:	f0 0d       	add	r31, r0
    438c:	83 9f       	mul	r24, r19
    438e:	f0 0d       	add	r31, r0
    4390:	74 9f       	mul	r23, r20
    4392:	f0 0d       	add	r31, r0
    4394:	65 9f       	mul	r22, r21
    4396:	f0 0d       	add	r31, r0
    4398:	99 27       	eor	r25, r25
    439a:	72 9f       	mul	r23, r18
    439c:	b0 0d       	add	r27, r0
    439e:	e1 1d       	adc	r30, r1
    43a0:	f9 1f       	adc	r31, r25
    43a2:	63 9f       	mul	r22, r19
    43a4:	b0 0d       	add	r27, r0
    43a6:	e1 1d       	adc	r30, r1
    43a8:	f9 1f       	adc	r31, r25
    43aa:	bd 01       	movw	r22, r26
    43ac:	cf 01       	movw	r24, r30
    43ae:	11 24       	eor	r1, r1
    43b0:	08 95       	ret

000043b2 <__udivmodhi4>:
    43b2:	aa 1b       	sub	r26, r26
    43b4:	bb 1b       	sub	r27, r27
    43b6:	51 e1       	ldi	r21, 0x11	; 17
    43b8:	07 c0       	rjmp	.+14     	; 0x43c8 <__udivmodhi4_ep>

000043ba <__udivmodhi4_loop>:
    43ba:	aa 1f       	adc	r26, r26
    43bc:	bb 1f       	adc	r27, r27
    43be:	a6 17       	cp	r26, r22
    43c0:	b7 07       	cpc	r27, r23
    43c2:	10 f0       	brcs	.+4      	; 0x43c8 <__udivmodhi4_ep>
    43c4:	a6 1b       	sub	r26, r22
    43c6:	b7 0b       	sbc	r27, r23

000043c8 <__udivmodhi4_ep>:
    43c8:	88 1f       	adc	r24, r24
    43ca:	99 1f       	adc	r25, r25
    43cc:	5a 95       	dec	r21
    43ce:	a9 f7       	brne	.-22     	; 0x43ba <__udivmodhi4_loop>
    43d0:	80 95       	com	r24
    43d2:	90 95       	com	r25
    43d4:	bc 01       	movw	r22, r24
    43d6:	cd 01       	movw	r24, r26
    43d8:	08 95       	ret

000043da <__divmodhi4>:
    43da:	97 fb       	bst	r25, 7
    43dc:	09 2e       	mov	r0, r25
    43de:	07 26       	eor	r0, r23
    43e0:	0a d0       	rcall	.+20     	; 0x43f6 <__divmodhi4_neg1>
    43e2:	77 fd       	sbrc	r23, 7
    43e4:	04 d0       	rcall	.+8      	; 0x43ee <__divmodhi4_neg2>
    43e6:	e5 df       	rcall	.-54     	; 0x43b2 <__udivmodhi4>
    43e8:	06 d0       	rcall	.+12     	; 0x43f6 <__divmodhi4_neg1>
    43ea:	00 20       	and	r0, r0
    43ec:	1a f4       	brpl	.+6      	; 0x43f4 <__divmodhi4_exit>

000043ee <__divmodhi4_neg2>:
    43ee:	70 95       	com	r23
    43f0:	61 95       	neg	r22
    43f2:	7f 4f       	sbci	r23, 0xFF	; 255

000043f4 <__divmodhi4_exit>:
    43f4:	08 95       	ret

000043f6 <__divmodhi4_neg1>:
    43f6:	f6 f7       	brtc	.-4      	; 0x43f4 <__divmodhi4_exit>
    43f8:	90 95       	com	r25
    43fa:	81 95       	neg	r24
    43fc:	9f 4f       	sbci	r25, 0xFF	; 255
    43fe:	08 95       	ret

00004400 <__prologue_saves__>:
    4400:	2f 92       	push	r2
    4402:	3f 92       	push	r3
    4404:	4f 92       	push	r4
    4406:	5f 92       	push	r5
    4408:	6f 92       	push	r6
    440a:	7f 92       	push	r7
    440c:	8f 92       	push	r8
    440e:	9f 92       	push	r9
    4410:	af 92       	push	r10
    4412:	bf 92       	push	r11
    4414:	cf 92       	push	r12
    4416:	df 92       	push	r13
    4418:	ef 92       	push	r14
    441a:	ff 92       	push	r15
    441c:	0f 93       	push	r16
    441e:	1f 93       	push	r17
    4420:	cf 93       	push	r28
    4422:	df 93       	push	r29
    4424:	cd b7       	in	r28, 0x3d	; 61
    4426:	de b7       	in	r29, 0x3e	; 62
    4428:	ca 1b       	sub	r28, r26
    442a:	db 0b       	sbc	r29, r27
    442c:	0f b6       	in	r0, 0x3f	; 63
    442e:	f8 94       	cli
    4430:	de bf       	out	0x3e, r29	; 62
    4432:	0f be       	out	0x3f, r0	; 63
    4434:	cd bf       	out	0x3d, r28	; 61
    4436:	19 94       	eijmp

00004438 <__epilogue_restores__>:
    4438:	2a 88       	ldd	r2, Y+18	; 0x12
    443a:	39 88       	ldd	r3, Y+17	; 0x11
    443c:	48 88       	ldd	r4, Y+16	; 0x10
    443e:	5f 84       	ldd	r5, Y+15	; 0x0f
    4440:	6e 84       	ldd	r6, Y+14	; 0x0e
    4442:	7d 84       	ldd	r7, Y+13	; 0x0d
    4444:	8c 84       	ldd	r8, Y+12	; 0x0c
    4446:	9b 84       	ldd	r9, Y+11	; 0x0b
    4448:	aa 84       	ldd	r10, Y+10	; 0x0a
    444a:	b9 84       	ldd	r11, Y+9	; 0x09
    444c:	c8 84       	ldd	r12, Y+8	; 0x08
    444e:	df 80       	ldd	r13, Y+7	; 0x07
    4450:	ee 80       	ldd	r14, Y+6	; 0x06
    4452:	fd 80       	ldd	r15, Y+5	; 0x05
    4454:	0c 81       	ldd	r16, Y+4	; 0x04
    4456:	1b 81       	ldd	r17, Y+3	; 0x03
    4458:	aa 81       	ldd	r26, Y+2	; 0x02
    445a:	b9 81       	ldd	r27, Y+1	; 0x01
    445c:	ce 0f       	add	r28, r30
    445e:	d1 1d       	adc	r29, r1
    4460:	0f b6       	in	r0, 0x3f	; 63
    4462:	f8 94       	cli
    4464:	de bf       	out	0x3e, r29	; 62
    4466:	0f be       	out	0x3f, r0	; 63
    4468:	cd bf       	out	0x3d, r28	; 61
    446a:	ed 01       	movw	r28, r26
    446c:	08 95       	ret

0000446e <do_rand>:
    446e:	af 92       	push	r10
    4470:	bf 92       	push	r11
    4472:	cf 92       	push	r12
    4474:	df 92       	push	r13
    4476:	ef 92       	push	r14
    4478:	ff 92       	push	r15
    447a:	0f 93       	push	r16
    447c:	1f 93       	push	r17
    447e:	cf 93       	push	r28
    4480:	df 93       	push	r29
    4482:	ec 01       	movw	r28, r24
    4484:	a8 80       	ld	r10, Y
    4486:	b9 80       	ldd	r11, Y+1	; 0x01
    4488:	ca 80       	ldd	r12, Y+2	; 0x02
    448a:	db 80       	ldd	r13, Y+3	; 0x03
    448c:	a1 14       	cp	r10, r1
    448e:	b1 04       	cpc	r11, r1
    4490:	c1 04       	cpc	r12, r1
    4492:	d1 04       	cpc	r13, r1
    4494:	41 f4       	brne	.+16     	; 0x44a6 <do_rand+0x38>
    4496:	84 e2       	ldi	r24, 0x24	; 36
    4498:	a8 2e       	mov	r10, r24
    449a:	89 ed       	ldi	r24, 0xD9	; 217
    449c:	b8 2e       	mov	r11, r24
    449e:	8b e5       	ldi	r24, 0x5B	; 91
    44a0:	c8 2e       	mov	r12, r24
    44a2:	87 e0       	ldi	r24, 0x07	; 7
    44a4:	d8 2e       	mov	r13, r24
    44a6:	c6 01       	movw	r24, r12
    44a8:	b5 01       	movw	r22, r10
    44aa:	2d e1       	ldi	r18, 0x1D	; 29
    44ac:	33 ef       	ldi	r19, 0xF3	; 243
    44ae:	41 e0       	ldi	r20, 0x01	; 1
    44b0:	50 e0       	ldi	r21, 0x00	; 0
    44b2:	0e 94 de 24 	call	0x49bc	; 0x49bc <__divmodsi4>
    44b6:	27 ea       	ldi	r18, 0xA7	; 167
    44b8:	31 e4       	ldi	r19, 0x41	; 65
    44ba:	40 e0       	ldi	r20, 0x00	; 0
    44bc:	50 e0       	ldi	r21, 0x00	; 0
    44be:	0e 94 ba 21 	call	0x4374	; 0x4374 <__mulsi3>
    44c2:	7b 01       	movw	r14, r22
    44c4:	8c 01       	movw	r16, r24
    44c6:	c6 01       	movw	r24, r12
    44c8:	b5 01       	movw	r22, r10
    44ca:	2d e1       	ldi	r18, 0x1D	; 29
    44cc:	33 ef       	ldi	r19, 0xF3	; 243
    44ce:	41 e0       	ldi	r20, 0x01	; 1
    44d0:	50 e0       	ldi	r21, 0x00	; 0
    44d2:	0e 94 de 24 	call	0x49bc	; 0x49bc <__divmodsi4>
    44d6:	ca 01       	movw	r24, r20
    44d8:	b9 01       	movw	r22, r18
    44da:	2c ee       	ldi	r18, 0xEC	; 236
    44dc:	34 ef       	ldi	r19, 0xF4	; 244
    44de:	4f ef       	ldi	r20, 0xFF	; 255
    44e0:	5f ef       	ldi	r21, 0xFF	; 255
    44e2:	0e 94 ba 21 	call	0x4374	; 0x4374 <__mulsi3>
    44e6:	6e 0d       	add	r22, r14
    44e8:	7f 1d       	adc	r23, r15
    44ea:	80 1f       	adc	r24, r16
    44ec:	91 1f       	adc	r25, r17
    44ee:	97 ff       	sbrs	r25, 7
    44f0:	04 c0       	rjmp	.+8      	; 0x44fa <do_rand+0x8c>
    44f2:	61 50       	subi	r22, 0x01	; 1
    44f4:	70 40       	sbci	r23, 0x00	; 0
    44f6:	80 40       	sbci	r24, 0x00	; 0
    44f8:	90 48       	sbci	r25, 0x80	; 128
    44fa:	68 83       	st	Y, r22
    44fc:	79 83       	std	Y+1, r23	; 0x01
    44fe:	8a 83       	std	Y+2, r24	; 0x02
    4500:	9b 83       	std	Y+3, r25	; 0x03
    4502:	9b 01       	movw	r18, r22
    4504:	3f 77       	andi	r19, 0x7F	; 127
    4506:	c9 01       	movw	r24, r18
    4508:	df 91       	pop	r29
    450a:	cf 91       	pop	r28
    450c:	1f 91       	pop	r17
    450e:	0f 91       	pop	r16
    4510:	ff 90       	pop	r15
    4512:	ef 90       	pop	r14
    4514:	df 90       	pop	r13
    4516:	cf 90       	pop	r12
    4518:	bf 90       	pop	r11
    451a:	af 90       	pop	r10
    451c:	08 95       	ret

0000451e <rand_r>:
    451e:	0e 94 37 22 	call	0x446e	; 0x446e <do_rand>
    4522:	08 95       	ret

00004524 <rand>:
    4524:	8f e1       	ldi	r24, 0x1F	; 31
    4526:	93 e0       	ldi	r25, 0x03	; 3
    4528:	0e 94 37 22 	call	0x446e	; 0x446e <do_rand>
    452c:	08 95       	ret

0000452e <srand>:
    452e:	a0 e0       	ldi	r26, 0x00	; 0
    4530:	b0 e0       	ldi	r27, 0x00	; 0
    4532:	80 93 1f 03 	sts	0x031F, r24
    4536:	90 93 20 03 	sts	0x0320, r25
    453a:	a0 93 21 03 	sts	0x0321, r26
    453e:	b0 93 22 03 	sts	0x0322, r27
    4542:	08 95       	ret
    4544:	f5 d0       	rcall	.+490    	; 0x4730 <__fp_pscA>
    4546:	58 f0       	brcs	.+22     	; 0x455e <srand+0x30>
    4548:	80 e8       	ldi	r24, 0x80	; 128
    454a:	91 e0       	ldi	r25, 0x01	; 1
    454c:	09 f4       	brne	.+2      	; 0x4550 <srand+0x22>
    454e:	9e ef       	ldi	r25, 0xFE	; 254
    4550:	f6 d0       	rcall	.+492    	; 0x473e <__fp_pscB>
    4552:	28 f0       	brcs	.+10     	; 0x455e <srand+0x30>
    4554:	40 e8       	ldi	r20, 0x80	; 128
    4556:	51 e0       	ldi	r21, 0x01	; 1
    4558:	59 f4       	brne	.+22     	; 0x4570 <atan2+0xe>
    455a:	5e ef       	ldi	r21, 0xFE	; 254
    455c:	09 c0       	rjmp	.+18     	; 0x4570 <atan2+0xe>
    455e:	c0 c0       	rjmp	.+384    	; 0x46e0 <__fp_nan>
    4560:	28 c1       	rjmp	.+592    	; 0x47b2 <__fp_zero>

00004562 <atan2>:
    4562:	e9 2f       	mov	r30, r25
    4564:	e0 78       	andi	r30, 0x80	; 128
    4566:	03 d1       	rcall	.+518    	; 0x476e <__fp_split3>
    4568:	68 f3       	brcs	.-38     	; 0x4544 <srand+0x16>
    456a:	09 2e       	mov	r0, r25
    456c:	05 2a       	or	r0, r21
    456e:	c1 f3       	breq	.-16     	; 0x4560 <srand+0x32>
    4570:	26 17       	cp	r18, r22
    4572:	37 07       	cpc	r19, r23
    4574:	48 07       	cpc	r20, r24
    4576:	59 07       	cpc	r21, r25
    4578:	38 f0       	brcs	.+14     	; 0x4588 <atan2+0x26>
    457a:	0e 2e       	mov	r0, r30
    457c:	07 f8       	bld	r0, 7
    457e:	e0 25       	eor	r30, r0
    4580:	69 f0       	breq	.+26     	; 0x459c <atan2+0x3a>
    4582:	e0 25       	eor	r30, r0
    4584:	e0 64       	ori	r30, 0x40	; 64
    4586:	0a c0       	rjmp	.+20     	; 0x459c <atan2+0x3a>
    4588:	ef 63       	ori	r30, 0x3F	; 63
    458a:	07 f8       	bld	r0, 7
    458c:	00 94       	com	r0
    458e:	07 fa       	bst	r0, 7
    4590:	db 01       	movw	r26, r22
    4592:	b9 01       	movw	r22, r18
    4594:	9d 01       	movw	r18, r26
    4596:	dc 01       	movw	r26, r24
    4598:	ca 01       	movw	r24, r20
    459a:	ad 01       	movw	r20, r26
    459c:	ef 93       	push	r30
    459e:	41 d0       	rcall	.+130    	; 0x4622 <__divsf3_pse>
    45a0:	d5 d0       	rcall	.+426    	; 0x474c <__fp_round>
    45a2:	0a d0       	rcall	.+20     	; 0x45b8 <atan>
    45a4:	5f 91       	pop	r21
    45a6:	55 23       	and	r21, r21
    45a8:	31 f0       	breq	.+12     	; 0x45b6 <atan2+0x54>
    45aa:	2b ed       	ldi	r18, 0xDB	; 219
    45ac:	3f e0       	ldi	r19, 0x0F	; 15
    45ae:	49 e4       	ldi	r20, 0x49	; 73
    45b0:	50 fd       	sbrc	r21, 0
    45b2:	49 ec       	ldi	r20, 0xC9	; 201
    45b4:	8d c1       	rjmp	.+794    	; 0x48d0 <__addsf3>
    45b6:	08 95       	ret

000045b8 <atan>:
    45b8:	df 93       	push	r29
    45ba:	dd 27       	eor	r29, r29
    45bc:	b9 2f       	mov	r27, r25
    45be:	bf 77       	andi	r27, 0x7F	; 127
    45c0:	40 e8       	ldi	r20, 0x80	; 128
    45c2:	5f e3       	ldi	r21, 0x3F	; 63
    45c4:	16 16       	cp	r1, r22
    45c6:	17 06       	cpc	r1, r23
    45c8:	48 07       	cpc	r20, r24
    45ca:	5b 07       	cpc	r21, r27
    45cc:	10 f4       	brcc	.+4      	; 0x45d2 <atan+0x1a>
    45ce:	d9 2f       	mov	r29, r25
    45d0:	f7 d0       	rcall	.+494    	; 0x47c0 <inverse>
    45d2:	9f 93       	push	r25
    45d4:	8f 93       	push	r24
    45d6:	7f 93       	push	r23
    45d8:	6f 93       	push	r22
    45da:	5a d1       	rcall	.+692    	; 0x4890 <square>
    45dc:	ee e4       	ldi	r30, 0x4E	; 78
    45de:	f1 e0       	ldi	r31, 0x01	; 1
    45e0:	82 d0       	rcall	.+260    	; 0x46e6 <__fp_powser>
    45e2:	b4 d0       	rcall	.+360    	; 0x474c <__fp_round>
    45e4:	2f 91       	pop	r18
    45e6:	3f 91       	pop	r19
    45e8:	4f 91       	pop	r20
    45ea:	5f 91       	pop	r21
    45ec:	fa d0       	rcall	.+500    	; 0x47e2 <__mulsf3x>
    45ee:	dd 23       	and	r29, r29
    45f0:	49 f0       	breq	.+18     	; 0x4604 <atan+0x4c>
    45f2:	90 58       	subi	r25, 0x80	; 128
    45f4:	a2 ea       	ldi	r26, 0xA2	; 162
    45f6:	2a ed       	ldi	r18, 0xDA	; 218
    45f8:	3f e0       	ldi	r19, 0x0F	; 15
    45fa:	49 ec       	ldi	r20, 0xC9	; 201
    45fc:	5f e3       	ldi	r21, 0x3F	; 63
    45fe:	d0 78       	andi	r29, 0x80	; 128
    4600:	5d 27       	eor	r21, r29
    4602:	77 d1       	rcall	.+750    	; 0x48f2 <__addsf3x>
    4604:	df 91       	pop	r29
    4606:	a2 c0       	rjmp	.+324    	; 0x474c <__fp_round>
    4608:	9a d0       	rcall	.+308    	; 0x473e <__fp_pscB>
    460a:	40 f0       	brcs	.+16     	; 0x461c <atan+0x64>
    460c:	91 d0       	rcall	.+290    	; 0x4730 <__fp_pscA>
    460e:	30 f0       	brcs	.+12     	; 0x461c <atan+0x64>
    4610:	21 f4       	brne	.+8      	; 0x461a <atan+0x62>
    4612:	5f 3f       	cpi	r21, 0xFF	; 255
    4614:	19 f0       	breq	.+6      	; 0x461c <atan+0x64>
    4616:	5e c0       	rjmp	.+188    	; 0x46d4 <__fp_inf>
    4618:	51 11       	cpse	r21, r1
    461a:	cc c0       	rjmp	.+408    	; 0x47b4 <__fp_szero>
    461c:	61 c0       	rjmp	.+194    	; 0x46e0 <__fp_nan>

0000461e <__divsf3x>:
    461e:	a7 d0       	rcall	.+334    	; 0x476e <__fp_split3>
    4620:	98 f3       	brcs	.-26     	; 0x4608 <atan+0x50>

00004622 <__divsf3_pse>:
    4622:	99 23       	and	r25, r25
    4624:	c9 f3       	breq	.-14     	; 0x4618 <atan+0x60>
    4626:	55 23       	and	r21, r21
    4628:	b1 f3       	breq	.-20     	; 0x4616 <atan+0x5e>
    462a:	95 1b       	sub	r25, r21
    462c:	55 0b       	sbc	r21, r21
    462e:	bb 27       	eor	r27, r27
    4630:	aa 27       	eor	r26, r26
    4632:	62 17       	cp	r22, r18
    4634:	73 07       	cpc	r23, r19
    4636:	84 07       	cpc	r24, r20
    4638:	38 f0       	brcs	.+14     	; 0x4648 <__divsf3_pse+0x26>
    463a:	9f 5f       	subi	r25, 0xFF	; 255
    463c:	5f 4f       	sbci	r21, 0xFF	; 255
    463e:	22 0f       	add	r18, r18
    4640:	33 1f       	adc	r19, r19
    4642:	44 1f       	adc	r20, r20
    4644:	aa 1f       	adc	r26, r26
    4646:	a9 f3       	breq	.-22     	; 0x4632 <__divsf3_pse+0x10>
    4648:	33 d0       	rcall	.+102    	; 0x46b0 <__divsf3_pse+0x8e>
    464a:	0e 2e       	mov	r0, r30
    464c:	3a f0       	brmi	.+14     	; 0x465c <__divsf3_pse+0x3a>
    464e:	e0 e8       	ldi	r30, 0x80	; 128
    4650:	30 d0       	rcall	.+96     	; 0x46b2 <__divsf3_pse+0x90>
    4652:	91 50       	subi	r25, 0x01	; 1
    4654:	50 40       	sbci	r21, 0x00	; 0
    4656:	e6 95       	lsr	r30
    4658:	00 1c       	adc	r0, r0
    465a:	ca f7       	brpl	.-14     	; 0x464e <__divsf3_pse+0x2c>
    465c:	29 d0       	rcall	.+82     	; 0x46b0 <__divsf3_pse+0x8e>
    465e:	fe 2f       	mov	r31, r30
    4660:	27 d0       	rcall	.+78     	; 0x46b0 <__divsf3_pse+0x8e>
    4662:	66 0f       	add	r22, r22
    4664:	77 1f       	adc	r23, r23
    4666:	88 1f       	adc	r24, r24
    4668:	bb 1f       	adc	r27, r27
    466a:	26 17       	cp	r18, r22
    466c:	37 07       	cpc	r19, r23
    466e:	48 07       	cpc	r20, r24
    4670:	ab 07       	cpc	r26, r27
    4672:	b0 e8       	ldi	r27, 0x80	; 128
    4674:	09 f0       	breq	.+2      	; 0x4678 <__divsf3_pse+0x56>
    4676:	bb 0b       	sbc	r27, r27
    4678:	80 2d       	mov	r24, r0
    467a:	bf 01       	movw	r22, r30
    467c:	ff 27       	eor	r31, r31
    467e:	93 58       	subi	r25, 0x83	; 131
    4680:	5f 4f       	sbci	r21, 0xFF	; 255
    4682:	2a f0       	brmi	.+10     	; 0x468e <__divsf3_pse+0x6c>
    4684:	9e 3f       	cpi	r25, 0xFE	; 254
    4686:	51 05       	cpc	r21, r1
    4688:	68 f0       	brcs	.+26     	; 0x46a4 <__divsf3_pse+0x82>
    468a:	24 c0       	rjmp	.+72     	; 0x46d4 <__fp_inf>
    468c:	93 c0       	rjmp	.+294    	; 0x47b4 <__fp_szero>
    468e:	5f 3f       	cpi	r21, 0xFF	; 255
    4690:	ec f3       	brlt	.-6      	; 0x468c <__divsf3_pse+0x6a>
    4692:	98 3e       	cpi	r25, 0xE8	; 232
    4694:	dc f3       	brlt	.-10     	; 0x468c <__divsf3_pse+0x6a>
    4696:	86 95       	lsr	r24
    4698:	77 95       	ror	r23
    469a:	67 95       	ror	r22
    469c:	b7 95       	ror	r27
    469e:	f7 95       	ror	r31
    46a0:	9f 5f       	subi	r25, 0xFF	; 255
    46a2:	c9 f7       	brne	.-14     	; 0x4696 <__divsf3_pse+0x74>
    46a4:	88 0f       	add	r24, r24
    46a6:	91 1d       	adc	r25, r1
    46a8:	96 95       	lsr	r25
    46aa:	87 95       	ror	r24
    46ac:	97 f9       	bld	r25, 7
    46ae:	08 95       	ret
    46b0:	e1 e0       	ldi	r30, 0x01	; 1
    46b2:	66 0f       	add	r22, r22
    46b4:	77 1f       	adc	r23, r23
    46b6:	88 1f       	adc	r24, r24
    46b8:	bb 1f       	adc	r27, r27
    46ba:	62 17       	cp	r22, r18
    46bc:	73 07       	cpc	r23, r19
    46be:	84 07       	cpc	r24, r20
    46c0:	ba 07       	cpc	r27, r26
    46c2:	20 f0       	brcs	.+8      	; 0x46cc <__divsf3_pse+0xaa>
    46c4:	62 1b       	sub	r22, r18
    46c6:	73 0b       	sbc	r23, r19
    46c8:	84 0b       	sbc	r24, r20
    46ca:	ba 0b       	sbc	r27, r26
    46cc:	ee 1f       	adc	r30, r30
    46ce:	88 f7       	brcc	.-30     	; 0x46b2 <__divsf3_pse+0x90>
    46d0:	e0 95       	com	r30
    46d2:	08 95       	ret

000046d4 <__fp_inf>:
    46d4:	97 f9       	bld	r25, 7
    46d6:	9f 67       	ori	r25, 0x7F	; 127
    46d8:	80 e8       	ldi	r24, 0x80	; 128
    46da:	70 e0       	ldi	r23, 0x00	; 0
    46dc:	60 e0       	ldi	r22, 0x00	; 0
    46de:	08 95       	ret

000046e0 <__fp_nan>:
    46e0:	9f ef       	ldi	r25, 0xFF	; 255
    46e2:	80 ec       	ldi	r24, 0xC0	; 192
    46e4:	08 95       	ret

000046e6 <__fp_powser>:
    46e6:	df 93       	push	r29
    46e8:	cf 93       	push	r28
    46ea:	1f 93       	push	r17
    46ec:	0f 93       	push	r16
    46ee:	ff 92       	push	r15
    46f0:	ef 92       	push	r14
    46f2:	df 92       	push	r13
    46f4:	7b 01       	movw	r14, r22
    46f6:	8c 01       	movw	r16, r24
    46f8:	68 94       	set
    46fa:	05 c0       	rjmp	.+10     	; 0x4706 <__fp_powser+0x20>
    46fc:	da 2e       	mov	r13, r26
    46fe:	ef 01       	movw	r28, r30
    4700:	70 d0       	rcall	.+224    	; 0x47e2 <__mulsf3x>
    4702:	fe 01       	movw	r30, r28
    4704:	e8 94       	clt
    4706:	a5 91       	lpm	r26, Z+
    4708:	25 91       	lpm	r18, Z+
    470a:	35 91       	lpm	r19, Z+
    470c:	45 91       	lpm	r20, Z+
    470e:	55 91       	lpm	r21, Z+
    4710:	ae f3       	brts	.-22     	; 0x46fc <__fp_powser+0x16>
    4712:	ef 01       	movw	r28, r30
    4714:	ee d0       	rcall	.+476    	; 0x48f2 <__addsf3x>
    4716:	fe 01       	movw	r30, r28
    4718:	97 01       	movw	r18, r14
    471a:	a8 01       	movw	r20, r16
    471c:	da 94       	dec	r13
    471e:	79 f7       	brne	.-34     	; 0x46fe <__fp_powser+0x18>
    4720:	df 90       	pop	r13
    4722:	ef 90       	pop	r14
    4724:	ff 90       	pop	r15
    4726:	0f 91       	pop	r16
    4728:	1f 91       	pop	r17
    472a:	cf 91       	pop	r28
    472c:	df 91       	pop	r29
    472e:	08 95       	ret

00004730 <__fp_pscA>:
    4730:	00 24       	eor	r0, r0
    4732:	0a 94       	dec	r0
    4734:	16 16       	cp	r1, r22
    4736:	17 06       	cpc	r1, r23
    4738:	18 06       	cpc	r1, r24
    473a:	09 06       	cpc	r0, r25
    473c:	08 95       	ret

0000473e <__fp_pscB>:
    473e:	00 24       	eor	r0, r0
    4740:	0a 94       	dec	r0
    4742:	12 16       	cp	r1, r18
    4744:	13 06       	cpc	r1, r19
    4746:	14 06       	cpc	r1, r20
    4748:	05 06       	cpc	r0, r21
    474a:	08 95       	ret

0000474c <__fp_round>:
    474c:	09 2e       	mov	r0, r25
    474e:	03 94       	inc	r0
    4750:	00 0c       	add	r0, r0
    4752:	11 f4       	brne	.+4      	; 0x4758 <__fp_round+0xc>
    4754:	88 23       	and	r24, r24
    4756:	52 f0       	brmi	.+20     	; 0x476c <__fp_round+0x20>
    4758:	bb 0f       	add	r27, r27
    475a:	40 f4       	brcc	.+16     	; 0x476c <__fp_round+0x20>
    475c:	bf 2b       	or	r27, r31
    475e:	11 f4       	brne	.+4      	; 0x4764 <__fp_round+0x18>
    4760:	60 ff       	sbrs	r22, 0
    4762:	04 c0       	rjmp	.+8      	; 0x476c <__fp_round+0x20>
    4764:	6f 5f       	subi	r22, 0xFF	; 255
    4766:	7f 4f       	sbci	r23, 0xFF	; 255
    4768:	8f 4f       	sbci	r24, 0xFF	; 255
    476a:	9f 4f       	sbci	r25, 0xFF	; 255
    476c:	08 95       	ret

0000476e <__fp_split3>:
    476e:	57 fd       	sbrc	r21, 7
    4770:	90 58       	subi	r25, 0x80	; 128
    4772:	44 0f       	add	r20, r20
    4774:	55 1f       	adc	r21, r21
    4776:	59 f0       	breq	.+22     	; 0x478e <__fp_splitA+0x10>
    4778:	5f 3f       	cpi	r21, 0xFF	; 255
    477a:	71 f0       	breq	.+28     	; 0x4798 <__fp_splitA+0x1a>
    477c:	47 95       	ror	r20

0000477e <__fp_splitA>:
    477e:	88 0f       	add	r24, r24
    4780:	97 fb       	bst	r25, 7
    4782:	99 1f       	adc	r25, r25
    4784:	61 f0       	breq	.+24     	; 0x479e <__fp_splitA+0x20>
    4786:	9f 3f       	cpi	r25, 0xFF	; 255
    4788:	79 f0       	breq	.+30     	; 0x47a8 <__fp_splitA+0x2a>
    478a:	87 95       	ror	r24
    478c:	08 95       	ret
    478e:	12 16       	cp	r1, r18
    4790:	13 06       	cpc	r1, r19
    4792:	14 06       	cpc	r1, r20
    4794:	55 1f       	adc	r21, r21
    4796:	f2 cf       	rjmp	.-28     	; 0x477c <__fp_split3+0xe>
    4798:	46 95       	lsr	r20
    479a:	f1 df       	rcall	.-30     	; 0x477e <__fp_splitA>
    479c:	08 c0       	rjmp	.+16     	; 0x47ae <__fp_splitA+0x30>
    479e:	16 16       	cp	r1, r22
    47a0:	17 06       	cpc	r1, r23
    47a2:	18 06       	cpc	r1, r24
    47a4:	99 1f       	adc	r25, r25
    47a6:	f1 cf       	rjmp	.-30     	; 0x478a <__fp_splitA+0xc>
    47a8:	86 95       	lsr	r24
    47aa:	71 05       	cpc	r23, r1
    47ac:	61 05       	cpc	r22, r1
    47ae:	08 94       	sec
    47b0:	08 95       	ret

000047b2 <__fp_zero>:
    47b2:	e8 94       	clt

000047b4 <__fp_szero>:
    47b4:	bb 27       	eor	r27, r27
    47b6:	66 27       	eor	r22, r22
    47b8:	77 27       	eor	r23, r23
    47ba:	cb 01       	movw	r24, r22
    47bc:	97 f9       	bld	r25, 7
    47be:	08 95       	ret

000047c0 <inverse>:
    47c0:	9b 01       	movw	r18, r22
    47c2:	ac 01       	movw	r20, r24
    47c4:	60 e0       	ldi	r22, 0x00	; 0
    47c6:	70 e0       	ldi	r23, 0x00	; 0
    47c8:	80 e8       	ldi	r24, 0x80	; 128
    47ca:	9f e3       	ldi	r25, 0x3F	; 63
    47cc:	e5 c0       	rjmp	.+458    	; 0x4998 <__divsf3>
    47ce:	b0 df       	rcall	.-160    	; 0x4730 <__fp_pscA>
    47d0:	28 f0       	brcs	.+10     	; 0x47dc <inverse+0x1c>
    47d2:	b5 df       	rcall	.-150    	; 0x473e <__fp_pscB>
    47d4:	18 f0       	brcs	.+6      	; 0x47dc <inverse+0x1c>
    47d6:	95 23       	and	r25, r21
    47d8:	09 f0       	breq	.+2      	; 0x47dc <inverse+0x1c>
    47da:	7c cf       	rjmp	.-264    	; 0x46d4 <__fp_inf>
    47dc:	81 cf       	rjmp	.-254    	; 0x46e0 <__fp_nan>
    47de:	11 24       	eor	r1, r1
    47e0:	e9 cf       	rjmp	.-46     	; 0x47b4 <__fp_szero>

000047e2 <__mulsf3x>:
    47e2:	c5 df       	rcall	.-118    	; 0x476e <__fp_split3>
    47e4:	a0 f3       	brcs	.-24     	; 0x47ce <inverse+0xe>

000047e6 <__mulsf3_pse>:
    47e6:	95 9f       	mul	r25, r21
    47e8:	d1 f3       	breq	.-12     	; 0x47de <inverse+0x1e>
    47ea:	95 0f       	add	r25, r21
    47ec:	50 e0       	ldi	r21, 0x00	; 0
    47ee:	55 1f       	adc	r21, r21
    47f0:	62 9f       	mul	r22, r18
    47f2:	f0 01       	movw	r30, r0
    47f4:	72 9f       	mul	r23, r18
    47f6:	bb 27       	eor	r27, r27
    47f8:	f0 0d       	add	r31, r0
    47fa:	b1 1d       	adc	r27, r1
    47fc:	63 9f       	mul	r22, r19
    47fe:	aa 27       	eor	r26, r26
    4800:	f0 0d       	add	r31, r0
    4802:	b1 1d       	adc	r27, r1
    4804:	aa 1f       	adc	r26, r26
    4806:	64 9f       	mul	r22, r20
    4808:	66 27       	eor	r22, r22
    480a:	b0 0d       	add	r27, r0
    480c:	a1 1d       	adc	r26, r1
    480e:	66 1f       	adc	r22, r22
    4810:	82 9f       	mul	r24, r18
    4812:	22 27       	eor	r18, r18
    4814:	b0 0d       	add	r27, r0
    4816:	a1 1d       	adc	r26, r1
    4818:	62 1f       	adc	r22, r18
    481a:	73 9f       	mul	r23, r19
    481c:	b0 0d       	add	r27, r0
    481e:	a1 1d       	adc	r26, r1
    4820:	62 1f       	adc	r22, r18
    4822:	83 9f       	mul	r24, r19
    4824:	a0 0d       	add	r26, r0
    4826:	61 1d       	adc	r22, r1
    4828:	22 1f       	adc	r18, r18
    482a:	74 9f       	mul	r23, r20
    482c:	33 27       	eor	r19, r19
    482e:	a0 0d       	add	r26, r0
    4830:	61 1d       	adc	r22, r1
    4832:	23 1f       	adc	r18, r19
    4834:	84 9f       	mul	r24, r20
    4836:	60 0d       	add	r22, r0
    4838:	21 1d       	adc	r18, r1
    483a:	82 2f       	mov	r24, r18
    483c:	76 2f       	mov	r23, r22
    483e:	6a 2f       	mov	r22, r26
    4840:	11 24       	eor	r1, r1
    4842:	9f 57       	subi	r25, 0x7F	; 127
    4844:	50 40       	sbci	r21, 0x00	; 0
    4846:	8a f0       	brmi	.+34     	; 0x486a <__mulsf3_pse+0x84>
    4848:	e1 f0       	breq	.+56     	; 0x4882 <__mulsf3_pse+0x9c>
    484a:	88 23       	and	r24, r24
    484c:	4a f0       	brmi	.+18     	; 0x4860 <__mulsf3_pse+0x7a>
    484e:	ee 0f       	add	r30, r30
    4850:	ff 1f       	adc	r31, r31
    4852:	bb 1f       	adc	r27, r27
    4854:	66 1f       	adc	r22, r22
    4856:	77 1f       	adc	r23, r23
    4858:	88 1f       	adc	r24, r24
    485a:	91 50       	subi	r25, 0x01	; 1
    485c:	50 40       	sbci	r21, 0x00	; 0
    485e:	a9 f7       	brne	.-22     	; 0x484a <__mulsf3_pse+0x64>
    4860:	9e 3f       	cpi	r25, 0xFE	; 254
    4862:	51 05       	cpc	r21, r1
    4864:	70 f0       	brcs	.+28     	; 0x4882 <__mulsf3_pse+0x9c>
    4866:	36 cf       	rjmp	.-404    	; 0x46d4 <__fp_inf>
    4868:	a5 cf       	rjmp	.-182    	; 0x47b4 <__fp_szero>
    486a:	5f 3f       	cpi	r21, 0xFF	; 255
    486c:	ec f3       	brlt	.-6      	; 0x4868 <__mulsf3_pse+0x82>
    486e:	98 3e       	cpi	r25, 0xE8	; 232
    4870:	dc f3       	brlt	.-10     	; 0x4868 <__mulsf3_pse+0x82>
    4872:	86 95       	lsr	r24
    4874:	77 95       	ror	r23
    4876:	67 95       	ror	r22
    4878:	b7 95       	ror	r27
    487a:	f7 95       	ror	r31
    487c:	e7 95       	ror	r30
    487e:	9f 5f       	subi	r25, 0xFF	; 255
    4880:	c1 f7       	brne	.-16     	; 0x4872 <__mulsf3_pse+0x8c>
    4882:	fe 2b       	or	r31, r30
    4884:	88 0f       	add	r24, r24
    4886:	91 1d       	adc	r25, r1
    4888:	96 95       	lsr	r25
    488a:	87 95       	ror	r24
    488c:	97 f9       	bld	r25, 7
    488e:	08 95       	ret

00004890 <square>:
    4890:	9b 01       	movw	r18, r22
    4892:	ac 01       	movw	r20, r24
    4894:	27 ca       	rjmp	.-2994   	; 0x3ce4 <__mulsf3>

00004896 <__eerd_byte_m2560>:
    4896:	f9 99       	sbic	0x1f, 1	; 31
    4898:	fe cf       	rjmp	.-4      	; 0x4896 <__eerd_byte_m2560>
    489a:	92 bd       	out	0x22, r25	; 34
    489c:	81 bd       	out	0x21, r24	; 33
    489e:	f8 9a       	sbi	0x1f, 0	; 31
    48a0:	99 27       	eor	r25, r25
    48a2:	80 b5       	in	r24, 0x20	; 32
    48a4:	08 95       	ret

000048a6 <__eerd_word_m2560>:
    48a6:	a8 e1       	ldi	r26, 0x18	; 24
    48a8:	b0 e0       	ldi	r27, 0x00	; 0
    48aa:	42 e0       	ldi	r20, 0x02	; 2
    48ac:	50 e0       	ldi	r21, 0x00	; 0
    48ae:	0c 94 d0 24 	jmp	0x49a0	; 0x49a0 <__eerd_blraw_m2560>

000048b2 <__eewr_byte_m2560>:
    48b2:	26 2f       	mov	r18, r22

000048b4 <__eewr_r18_m2560>:
    48b4:	f9 99       	sbic	0x1f, 1	; 31
    48b6:	fe cf       	rjmp	.-4      	; 0x48b4 <__eewr_r18_m2560>
    48b8:	1f ba       	out	0x1f, r1	; 31
    48ba:	92 bd       	out	0x22, r25	; 34
    48bc:	81 bd       	out	0x21, r24	; 33
    48be:	20 bd       	out	0x20, r18	; 32
    48c0:	0f b6       	in	r0, 0x3f	; 63
    48c2:	f8 94       	cli
    48c4:	fa 9a       	sbi	0x1f, 2	; 31
    48c6:	f9 9a       	sbi	0x1f, 1	; 31
    48c8:	0f be       	out	0x3f, r0	; 63
    48ca:	01 96       	adiw	r24, 0x01	; 1
    48cc:	08 95       	ret

000048ce <__subsf3>:
    48ce:	50 58       	subi	r21, 0x80	; 128

000048d0 <__addsf3>:
    48d0:	bb 27       	eor	r27, r27
    48d2:	aa 27       	eor	r26, r26
    48d4:	0e d0       	rcall	.+28     	; 0x48f2 <__addsf3x>
    48d6:	3a cf       	rjmp	.-396    	; 0x474c <__fp_round>
    48d8:	2b df       	rcall	.-426    	; 0x4730 <__fp_pscA>
    48da:	30 f0       	brcs	.+12     	; 0x48e8 <__addsf3+0x18>
    48dc:	30 df       	rcall	.-416    	; 0x473e <__fp_pscB>
    48de:	20 f0       	brcs	.+8      	; 0x48e8 <__addsf3+0x18>
    48e0:	31 f4       	brne	.+12     	; 0x48ee <__addsf3+0x1e>
    48e2:	9f 3f       	cpi	r25, 0xFF	; 255
    48e4:	11 f4       	brne	.+4      	; 0x48ea <__addsf3+0x1a>
    48e6:	1e f4       	brtc	.+6      	; 0x48ee <__addsf3+0x1e>
    48e8:	fb ce       	rjmp	.-522    	; 0x46e0 <__fp_nan>
    48ea:	0e f4       	brtc	.+2      	; 0x48ee <__addsf3+0x1e>
    48ec:	e0 95       	com	r30
    48ee:	e7 fb       	bst	r30, 7
    48f0:	f1 ce       	rjmp	.-542    	; 0x46d4 <__fp_inf>

000048f2 <__addsf3x>:
    48f2:	e9 2f       	mov	r30, r25
    48f4:	3c df       	rcall	.-392    	; 0x476e <__fp_split3>
    48f6:	80 f3       	brcs	.-32     	; 0x48d8 <__addsf3+0x8>
    48f8:	ba 17       	cp	r27, r26
    48fa:	62 07       	cpc	r22, r18
    48fc:	73 07       	cpc	r23, r19
    48fe:	84 07       	cpc	r24, r20
    4900:	95 07       	cpc	r25, r21
    4902:	18 f0       	brcs	.+6      	; 0x490a <__addsf3x+0x18>
    4904:	71 f4       	brne	.+28     	; 0x4922 <__addsf3x+0x30>
    4906:	9e f5       	brtc	.+102    	; 0x496e <__addsf3x+0x7c>
    4908:	54 cf       	rjmp	.-344    	; 0x47b2 <__fp_zero>
    490a:	0e f4       	brtc	.+2      	; 0x490e <__addsf3x+0x1c>
    490c:	e0 95       	com	r30
    490e:	0b 2e       	mov	r0, r27
    4910:	ba 2f       	mov	r27, r26
    4912:	a0 2d       	mov	r26, r0
    4914:	0b 01       	movw	r0, r22
    4916:	b9 01       	movw	r22, r18
    4918:	90 01       	movw	r18, r0
    491a:	0c 01       	movw	r0, r24
    491c:	ca 01       	movw	r24, r20
    491e:	a0 01       	movw	r20, r0
    4920:	11 24       	eor	r1, r1
    4922:	ff 27       	eor	r31, r31
    4924:	59 1b       	sub	r21, r25
    4926:	99 f0       	breq	.+38     	; 0x494e <__addsf3x+0x5c>
    4928:	59 3f       	cpi	r21, 0xF9	; 249
    492a:	50 f4       	brcc	.+20     	; 0x4940 <__addsf3x+0x4e>
    492c:	50 3e       	cpi	r21, 0xE0	; 224
    492e:	68 f1       	brcs	.+90     	; 0x498a <__addsf3x+0x98>
    4930:	1a 16       	cp	r1, r26
    4932:	f0 40       	sbci	r31, 0x00	; 0
    4934:	a2 2f       	mov	r26, r18
    4936:	23 2f       	mov	r18, r19
    4938:	34 2f       	mov	r19, r20
    493a:	44 27       	eor	r20, r20
    493c:	58 5f       	subi	r21, 0xF8	; 248
    493e:	f3 cf       	rjmp	.-26     	; 0x4926 <__addsf3x+0x34>
    4940:	46 95       	lsr	r20
    4942:	37 95       	ror	r19
    4944:	27 95       	ror	r18
    4946:	a7 95       	ror	r26
    4948:	f0 40       	sbci	r31, 0x00	; 0
    494a:	53 95       	inc	r21
    494c:	c9 f7       	brne	.-14     	; 0x4940 <__addsf3x+0x4e>
    494e:	7e f4       	brtc	.+30     	; 0x496e <__addsf3x+0x7c>
    4950:	1f 16       	cp	r1, r31
    4952:	ba 0b       	sbc	r27, r26
    4954:	62 0b       	sbc	r22, r18
    4956:	73 0b       	sbc	r23, r19
    4958:	84 0b       	sbc	r24, r20
    495a:	ba f0       	brmi	.+46     	; 0x498a <__addsf3x+0x98>
    495c:	91 50       	subi	r25, 0x01	; 1
    495e:	a1 f0       	breq	.+40     	; 0x4988 <__addsf3x+0x96>
    4960:	ff 0f       	add	r31, r31
    4962:	bb 1f       	adc	r27, r27
    4964:	66 1f       	adc	r22, r22
    4966:	77 1f       	adc	r23, r23
    4968:	88 1f       	adc	r24, r24
    496a:	c2 f7       	brpl	.-16     	; 0x495c <__addsf3x+0x6a>
    496c:	0e c0       	rjmp	.+28     	; 0x498a <__addsf3x+0x98>
    496e:	ba 0f       	add	r27, r26
    4970:	62 1f       	adc	r22, r18
    4972:	73 1f       	adc	r23, r19
    4974:	84 1f       	adc	r24, r20
    4976:	48 f4       	brcc	.+18     	; 0x498a <__addsf3x+0x98>
    4978:	87 95       	ror	r24
    497a:	77 95       	ror	r23
    497c:	67 95       	ror	r22
    497e:	b7 95       	ror	r27
    4980:	f7 95       	ror	r31
    4982:	9e 3f       	cpi	r25, 0xFE	; 254
    4984:	08 f0       	brcs	.+2      	; 0x4988 <__addsf3x+0x96>
    4986:	b3 cf       	rjmp	.-154    	; 0x48ee <__addsf3+0x1e>
    4988:	93 95       	inc	r25
    498a:	88 0f       	add	r24, r24
    498c:	08 f0       	brcs	.+2      	; 0x4990 <__addsf3x+0x9e>
    498e:	99 27       	eor	r25, r25
    4990:	ee 0f       	add	r30, r30
    4992:	97 95       	ror	r25
    4994:	87 95       	ror	r24
    4996:	08 95       	ret

00004998 <__divsf3>:
    4998:	42 de       	rcall	.-892    	; 0x461e <__divsf3x>
    499a:	d8 ce       	rjmp	.-592    	; 0x474c <__fp_round>

0000499c <__eerd_block_m2560>:
    499c:	dc 01       	movw	r26, r24
    499e:	cb 01       	movw	r24, r22

000049a0 <__eerd_blraw_m2560>:
    49a0:	fc 01       	movw	r30, r24
    49a2:	f9 99       	sbic	0x1f, 1	; 31
    49a4:	fe cf       	rjmp	.-4      	; 0x49a2 <__eerd_blraw_m2560+0x2>
    49a6:	06 c0       	rjmp	.+12     	; 0x49b4 <__eerd_blraw_m2560+0x14>
    49a8:	f2 bd       	out	0x22, r31	; 34
    49aa:	e1 bd       	out	0x21, r30	; 33
    49ac:	f8 9a       	sbi	0x1f, 0	; 31
    49ae:	31 96       	adiw	r30, 0x01	; 1
    49b0:	00 b4       	in	r0, 0x20	; 32
    49b2:	0d 92       	st	X+, r0
    49b4:	41 50       	subi	r20, 0x01	; 1
    49b6:	50 40       	sbci	r21, 0x00	; 0
    49b8:	b8 f7       	brcc	.-18     	; 0x49a8 <__eerd_blraw_m2560+0x8>
    49ba:	08 95       	ret

000049bc <__divmodsi4>:
    49bc:	97 fb       	bst	r25, 7
    49be:	09 2e       	mov	r0, r25
    49c0:	05 26       	eor	r0, r21
    49c2:	0e d0       	rcall	.+28     	; 0x49e0 <__divmodsi4_neg1>
    49c4:	57 fd       	sbrc	r21, 7
    49c6:	04 d0       	rcall	.+8      	; 0x49d0 <__divmodsi4_neg2>
    49c8:	14 d0       	rcall	.+40     	; 0x49f2 <__udivmodsi4>
    49ca:	0a d0       	rcall	.+20     	; 0x49e0 <__divmodsi4_neg1>
    49cc:	00 1c       	adc	r0, r0
    49ce:	38 f4       	brcc	.+14     	; 0x49de <__divmodsi4_exit>

000049d0 <__divmodsi4_neg2>:
    49d0:	50 95       	com	r21
    49d2:	40 95       	com	r20
    49d4:	30 95       	com	r19
    49d6:	21 95       	neg	r18
    49d8:	3f 4f       	sbci	r19, 0xFF	; 255
    49da:	4f 4f       	sbci	r20, 0xFF	; 255
    49dc:	5f 4f       	sbci	r21, 0xFF	; 255

000049de <__divmodsi4_exit>:
    49de:	08 95       	ret

000049e0 <__divmodsi4_neg1>:
    49e0:	f6 f7       	brtc	.-4      	; 0x49de <__divmodsi4_exit>
    49e2:	90 95       	com	r25
    49e4:	80 95       	com	r24
    49e6:	70 95       	com	r23
    49e8:	61 95       	neg	r22
    49ea:	7f 4f       	sbci	r23, 0xFF	; 255
    49ec:	8f 4f       	sbci	r24, 0xFF	; 255
    49ee:	9f 4f       	sbci	r25, 0xFF	; 255
    49f0:	08 95       	ret

000049f2 <__udivmodsi4>:
    49f2:	a1 e2       	ldi	r26, 0x21	; 33
    49f4:	1a 2e       	mov	r1, r26
    49f6:	aa 1b       	sub	r26, r26
    49f8:	bb 1b       	sub	r27, r27
    49fa:	fd 01       	movw	r30, r26
    49fc:	0d c0       	rjmp	.+26     	; 0x4a18 <__udivmodsi4_ep>

000049fe <__udivmodsi4_loop>:
    49fe:	aa 1f       	adc	r26, r26
    4a00:	bb 1f       	adc	r27, r27
    4a02:	ee 1f       	adc	r30, r30
    4a04:	ff 1f       	adc	r31, r31
    4a06:	a2 17       	cp	r26, r18
    4a08:	b3 07       	cpc	r27, r19
    4a0a:	e4 07       	cpc	r30, r20
    4a0c:	f5 07       	cpc	r31, r21
    4a0e:	20 f0       	brcs	.+8      	; 0x4a18 <__udivmodsi4_ep>
    4a10:	a2 1b       	sub	r26, r18
    4a12:	b3 0b       	sbc	r27, r19
    4a14:	e4 0b       	sbc	r30, r20
    4a16:	f5 0b       	sbc	r31, r21

00004a18 <__udivmodsi4_ep>:
    4a18:	66 1f       	adc	r22, r22
    4a1a:	77 1f       	adc	r23, r23
    4a1c:	88 1f       	adc	r24, r24
    4a1e:	99 1f       	adc	r25, r25
    4a20:	1a 94       	dec	r1
    4a22:	69 f7       	brne	.-38     	; 0x49fe <__udivmodsi4_loop>
    4a24:	60 95       	com	r22
    4a26:	70 95       	com	r23
    4a28:	80 95       	com	r24
    4a2a:	90 95       	com	r25
    4a2c:	9b 01       	movw	r18, r22
    4a2e:	ac 01       	movw	r20, r24
    4a30:	bd 01       	movw	r22, r26
    4a32:	cf 01       	movw	r24, r30
    4a34:	08 95       	ret

00004a36 <_exit>:
    4a36:	f8 94       	cli

00004a38 <__stop_program>:
    4a38:	ff cf       	rjmp	.-2      	; 0x4a38 <__stop_program>
