raw output


trial 1	 add by cradle	 ex time 0.891897201538	picked by network	overlap 0.15	 chip typebase3
************* OPTIMIZATION FAILED ***********


trial 1	 add by cradle	 ex time 0.949280023575	picked by network	overlap 0.1	 chip typebase3
----------- OPTIMIZATION RESULTS -----------------
Chip =  base3
Num Chips =  15
Overlap =  0.25
Chip frequencies and power levels =  [(1200.0, 14.0099), (1400.0, 15.665), (1600.0, 17.1876), (1800.0, 19.2831), (2000.0, 20.7333), (2200.0, 21.9087), (2400.0, 25.7721), (2600.0, 29.08), (2800.0, 33.0215), (3000.0, 37.8684), (3200.0, 41.9991), (3400.0, 48.727), (3600.0, 56.7207)]
Layout = [[2, 0.13, 0.1417], [1, 0.1388890390417811, 0.15058903904178111], [2, 0.14777807808356222, 0.1594780780835622], [2, 0.1323890390417811, 0.15708903904178112], [3, 0.1388890390417811, 0.16358903904178113], [3, 0.1258890390417811, 0.15058903904178111], [2, 0.1453890390417811, 0.1440890390417811], [1, 0.1518890390417811, 0.15058903904178111], [2, 0.16163903904178112, 0.15058903904178111], [3, 0.1388890390417811, 0.1375890390417811], [2, 0.1453890390417811, 0.1310890390417811], [3, 0.1551390390417811, 0.1310890390417811], [4, 0.1323890390417811, 0.17008903904178113], [3, 0.1258890390417811, 0.16358903904178113], [4, 0.11613903904178109, 0.16358903904178113]]
Topology =  [(0, 1), (0, 5), (0, 9), (1, 2), (1, 3), (1, 6), (2, 4), (2, 7), (3, 4), (3, 5), (3, 13), (4, 12), (6, 9), (6, 7), (7, 8), (9, 10), (10, 11), (12, 13), (13, 14)]
Number of edges =  19
Number of levels =  4
Diameter =  7
ASPL =  2.97142857143
Power budget =  850.8108
Power distribution = [56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207, 56.7207]
Frequency distribution = [3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0, 3600.0]
Temperature = 60


trial 1	 add by cradle	 ex time 0.96027803421	picked by network	overlap 0.15	 chip typebase3
************* OPTIMIZATION FAILED ***********

