{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699443427250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699443427250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 17:07:07 2023 " "Processing started: Wed Nov 08 17:07:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699443427250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443427250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FibGenerator -c FibGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FibGenerator -c FibGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443427250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699443427440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699443427440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemultiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twotoonemultiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMultiplexer-Structure " "Found design unit 1: TwoToOneMultiplexer-Structure" {  } { { "TwoToOneMultiplexer.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/TwoToOneMultiplexer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMultiplexer " "Found entity 1: TwoToOneMultiplexer" {  } { { "TwoToOneMultiplexer.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/TwoToOneMultiplexer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Struct " "Found design unit 1: Testbench-Struct" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file six_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIX_BIT_ADDER-Structure " "Found design unit 1: SIX_BIT_ADDER-Structure" {  } { { "SIX_BIT_ADDER.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/SIX_BIT_ADDER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIX_BIT_ADDER " "Found entity 1: SIX_BIT_ADDER" {  } { { "SIX_BIT_ADDER.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/SIX_BIT_ADDER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register6bit-BHV_R " "Found design unit 1: Register6bit-BHV_R" {  } { { "Register6bit.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Register6bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register6bit " "Found entity 1: Register6bit" {  } { { "Register6bit.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Register6bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j_kff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file j_kff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 J_KFF-BHV " "Found design unit 1: J_KFF-BHV" {  } { { "J_KFF.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/J_KFF.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 J_KFF " "Found entity 1: J_KFF" {  } { { "J_KFF.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/J_KFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-Struct " "Found design unit 1: FULL_ADDER-Struct" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FULL_ADDER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FULL_ADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fibgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FibGenerator-BHV " "Found design unit 1: FibGenerator-BHV" {  } { { "FibGenerator.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 FibGenerator " "Found entity 1: FibGenerator" {  } { { "FibGenerator.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_JK-BHV " "Found design unit 1: DFF_JK-BHV" {  } { { "DFF_JK.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/DFF_JK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_JK " "Found entity 1: DFF_JK" {  } { { "DFF_JK.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/DFF_JK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-Struct " "Found design unit 1: Clock_Divider-Struct" {  } { { "Clock_Divider.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Clock_Divider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Clock_Divider.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699443432664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443432664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FibGenerator " "Elaborating entity \"FibGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699443432679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResetBar FibGenerator.vhd(35) " "Verilog HDL or VHDL warning at FibGenerator.vhd(35): object \"ResetBar\" assigned a value but never read" {  } { { "FibGenerator.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699443432679 "|FibGenerator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Temp FibGenerator.vhd(35) " "Verilog HDL or VHDL warning at FibGenerator.vhd(35): object \"Temp\" assigned a value but never read" {  } { { "FibGenerator.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699443432679 "|FibGenerator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NotClock FibGenerator.vhd(35) " "Verilog HDL or VHDL warning at FibGenerator.vhd(35): object \"NotClock\" assigned a value but never read" {  } { { "FibGenerator.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699443432679 "|FibGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:CLOCK_DIV " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:CLOCK_DIV\"" {  } { { "FibGenerator.vhd" "CLOCK_DIV" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIX_BIT_ADDER SIX_BIT_ADDER:SIX_BIT_ADDER_1 " "Elaborating entity \"SIX_BIT_ADDER\" for hierarchy \"SIX_BIT_ADDER:SIX_BIT_ADDER_1\"" {  } { { "FibGenerator.vhd" "SIX_BIT_ADDER_1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0\"" {  } { { "SIX_BIT_ADDER.vhd" "FULLADDER0" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/SIX_BIT_ADDER.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0\|XOR_2:XOR1 " "Elaborating entity \"XOR_2\" for hierarchy \"SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0\|XOR_2:XOR1\"" {  } { { "FULL_ADDER.vhd" "XOR1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FULL_ADDER.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0\|OR_2:OR1\"" {  } { { "FULL_ADDER.vhd" "OR1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FULL_ADDER.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"SIX_BIT_ADDER:SIX_BIT_ADDER_1\|FULL_ADDER:FULLADDER0\|AND_2:AND1\"" {  } { { "FULL_ADDER.vhd" "AND1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FULL_ADDER.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER INVERTER:INV1 " "Elaborating entity \"INVERTER\" for hierarchy \"INVERTER:INV1\"" {  } { { "FibGenerator.vhd" "INV1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register6bit Register6bit:R_A " "Elaborating entity \"Register6bit\" for hierarchy \"Register6bit:R_A\"" {  } { { "FibGenerator.vhd" "R_A" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_OUT_BAR Register6bit.vhd(18) " "Verilog HDL or VHDL warning at Register6bit.vhd(18): object \"D_OUT_BAR\" assigned a value but never read" {  } { { "Register6bit.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Register6bit.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 "|FibGenerator|Register6bit:R_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_JK Register6bit:R_A\|DFF_JK:\\GNN:0:DFF_R " "Elaborating entity \"DFF_JK\" for hierarchy \"Register6bit:R_A\|DFF_JK:\\GNN:0:DFF_R\"" {  } { { "Register6bit.vhd" "\\GNN:0:DFF_R" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Register6bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RBAR DFF_JK.vhd(15) " "Verilog HDL or VHDL warning at DFF_JK.vhd(15): object \"RBAR\" assigned a value but never read" {  } { { "DFF_JK.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/DFF_JK.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 "|FibGenerator|Register6bit:R_A|DFF_JK:\GNN:0:DFF_R"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESETBAR DFF_JK.vhd(15) " "Verilog HDL or VHDL warning at DFF_JK.vhd(15): object \"RESETBAR\" assigned a value but never read" {  } { { "DFF_JK.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/DFF_JK.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 "|FibGenerator|Register6bit:R_A|DFF_JK:\GNN:0:DFF_R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J_KFF Register6bit:R_A\|DFF_JK:\\GNN:0:DFF_R\|J_KFF:JKFF_2 " "Elaborating entity \"J_KFF\" for hierarchy \"Register6bit:R_A\|DFF_JK:\\GNN:0:DFF_R\|J_KFF:JKFF_2\"" {  } { { "DFF_JK.vhd" "JKFF_2" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/DFF_JK.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_2 Register6bit:R_A\|NOR_2:\\GNN:0:NOR_1 " "Elaborating entity \"NOR_2\" for hierarchy \"Register6bit:R_A\|NOR_2:\\GNN:0:NOR_1\"" {  } { { "Register6bit.vhd" "\\GNN:0:NOR_1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Register6bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMultiplexer TwoToOneMultiplexer:MUX_F1 " "Elaborating entity \"TwoToOneMultiplexer\" for hierarchy \"TwoToOneMultiplexer:MUX_F1\"" {  } { { "FibGenerator.vhd" "MUX_F1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443432711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699443433022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699443433275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699443433275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699443433290 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699443433290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699443433290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699443433290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699443433306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 17:07:13 2023 " "Processing ended: Wed Nov 08 17:07:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699443433306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699443433306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699443433306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699443433306 ""}
