<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>v_csc</TopModelName>
        <TargetClockPeriod>5.33</TargetClockPeriod>
        <ClockUncertainty>1.44</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.748</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4679</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>1073938438</Worst-caseLatency>
            <Best-caseRealTimeLatency>24.958 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.728 sec</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>4679</min>
                    <max>1073938427</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>4679</Interval-min>
            <Interval-max>1073938427</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>14</BRAM_18K>
            <DSP>9</DSP>
            <FF>8857</FF>
            <LUT>10523</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>v_csc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>v_csc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>v_csc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDATA</name>
            <Object>s_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TKEEP</name>
            <Object>s_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TSTRB</name>
            <Object>s_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TUSER</name>
            <Object>s_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TLAST</name>
            <Object>s_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TID</name>
            <Object>s_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDEST</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TVALID</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TREADY</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDATA</name>
            <Object>m_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TKEEP</name>
            <Object>m_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TSTRB</name>
            <Object>m_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TUSER</name>
            <Object>m_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TLAST</name>
            <Object>m_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TID</name>
            <Object>m_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDEST</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TVALID</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TREADY</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>v_csc</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Block_entry3_proc_U0</InstName>
                    <ModuleName>Block_entry3_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>348</ID>
                </Instance>
                <Instance>
                    <InstName>AXIvideo2MultiPixStream_U0</InstName>
                    <ModuleName>AXIvideo2MultiPixStream</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>424</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_257</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>257</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_262</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>262</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_width</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>196</ID>
                            <BindInstances>j_4_fu_223_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225</InstName>
                            <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>225</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_4_fu_278_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>v_vcresampler_core_1_U0</InstName>
                    <ModuleName>v_vcresampler_core_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>448</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148</InstName>
                            <ModuleName>v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>add_ln955_fu_235_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>linebuf_y_U linebuf_y_1_U linebuf_c_U linebuf_c_1_U add_ln953_fu_192_p2 add_ln953_1_fu_211_p2 out_y_fu_226_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>v_hcresampler_core_2_U0</InstName>
                    <ModuleName>v_hcresampler_core_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>459</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180</InstName>
                            <ModuleName>v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>add_ln724_fu_263_p2 out_x_fu_277_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>loopWidth_fu_233_p2 y_3_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>v_csc_core_U0</InstName>
                    <ModuleName>v_csc_core</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>470</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348</InstName>
                            <ModuleName>v_csc_core_Pipeline_VITIS_LOOP_91_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>348</ID>
                            <BindInstances>mul_16s_8ns_24_1_1_U153 mul_16s_8ns_24_1_1_U154 mac_muladd_8ns_16s_22s_25_4_1_U159 add_ln147_4_fu_634_p2 add_ln147_fu_640_p2 mac_muladd_8ns_16s_22s_25_4_1_U159 add_ln147_3_fu_769_p2 add_ln147_2_fu_774_p2 mul_16s_8ns_24_1_1_U155 mul_16s_8ns_24_1_1_U156 mac_muladd_8ns_16s_22s_25_4_1_U160 add_ln149_4_fu_680_p2 add_ln149_fu_686_p2 mac_muladd_8ns_16s_22s_25_4_1_U160 add_ln149_3_fu_799_p2 add_ln149_2_fu_804_p2 mul_16s_8ns_24_1_1_U157 mul_16s_8ns_24_1_1_U158 mac_muladd_8ns_16s_22s_25_4_1_U161 add_ln151_4_fu_726_p2 add_ln151_fu_732_p2 mac_muladd_8ns_16s_22s_25_4_1_U161 add_ln151_3_fu_829_p2 add_ln151_2_fu_834_p2 x_5_fu_439_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln89_fu_393_p2 add_ln89_1_fu_403_p2 y_7_fu_438_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>v_hcresampler_core_U0</InstName>
                    <ModuleName>v_hcresampler_core</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>512</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186</InstName>
                            <ModuleName>v_hcresampler_core_Pipeline_VITIS_LOOP_724_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>186</ID>
                            <BindInstances>add_ln724_fu_297_p2 out_x_fu_307_p2 add_ln846_fu_511_p2 add_ln849_fu_563_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>loopWidth_fu_241_p2 y_5_fu_272_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>v_vcresampler_core_U0</InstName>
                    <ModuleName>v_vcresampler_core</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>523</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138</InstName>
                            <ModuleName>v_vcresampler_core_Pipeline_VITIS_LOOP_955_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>138</ID>
                            <BindInstances>add_ln955_fu_209_p2 add_ln1098_fu_325_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>linebuf_y_U linebuf_c_U linebuf_c_2_U add_ln953_fu_174_p2 add_ln953_2_fu_193_p2 out_y_fu_199_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>MultiPixStream2AXIvideo_U0</InstName>
                    <ModuleName>MultiPixStream2AXIvideo</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>534</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_145</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>145</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_reg_unsigned_short_s_fu_151</InstName>
                            <ModuleName>reg_unsigned_short_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>151</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120</InstName>
                            <ModuleName>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>120</ID>
                            <BindInstances>j_2_fu_223_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_162_p2 i_2_fu_176_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>HwReg_height_c29_U HwReg_height_c28_U HwReg_height_c27_U HwReg_height_c26_U HwReg_height_c25_U HwReg_height_c_U HwReg_width_c23_U HwReg_width_c22_U HwReg_width_c21_U HwReg_width_c20_U HwReg_width_c19_U HwReg_width_c_U stream_in_U stream_in_vresampled_U stream_out_vresampled_U stream_in_hresampled_U stream_out_hresampled_U stream_csc_U HwReg_InVideoFormat_channel_U HwReg_OutVideoFormat_channel_U HwReg_ColStart_channel_U HwReg_ColEnd_channel_U HwReg_RowStart_channel_U HwReg_RowEnd_channel_U HwReg_K11_channel_U HwReg_K12_channel_U HwReg_K13_channel_U HwReg_K21_channel_U HwReg_K22_channel_U HwReg_K23_channel_U HwReg_K31_channel_U HwReg_K32_channel_U HwReg_K33_channel_U HwReg_ROffset_channel_U HwReg_GOffset_channel_U HwReg_BOffset_channel_U HwReg_ClampMin_channel_U HwReg_ClipMax_channel_U HwReg_K11_2_channel_U HwReg_K12_2_channel_U HwReg_K13_2_channel_U HwReg_K21_2_channel_U HwReg_K22_2_channel_U HwReg_K23_2_channel_U HwReg_K31_2_channel_U HwReg_K32_2_channel_U HwReg_K33_2_channel_U HwReg_ROffset_2_channel_U HwReg_GOffset_2_channel_U HwReg_BOffset_2_channel_U HwReg_ClampMin_2_channel_U HwReg_ClipMax_2_channel_U bPassThru_420_In_loc_channel_U bPassThru_420_Out_loc_channel_U bPassThru_422_or_420_In_loc_channel_U bPassThru_422_or_420_Out_loc_channel_U HwReg_width_c24_channel_U HwReg_height_c30_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Block_entry3_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>1.052</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>490</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>443</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>reg_unsigned_short_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.334 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.334 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>0.854</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.668 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.668 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <Slack>3.89</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>43</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.352 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.493 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66 ~ 3842</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>64 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0.341 us ~ 20.483 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>184</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_223_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500" URAM="0" VARIABLE="j_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>0.854</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.668 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.668 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <Slack>3.89</Slack>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>43</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4678</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8313846</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.346 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4678 ~ 8313846</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4672 ~ 8313840</Latency>
                        <AbsoluteTimeLatency>24.920 us ~ 44.346 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>73</min>
                                <max>3849</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>73 ~ 3849</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>490</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_278_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:496" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2</Name>
            <Loops>
                <VITIS_LOOP_955_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.653</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>32771</Average-caseLatency>
                    <Worst-caseLatency>32771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.002 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 32771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_955_2>
                        <Name>VITIS_LOOP_955_2</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 32769</Latency>
                        <AbsoluteTimeLatency>5.334 ns ~ 0.175 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_955_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>176</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>309</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_955_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln955_fu_235_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955" URAM="0" VARIABLE="add_ln955"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_vcresampler_core_1</Name>
            <Loops>
                <VITIS_LOOP_953_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1073872892</Average-caseLatency>
                    <Worst-caseLatency>1073872892</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.728 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.728 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1073872892</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_953_1>
                        <Name>VITIS_LOOP_953_1</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1073872891</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.728 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>32773</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 32773</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148</Instance>
                        </InstanceList>
                    </VITIS_LOOP_953_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>277</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>530</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="linebuf_y_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914" URAM="0" VARIABLE="linebuf_y"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linebuf_y_1_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914" URAM="0" VARIABLE="linebuf_y_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="linebuf_c_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915" URAM="0" VARIABLE="linebuf_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="linebuf_c_1_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915" URAM="0" VARIABLE="linebuf_c_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln953_fu_192_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953" URAM="0" VARIABLE="add_ln953"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_953_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln953_1_fu_211_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953" URAM="0" VARIABLE="add_ln953_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_953_1" OPTYPE="sub" PRAGMA="" RTLNAME="out_y_fu_226_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:951" URAM="0" VARIABLE="out_y"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2</Name>
            <Loops>
                <VITIS_LOOP_724_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.738</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>32771</Average-caseLatency>
                    <Worst-caseLatency>32771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.670 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 32771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2>
                        <Name>VITIS_LOOP_724_2</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 32769</Latency>
                        <AbsoluteTimeLatency>16.002 ns ~ 0.175 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>538</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_fu_263_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724" URAM="0" VARIABLE="add_ln724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2" OPTYPE="sub" PRAGMA="" RTLNAME="out_x_fu_277_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730" URAM="0" VARIABLE="out_x"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_hcresampler_core_2</Name>
            <Loops>
                <VITIS_LOOP_722_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.738</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>537018364</Average-caseLatency>
                    <Worst-caseLatency>1073938426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.864 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.728 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1073938426</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_722_1>
                        <Name>VITIS_LOOP_722_1</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1073938425</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.728 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>32775</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 32775</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180</Instance>
                        </InstanceList>
                    </VITIS_LOOP_722_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>301</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>727</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="loopWidth_fu_233_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720" URAM="0" VARIABLE="loopWidth"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_722_1" OPTYPE="add" PRAGMA="" RTLNAME="y_3_fu_258_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722" URAM="0" VARIABLE="y_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_csc_core_Pipeline_VITIS_LOOP_91_2</Name>
            <Loops>
                <VITIS_LOOP_91_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.671</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.875 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_2>
                        <Name>VITIS_LOOP_91_2</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4095</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4099</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 21.864 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>280</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1065</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U153" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="mul_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U154" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="mul_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_22s_25_4_1_U159" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="mul_ln147_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_4_fu_634_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="add_ln147_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_640_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_22s_25_4_1_U159" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="add_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_3_fu_769_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="add_ln147_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_774_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:147" URAM="0" VARIABLE="add_ln147_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U155" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="mul_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U156" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="mul_ln149_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_22s_25_4_1_U160" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="mul_ln149_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_4_fu_680_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="add_ln149_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_686_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_22s_25_4_1_U160" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="add_ln149_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_3_fu_799_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="add_ln149_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_2_fu_804_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" URAM="0" VARIABLE="add_ln149_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U157" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="mul_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U158" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="mul_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_22s_25_4_1_U161" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="mul_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_4_fu_726_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="add_ln151_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_732_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_16s_22s_25_4_1_U161" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="add_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_3_fu_829_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="add_ln151_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_2_fu_834_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:151" URAM="0" VARIABLE="add_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="x_5_fu_439_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91" URAM="0" VARIABLE="x_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_csc_core</Name>
            <Loops>
                <VITIS_LOOP_89_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>16801786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>89.621 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 16801786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_89_1>
                        <Name>VITIS_LOOP_89_1</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4095</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16801785</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 89.621 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>4103</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 4103</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348</Instance>
                        </InstanceList>
                    </VITIS_LOOP_89_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>326</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1285</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_393_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_403_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89" URAM="0" VARIABLE="add_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_89_1" OPTYPE="add" PRAGMA="" RTLNAME="y_7_fu_438_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89" URAM="0" VARIABLE="y_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_hcresampler_core_Pipeline_VITIS_LOOP_724_2</Name>
            <Loops>
                <VITIS_LOOP_724_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>2.542</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>32771</Average-caseLatency>
                    <Worst-caseLatency>32771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.670 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 32771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_2>
                        <Name>VITIS_LOOP_724_2</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 32769</Latency>
                        <AbsoluteTimeLatency>16.002 ns ~ 0.175 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>166</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>627</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_fu_297_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724" URAM="0" VARIABLE="add_ln724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2" OPTYPE="sub" PRAGMA="" RTLNAME="out_x_fu_307_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730" URAM="0" VARIABLE="out_x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln846_fu_511_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:846" URAM="0" VARIABLE="add_ln846"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_fu_563_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:849" URAM="0" VARIABLE="add_ln849"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_hcresampler_core</Name>
            <Loops>
                <VITIS_LOOP_722_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>537018364</Average-caseLatency>
                    <Worst-caseLatency>1073938426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.864 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.728 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1073938426</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_722_1>
                        <Name>VITIS_LOOP_722_1</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1073938425</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.728 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>32775</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 32775</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186</Instance>
                        </InstanceList>
                    </VITIS_LOOP_722_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>461</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="loopWidth_fu_241_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720" URAM="0" VARIABLE="loopWidth"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_722_1" OPTYPE="add" PRAGMA="" RTLNAME="y_5_fu_272_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722" URAM="0" VARIABLE="y_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_vcresampler_core_Pipeline_VITIS_LOOP_955_2</Name>
            <Loops>
                <VITIS_LOOP_955_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.748</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>32771</Average-caseLatency>
                    <Worst-caseLatency>32771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.002 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 32771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_955_2>
                        <Name>VITIS_LOOP_955_2</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 32769</Latency>
                        <AbsoluteTimeLatency>5.334 ns ~ 0.175 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_955_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>253</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_955_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln955_fu_209_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:955" URAM="0" VARIABLE="add_ln955"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_955_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1098_fu_325_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1098" URAM="0" VARIABLE="add_ln1098"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_vcresampler_core</Name>
            <Loops>
                <VITIS_LOOP_953_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.748</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1073872892</Average-caseLatency>
                    <Worst-caseLatency>1073872892</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.728 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.728 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1073872892</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_953_1>
                        <Name>VITIS_LOOP_953_1</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32767</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1073872891</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 5.728 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>32773</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 32773</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138</Instance>
                        </InstanceList>
                    </VITIS_LOOP_953_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>176</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>471</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linebuf_y_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914" URAM="0" VARIABLE="linebuf_y"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="linebuf_c_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915" URAM="0" VARIABLE="linebuf_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="linebuf_c_2_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915" URAM="0" VARIABLE="linebuf_c_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln953_fu_174_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953" URAM="0" VARIABLE="add_ln953"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_953_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln953_2_fu_193_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953" URAM="0" VARIABLE="add_ln953_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_953_1" OPTYPE="sub" PRAGMA="" RTLNAME="out_y_fu_199_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:953" URAM="0" VARIABLE="out_y"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2</Name>
            <Loops>
                <VITIS_LOOP_619_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.375</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.357 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.499 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67 ~ 3843</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_619_2>
                        <Name>VITIS_LOOP_619_2</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>65 ~ 3841</Latency>
                        <AbsoluteTimeLatency>0.347 us ~ 20.488 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_619_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>192</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_619_2" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_223_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo</Name>
            <Loops>
                <VITIS_LOOP_617_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.375</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4419</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8305203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.571 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.300 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4419 ~ 8305203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_617_1>
                        <Name>VITIS_LOOP_617_1</Name>
                        <Slack>3.89</Slack>
                        <TripCount>
                            <range>
                                <min>64</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>4416 ~ 8305200</Latency>
                        <AbsoluteTimeLatency>23.555 us ~ 44.300 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>69</min>
                                <max>3845</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>69 ~ 3845</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120</Instance>
                        </InstanceList>
                    </VITIS_LOOP_617_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>125</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>357</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_162_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_617_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_176_p2" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_csc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.33</TargetClockPeriod>
                    <ClockUncertainty>1.44</ClockUncertainty>
                    <EstimatedClockPeriod>3.748</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4679</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>1073938438</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.958 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.728 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>4679</min>
                            <max>1073938427</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>4679 ~ 1073938427</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>14</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8857</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>10523</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c29_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_height_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c28_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_height_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c27_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_height_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c26_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_height_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c25_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_height_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_height_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c23_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_width_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c22_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_width_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c21_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_width_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c20_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_width_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c19_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_width_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c_U" SOURCE="D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393" URAM="0" VARIABLE="HwReg_width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_in_U" SOURCE="" URAM="0" VARIABLE="stream_in"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_in_vresampled_U" SOURCE="" URAM="0" VARIABLE="stream_in_vresampled"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_out_vresampled_U" SOURCE="" URAM="0" VARIABLE="stream_out_vresampled"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_in_hresampled_U" SOURCE="" URAM="0" VARIABLE="stream_in_hresampled"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_out_hresampled_U" SOURCE="" URAM="0" VARIABLE="stream_out_hresampled"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_csc_U" SOURCE="" URAM="0" VARIABLE="stream_csc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_InVideoFormat_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_InVideoFormat_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_OutVideoFormat_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_OutVideoFormat_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ColStart_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ColStart_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ColEnd_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ColEnd_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_RowStart_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_RowStart_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_RowEnd_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_RowEnd_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K11_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K11_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K12_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K12_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K13_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K13_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K21_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K21_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K22_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K22_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K23_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K23_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K31_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K31_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K32_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K32_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K33_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K33_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ROffset_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ROffset_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_GOffset_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_GOffset_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_BOffset_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_BOffset_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClampMin_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ClampMin_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClipMax_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ClipMax_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K11_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K11_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K12_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K12_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K13_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K13_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K21_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K21_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K22_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K22_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K23_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K23_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K31_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K31_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K32_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K32_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K33_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_K33_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ROffset_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ROffset_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_GOffset_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_GOffset_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_BOffset_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_BOffset_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClampMin_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ClampMin_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClipMax_2_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_ClipMax_2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPassThru_420_In_loc_channel_U" SOURCE="" URAM="0" VARIABLE="bPassThru_420_In_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPassThru_420_Out_loc_channel_U" SOURCE="" URAM="0" VARIABLE="bPassThru_420_Out_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPassThru_422_or_420_In_loc_channel_U" SOURCE="" URAM="0" VARIABLE="bPassThru_422_or_420_In_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPassThru_422_or_420_Out_loc_channel_U" SOURCE="" URAM="0" VARIABLE="bPassThru_422_or_420_Out_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c24_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_width_c24_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c30_channel_U" SOURCE="" URAM="0" VARIABLE="HwReg_height_c30_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>stream_in_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_in_vresampled_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_in_hresampled_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_csc_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_out_hresampled_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_out_vresampled_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export library="ip" vendor="xilinx.com" version="1.1"/>
        <config_rtl module_prefix="bd_85a6_csc_0_"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="s_axis_video" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="InVideoFormat" index="1" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="InVideoFormat" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OutVideoFormat" index="2" direction="in" srcType="unsigned char&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="OutVideoFormat" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="3" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="4" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ColStart" index="5" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ColStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ColEnd" index="6" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ColEnd" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RowStart" index="7" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="RowStart" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RowEnd" index="8" direction="in" srcType="unsigned short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="RowEnd" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11" index="9" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K11" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12" index="10" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K12" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13" index="11" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K13" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21" index="12" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K21" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22" index="13" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K22" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23" index="14" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K23" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31" index="15" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K31" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32" index="16" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K32" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33" index="17" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K33" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ROffset" index="18" direction="in" srcType="ap_int&lt;10&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ROffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="GOffset" index="19" direction="in" srcType="ap_int&lt;10&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="GOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="BOffset" index="20" direction="in" srcType="ap_int&lt;10&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="BOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClampMin" index="21" direction="in" srcType="ap_uint&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClampMin" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClipMax" index="22" direction="in" srcType="ap_uint&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClipMax" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11_2" index="23" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K11_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12_2" index="24" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K12_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13_2" index="25" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K13_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21_2" index="26" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K21_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22_2" index="27" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K22_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23_2" index="28" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K23_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31_2" index="29" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K31_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32_2" index="30" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K32_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33_2" index="31" direction="in" srcType="short&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="K33_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ROffset_2" index="32" direction="in" srcType="ap_int&lt;10&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ROffset_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="GOffset_2" index="33" direction="in" srcType="ap_int&lt;10&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="GOffset_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="BOffset_2" index="34" direction="in" srcType="ap_int&lt;10&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="BOffset_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClampMin_2" index="35" direction="in" srcType="ap_uint&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClampMin_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ClipMax_2" index="36" direction="in" srcType="ap_uint&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="ClipMax_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_video" index="37" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_video" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="InVideoFormat" access="W" description="Data signal of InVideoFormat" range="32">
                    <fields>
                        <field offset="0" width="8" name="InVideoFormat" access="W" description="Bit 7 to 0 of InVideoFormat"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="OutVideoFormat" access="W" description="Data signal of OutVideoFormat" range="32">
                    <fields>
                        <field offset="0" width="8" name="OutVideoFormat" access="W" description="Bit 7 to 0 of OutVideoFormat"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="ColStart" access="W" description="Data signal of ColStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="ColStart" access="W" description="Bit 15 to 0 of ColStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="ColEnd" access="W" description="Data signal of ColEnd" range="32">
                    <fields>
                        <field offset="0" width="16" name="ColEnd" access="W" description="Bit 15 to 0 of ColEnd"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="RowStart" access="W" description="Data signal of RowStart" range="32">
                    <fields>
                        <field offset="0" width="16" name="RowStart" access="W" description="Bit 15 to 0 of RowStart"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="RowEnd" access="W" description="Data signal of RowEnd" range="32">
                    <fields>
                        <field offset="0" width="16" name="RowEnd" access="W" description="Bit 15 to 0 of RowEnd"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="K11" access="W" description="Data signal of K11" range="32">
                    <fields>
                        <field offset="0" width="16" name="K11" access="W" description="Bit 15 to 0 of K11"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="K12" access="W" description="Data signal of K12" range="32">
                    <fields>
                        <field offset="0" width="16" name="K12" access="W" description="Bit 15 to 0 of K12"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="K13" access="W" description="Data signal of K13" range="32">
                    <fields>
                        <field offset="0" width="16" name="K13" access="W" description="Bit 15 to 0 of K13"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="K21" access="W" description="Data signal of K21" range="32">
                    <fields>
                        <field offset="0" width="16" name="K21" access="W" description="Bit 15 to 0 of K21"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="K22" access="W" description="Data signal of K22" range="32">
                    <fields>
                        <field offset="0" width="16" name="K22" access="W" description="Bit 15 to 0 of K22"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="K23" access="W" description="Data signal of K23" range="32">
                    <fields>
                        <field offset="0" width="16" name="K23" access="W" description="Bit 15 to 0 of K23"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="K31" access="W" description="Data signal of K31" range="32">
                    <fields>
                        <field offset="0" width="16" name="K31" access="W" description="Bit 15 to 0 of K31"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="K32" access="W" description="Data signal of K32" range="32">
                    <fields>
                        <field offset="0" width="16" name="K32" access="W" description="Bit 15 to 0 of K32"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="K33" access="W" description="Data signal of K33" range="32">
                    <fields>
                        <field offset="0" width="16" name="K33" access="W" description="Bit 15 to 0 of K33"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="ROffset" access="W" description="Data signal of ROffset" range="32">
                    <fields>
                        <field offset="0" width="10" name="ROffset" access="W" description="Bit 9 to 0 of ROffset"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="GOffset" access="W" description="Data signal of GOffset" range="32">
                    <fields>
                        <field offset="0" width="10" name="GOffset" access="W" description="Bit 9 to 0 of GOffset"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="BOffset" access="W" description="Data signal of BOffset" range="32">
                    <fields>
                        <field offset="0" width="10" name="BOffset" access="W" description="Bit 9 to 0 of BOffset"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="ClampMin" access="W" description="Data signal of ClampMin" range="32">
                    <fields>
                        <field offset="0" width="8" name="ClampMin" access="W" description="Bit 7 to 0 of ClampMin"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="ClipMax" access="W" description="Data signal of ClipMax" range="32">
                    <fields>
                        <field offset="0" width="8" name="ClipMax" access="W" description="Bit 7 to 0 of ClipMax"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="K11_2" access="W" description="Data signal of K11_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K11_2" access="W" description="Bit 15 to 0 of K11_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="K12_2" access="W" description="Data signal of K12_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K12_2" access="W" description="Bit 15 to 0 of K12_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="K13_2" access="W" description="Data signal of K13_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K13_2" access="W" description="Bit 15 to 0 of K13_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="K21_2" access="W" description="Data signal of K21_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K21_2" access="W" description="Bit 15 to 0 of K21_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe0" name="K22_2" access="W" description="Data signal of K22_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K22_2" access="W" description="Bit 15 to 0 of K22_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe8" name="K23_2" access="W" description="Data signal of K23_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K23_2" access="W" description="Bit 15 to 0 of K23_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf0" name="K31_2" access="W" description="Data signal of K31_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K31_2" access="W" description="Bit 15 to 0 of K31_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf8" name="K32_2" access="W" description="Data signal of K32_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K32_2" access="W" description="Bit 15 to 0 of K32_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x100" name="K33_2" access="W" description="Data signal of K33_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="K33_2" access="W" description="Bit 15 to 0 of K33_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x108" name="ROffset_2" access="W" description="Data signal of ROffset_2" range="32">
                    <fields>
                        <field offset="0" width="10" name="ROffset_2" access="W" description="Bit 9 to 0 of ROffset_2"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x110" name="GOffset_2" access="W" description="Data signal of GOffset_2" range="32">
                    <fields>
                        <field offset="0" width="10" name="GOffset_2" access="W" description="Bit 9 to 0 of GOffset_2"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x118" name="BOffset_2" access="W" description="Data signal of BOffset_2" range="32">
                    <fields>
                        <field offset="0" width="10" name="BOffset_2" access="W" description="Bit 9 to 0 of BOffset_2"/>
                        <field offset="10" width="22" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x120" name="ClampMin_2" access="W" description="Data signal of ClampMin_2" range="32">
                    <fields>
                        <field offset="0" width="8" name="ClampMin_2" access="W" description="Bit 7 to 0 of ClampMin_2"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x128" name="ClipMax_2" access="W" description="Data signal of ClipMax_2" range="32">
                    <fields>
                        <field offset="0" width="8" name="ClipMax_2" access="W" description="Bit 7 to 0 of ClipMax_2"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="InVideoFormat"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="OutVideoFormat"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="ColStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="ColEnd"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="RowStart"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="RowEnd"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="K11"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="K12"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="K13"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="K21"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="K22"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="K23"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="K31"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="K32"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="K33"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="ROffset"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="GOffset"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="BOffset"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="ClampMin"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="ClipMax"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="K11_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="K12_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="K13_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="K21_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="224" argName="K22_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="K23_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240" argName="K31_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="248" argName="K32_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="K33_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="264" argName="ROffset_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="272" argName="GOffset_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="BOffset_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="288" argName="ClampMin_2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="296" argName="ClipMax_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axis_video:m_axis_video</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_video" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="24" portPrefix="s_axis_video_">
            <ports>
                <port>s_axis_video_TDATA</port>
                <port>s_axis_video_TDEST</port>
                <port>s_axis_video_TID</port>
                <port>s_axis_video_TKEEP</port>
                <port>s_axis_video_TLAST</port>
                <port>s_axis_video_TREADY</port>
                <port>s_axis_video_TSTRB</port>
                <port>s_axis_video_TUSER</port>
                <port>s_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_video" type="axi4stream" busTypeName="axis" mode="master" dataWidth="24" portPrefix="m_axis_video_">
            <ports>
                <port>m_axis_video_TDATA</port>
                <port>m_axis_video_TDEST</port>
                <port>m_axis_video_TID</port>
                <port>m_axis_video_TKEEP</port>
                <port>m_axis_video_TLAST</port>
                <port>m_axis_video_TREADY</port>
                <port>m_axis_video_TSTRB</port>
                <port>m_axis_video_TUSER</port>
                <port>m_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_video"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 9, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">InVideoFormat, 0x10, 32, W, Data signal of InVideoFormat, </column>
                    <column name="s_axi_CTRL">OutVideoFormat, 0x18, 32, W, Data signal of OutVideoFormat, </column>
                    <column name="s_axi_CTRL">width, 0x20, 32, W, Data signal of width, </column>
                    <column name="s_axi_CTRL">height, 0x28, 32, W, Data signal of height, </column>
                    <column name="s_axi_CTRL">ColStart, 0x30, 32, W, Data signal of ColStart, </column>
                    <column name="s_axi_CTRL">ColEnd, 0x38, 32, W, Data signal of ColEnd, </column>
                    <column name="s_axi_CTRL">RowStart, 0x40, 32, W, Data signal of RowStart, </column>
                    <column name="s_axi_CTRL">RowEnd, 0x48, 32, W, Data signal of RowEnd, </column>
                    <column name="s_axi_CTRL">K11, 0x50, 32, W, Data signal of K11, </column>
                    <column name="s_axi_CTRL">K12, 0x58, 32, W, Data signal of K12, </column>
                    <column name="s_axi_CTRL">K13, 0x60, 32, W, Data signal of K13, </column>
                    <column name="s_axi_CTRL">K21, 0x68, 32, W, Data signal of K21, </column>
                    <column name="s_axi_CTRL">K22, 0x70, 32, W, Data signal of K22, </column>
                    <column name="s_axi_CTRL">K23, 0x78, 32, W, Data signal of K23, </column>
                    <column name="s_axi_CTRL">K31, 0x80, 32, W, Data signal of K31, </column>
                    <column name="s_axi_CTRL">K32, 0x88, 32, W, Data signal of K32, </column>
                    <column name="s_axi_CTRL">K33, 0x90, 32, W, Data signal of K33, </column>
                    <column name="s_axi_CTRL">ROffset, 0x98, 32, W, Data signal of ROffset, </column>
                    <column name="s_axi_CTRL">GOffset, 0xa0, 32, W, Data signal of GOffset, </column>
                    <column name="s_axi_CTRL">BOffset, 0xa8, 32, W, Data signal of BOffset, </column>
                    <column name="s_axi_CTRL">ClampMin, 0xb0, 32, W, Data signal of ClampMin, </column>
                    <column name="s_axi_CTRL">ClipMax, 0xb8, 32, W, Data signal of ClipMax, </column>
                    <column name="s_axi_CTRL">K11_2, 0xc0, 32, W, Data signal of K11_2, </column>
                    <column name="s_axi_CTRL">K12_2, 0xc8, 32, W, Data signal of K12_2, </column>
                    <column name="s_axi_CTRL">K13_2, 0xd0, 32, W, Data signal of K13_2, </column>
                    <column name="s_axi_CTRL">K21_2, 0xd8, 32, W, Data signal of K21_2, </column>
                    <column name="s_axi_CTRL">K22_2, 0xe0, 32, W, Data signal of K22_2, </column>
                    <column name="s_axi_CTRL">K23_2, 0xe8, 32, W, Data signal of K23_2, </column>
                    <column name="s_axi_CTRL">K31_2, 0xf0, 32, W, Data signal of K31_2, </column>
                    <column name="s_axi_CTRL">K32_2, 0xf8, 32, W, Data signal of K32_2, </column>
                    <column name="s_axi_CTRL">K33_2, 0x100, 32, W, Data signal of K33_2, </column>
                    <column name="s_axi_CTRL">ROffset_2, 0x108, 32, W, Data signal of ROffset_2, </column>
                    <column name="s_axi_CTRL">GOffset_2, 0x110, 32, W, Data signal of GOffset_2, </column>
                    <column name="s_axi_CTRL">BOffset_2, 0x118, 32, W, Data signal of BOffset_2, </column>
                    <column name="s_axi_CTRL">ClampMin_2, 0x120, 32, W, Data signal of ClampMin_2, </column>
                    <column name="s_axi_CTRL">ClipMax_2, 0x128, 32, W, Data signal of ClipMax_2, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_video">out, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                    <column name="s_axis_video">in, both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="s_axis_video">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="InVideoFormat">in, unsigned char&amp;</column>
                    <column name="OutVideoFormat">in, unsigned char&amp;</column>
                    <column name="width">in, unsigned short&amp;</column>
                    <column name="height">in, unsigned short&amp;</column>
                    <column name="ColStart">in, unsigned short&amp;</column>
                    <column name="ColEnd">in, unsigned short&amp;</column>
                    <column name="RowStart">in, unsigned short&amp;</column>
                    <column name="RowEnd">in, unsigned short&amp;</column>
                    <column name="K11">in, short&amp;</column>
                    <column name="K12">in, short&amp;</column>
                    <column name="K13">in, short&amp;</column>
                    <column name="K21">in, short&amp;</column>
                    <column name="K22">in, short&amp;</column>
                    <column name="K23">in, short&amp;</column>
                    <column name="K31">in, short&amp;</column>
                    <column name="K32">in, short&amp;</column>
                    <column name="K33">in, short&amp;</column>
                    <column name="ROffset">in, ap_int&lt;10&gt;&amp;</column>
                    <column name="GOffset">in, ap_int&lt;10&gt;&amp;</column>
                    <column name="BOffset">in, ap_int&lt;10&gt;&amp;</column>
                    <column name="ClampMin">in, ap_uint&lt;8&gt;&amp;</column>
                    <column name="ClipMax">in, ap_uint&lt;8&gt;&amp;</column>
                    <column name="K11_2">in, short&amp;</column>
                    <column name="K12_2">in, short&amp;</column>
                    <column name="K13_2">in, short&amp;</column>
                    <column name="K21_2">in, short&amp;</column>
                    <column name="K22_2">in, short&amp;</column>
                    <column name="K23_2">in, short&amp;</column>
                    <column name="K31_2">in, short&amp;</column>
                    <column name="K32_2">in, short&amp;</column>
                    <column name="K33_2">in, short&amp;</column>
                    <column name="ROffset_2">in, ap_int&lt;10&gt;&amp;</column>
                    <column name="GOffset_2">in, ap_int&lt;10&gt;&amp;</column>
                    <column name="BOffset_2">in, ap_int&lt;10&gt;&amp;</column>
                    <column name="ClampMin_2">in, ap_uint&lt;8&gt;&amp;</column>
                    <column name="ClipMax_2">in, ap_uint&lt;8&gt;&amp;</column>
                    <column name="m_axis_video">out, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="s_axis_video">s_axis_video, interface, </column>
                    <column name="InVideoFormat">s_axi_CTRL, register, name=InVideoFormat offset=0x10 range=32</column>
                    <column name="OutVideoFormat">s_axi_CTRL, register, name=OutVideoFormat offset=0x18 range=32</column>
                    <column name="width">s_axi_CTRL, register, name=width offset=0x20 range=32</column>
                    <column name="height">s_axi_CTRL, register, name=height offset=0x28 range=32</column>
                    <column name="ColStart">s_axi_CTRL, register, name=ColStart offset=0x30 range=32</column>
                    <column name="ColEnd">s_axi_CTRL, register, name=ColEnd offset=0x38 range=32</column>
                    <column name="RowStart">s_axi_CTRL, register, name=RowStart offset=0x40 range=32</column>
                    <column name="RowEnd">s_axi_CTRL, register, name=RowEnd offset=0x48 range=32</column>
                    <column name="K11">s_axi_CTRL, register, name=K11 offset=0x50 range=32</column>
                    <column name="K12">s_axi_CTRL, register, name=K12 offset=0x58 range=32</column>
                    <column name="K13">s_axi_CTRL, register, name=K13 offset=0x60 range=32</column>
                    <column name="K21">s_axi_CTRL, register, name=K21 offset=0x68 range=32</column>
                    <column name="K22">s_axi_CTRL, register, name=K22 offset=0x70 range=32</column>
                    <column name="K23">s_axi_CTRL, register, name=K23 offset=0x78 range=32</column>
                    <column name="K31">s_axi_CTRL, register, name=K31 offset=0x80 range=32</column>
                    <column name="K32">s_axi_CTRL, register, name=K32 offset=0x88 range=32</column>
                    <column name="K33">s_axi_CTRL, register, name=K33 offset=0x90 range=32</column>
                    <column name="ROffset">s_axi_CTRL, register, name=ROffset offset=0x98 range=32</column>
                    <column name="GOffset">s_axi_CTRL, register, name=GOffset offset=0xa0 range=32</column>
                    <column name="BOffset">s_axi_CTRL, register, name=BOffset offset=0xa8 range=32</column>
                    <column name="ClampMin">s_axi_CTRL, register, name=ClampMin offset=0xb0 range=32</column>
                    <column name="ClipMax">s_axi_CTRL, register, name=ClipMax offset=0xb8 range=32</column>
                    <column name="K11_2">s_axi_CTRL, register, name=K11_2 offset=0xc0 range=32</column>
                    <column name="K12_2">s_axi_CTRL, register, name=K12_2 offset=0xc8 range=32</column>
                    <column name="K13_2">s_axi_CTRL, register, name=K13_2 offset=0xd0 range=32</column>
                    <column name="K21_2">s_axi_CTRL, register, name=K21_2 offset=0xd8 range=32</column>
                    <column name="K22_2">s_axi_CTRL, register, name=K22_2 offset=0xe0 range=32</column>
                    <column name="K23_2">s_axi_CTRL, register, name=K23_2 offset=0xe8 range=32</column>
                    <column name="K31_2">s_axi_CTRL, register, name=K31_2 offset=0xf0 range=32</column>
                    <column name="K32_2">s_axi_CTRL, register, name=K32_2 offset=0xf8 range=32</column>
                    <column name="K33_2">s_axi_CTRL, register, name=K33_2 offset=0x100 range=32</column>
                    <column name="ROffset_2">s_axi_CTRL, register, name=ROffset_2 offset=0x108 range=32</column>
                    <column name="GOffset_2">s_axi_CTRL, register, name=GOffset_2 offset=0x110 range=32</column>
                    <column name="BOffset_2">s_axi_CTRL, register, name=BOffset_2 offset=0x118 range=32</column>
                    <column name="ClampMin_2">s_axi_CTRL, register, name=ClampMin_2 offset=0x120 range=32</column>
                    <column name="ClipMax_2">s_axi_CTRL, register, name=ClipMax_2 offset=0x128 range=32</column>
                    <column name="m_axis_video">m_axis_video, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:47" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:54" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:62" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:70" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:76" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:83" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:91" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:99" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:117" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:131" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:145" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:157" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:163" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:175" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:184" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:193" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:202" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:216" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:227" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:238" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:249" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:262" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:274" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:290" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:320" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:329" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:356" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:357" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:388" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:389" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:428" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:429" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:460" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:461" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:492" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:493" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:524" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:531" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:532" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:556" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:565" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:566" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:588" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:589" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=2"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:596" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:601" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:602" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:705" status="valid" parentFunction="mins" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:725" status="valid" parentFunction="maxs" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:929" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:941" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1012" status="valid" parentFunction="cmps" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1088" status="valid" parentFunction="range" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1089" status="valid" parentFunction="range" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1108" status="valid" parentFunction="sum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1124" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1142" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1219" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1234" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1235" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1262" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1278" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1279" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1314" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1329" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1330" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1379" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1395" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1396" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1491" status="valid" parentFunction="threshold" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1492" status="valid" parentFunction="threshold" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1532" status="valid" parentFunction="consume" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1533" status="valid" parentFunction="consume" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1559" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1560" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1590" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1591" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1623" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1624" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1659" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1660" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1692" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1693" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1725" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1726" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1761" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h:1762" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:183" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:188" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:189" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:194" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:195" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:200" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:201" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:206" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:207" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:217" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:219" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:238" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:240" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:247" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:250" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:258" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:261" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:269" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:272" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:280" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:283" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:292" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:295" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:303" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:306" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:315" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:318" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:326" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:329" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:341" status="valid" parentFunction="scalar_to_yuv422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:349" status="valid" parentFunction="yuv422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:359" status="valid" parentFunction="scalar_to_yuv444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:368" status="valid" parentFunction="yuv444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:379" status="valid" parentFunction="scalar_to_rgb_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:388" status="valid" parentFunction="rgb_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:399" status="valid" parentFunction="scalar_to_yuva422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:408" status="valid" parentFunction="yuva422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:419" status="valid" parentFunction="scalar_to_yuva444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:429" status="valid" parentFunction="yuva444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:441" status="valid" parentFunction="scalar_to_rgba_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:451" status="valid" parentFunction="rgba_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:463" status="valid" parentFunction="scalar_to_yuva420_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:471" status="valid" parentFunction="yuva420_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:481" status="valid" parentFunction="scalar_to_yuvd422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:490" status="valid" parentFunction="yuvd422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:501" status="valid" parentFunction="scalar_to_yuvd444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:511" status="valid" parentFunction="yuvd444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:523" status="valid" parentFunction="scalar_to_rgbd_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:533" status="valid" parentFunction="rgbd_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:545" status="valid" parentFunction="scalar_to_bayer_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:552" status="valid" parentFunction="bayer_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:561" status="valid" parentFunction="scalar_to_luma_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:568" status="valid" parentFunction="luma_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:590" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:597" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:598" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:604" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:606" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:615" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:622" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:640" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:646" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:652" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:658" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:667" status="valid" parentFunction="assignto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:674" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="protocol" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:681" status="valid" parentFunction="read" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:683" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:692" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:698" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:699" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:705" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:707" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:715" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:721" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:727" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:730" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:742" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:748" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:753" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:49" status="valid" parentFunction="fast_pixel_diff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:91" status="valid" parentFunction="corescore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:99" status="valid" parentFunction="corescore" variable="flag_d_min2" isDirective="0" options="variable=flag_d_min2 dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:100" status="valid" parentFunction="corescore" variable="flag_d_max2" isDirective="0" options="variable=flag_d_max2 dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:101" status="valid" parentFunction="corescore" variable="flag_d_min4" isDirective="0" options="variable=flag_d_min4 dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:102" status="valid" parentFunction="corescore" variable="flag_d_max4" isDirective="0" options="variable=flag_d_max4 dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:160" status="valid" parentFunction="fast_judge" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:161" status="valid" parentFunction="fast_judge" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:163" status="valid" parentFunction="fast_judge" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:193" status="valid" parentFunction="fast_nonmax" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:235" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:236" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:246" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:247" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:324" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:352" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:353" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:363" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:364" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:446" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:474" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h:475" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:59" status="valid" parentFunction="haarfeature" variable="rect" isDirective="0" options="variable=rect complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:70" status="valid" parentFunction="haarclassifier&lt;feature_max&gt;" variable="haar_feature" isDirective="0" options="variable=haar_feature complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:85" status="valid" parentFunction="haarstageclassifier&lt;stage, classifier_all, feature_max&gt;" variable="classifier" isDirective="0" options="variable=classifier complete dim=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:174" status="valid" parentFunction="intergral_win" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:191" status="valid" parentFunction="icvevalhidhaarclassifier" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:192" status="valid" parentFunction="icvevalhidhaarclassifier" variable="classifier" isDirective="0" options="variable=classifier"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:227" status="valid" parentFunction="runhaarclassifiercascade" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:284" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:285" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:286" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="expression_balance" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:289" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:398" status="valid" parentFunction="haarclassifierobject" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:462" status="valid" parentFunction="combin_mask" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h:503" status="valid" parentFunction="haarclassifierobject_group" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:88" status="valid" parentFunction="ismax" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:115" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:118" status="valid" parentFunction="findmax" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:119" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:120" status="valid" parentFunction="findmax" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:121" status="valid" parentFunction="findmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:184" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:187" status="valid" parentFunction="calcim" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:188" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:189" status="valid" parentFunction="calcim" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:190" status="valid" parentFunction="calcim" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:214" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:215" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:270" status="valid" parentFunction="cornerharris" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h:311" status="valid" parentFunction="harris" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:64" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:80" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:81" status="valid" parentFunction="equalize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:82" status="valid" parentFunction="equalize" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="latency" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:98" status="valid" parentFunction="equalize" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:143" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:154" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h:178" status="valid" parentFunction="equalizehist" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:104" status="valid" parentFunction="houghpolar" variable="addr" isDirective="0" options="variable=addr complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:105" status="valid" parentFunction="houghpolar" variable="accbuf" isDirective="0" options="variable=accbuf complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:111" status="valid" parentFunction="houghpolar" variable="sinval" isDirective="0" options="variable=sinval complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:112" status="valid" parentFunction="houghpolar" variable="cosval" isDirective="0" options="variable=cosval complete dim=0"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:117" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:135" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:136" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:178" status="valid" parentFunction="sort_insert" variable="&amp;accum_buf" isDirective="0" options="variable=&amp;accum_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:179" status="valid" parentFunction="sort_insert" variable="lines_val" isDirective="0" options="variable=lines_val complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:180" status="valid" parentFunction="sort_insert" variable="lines" isDirective="0" options="variable=lines complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:181" status="valid" parentFunction="sort_insert" variable="&amp;accum_win" isDirective="0" options="variable=&amp;accum_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:182" status="valid" parentFunction="sort_insert" variable="lines_flag" isDirective="0" options="variable=lines_flag complete dim=0"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:198" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array intra false"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:199" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:200" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h:320" status="valid" parentFunction="houghlines2" variable="_accum" isDirective="0" options="variable=_accum complete dim=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:115" status="valid" parentFunction="borderinterpolate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:161" status="valid" parentFunction="normalizeanchor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:188" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:190" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h:192" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:152" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:178" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:280" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:302" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:316" status="valid" parentFunction="getstructuringelement" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:373" status="valid" parentFunction="fill_pixelkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:396" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:413" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:414" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:415" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:416" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:417" status="valid" parentFunction="filter" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:447" status="valid" parentFunction="filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:448" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:449" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:527" status="valid" parentFunction="get_parameters" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:589" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:598" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:599" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:600" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:601" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:628" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:629" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:716" status="valid" parentFunction="column_filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:717" status="valid" parentFunction="column_filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:718" status="valid" parentFunction="column_filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:719" status="valid" parentFunction="column_filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:762" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:763" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:764" status="valid" parentFunction="column_filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:850" status="valid" parentFunction="row_filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:851" status="valid" parentFunction="row_filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:852" status="valid" parentFunction="row_filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:853" status="valid" parentFunction="row_filter" variable="row_buf" isDirective="0" options="variable=row_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:854" status="valid" parentFunction="row_filter" variable="l_border_buf" isDirective="0" options="variable=l_border_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:855" status="valid" parentFunction="row_filter" variable="r_border_buf" isDirective="0" options="variable=r_border_buf complete dim=1"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:911" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:912" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:913" status="valid" parentFunction="row_filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:979" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:980" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1002" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1023" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1034" status="valid" parentFunction="filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1035" status="valid" parentFunction="filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1036" status="valid" parentFunction="filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1037" status="valid" parentFunction="filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1038" status="valid" parentFunction="filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1039" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1060" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1061" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1130" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1157" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1159" status="valid" parentFunction="filter_opr_iter" variable="internal" isDirective="0" options="dim=1 type=complete variable=internal"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1163" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1174" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1196" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1241" status="valid" parentFunction="erode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1268" status="valid" parentFunction="dilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1493" status="valid" parentFunction="convert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1509" status="valid" parentFunction="max" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1518" status="valid" parentFunction="min" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1555" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1566" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1707" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1772" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1783" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1822" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1905" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1916" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1971" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1972" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1998" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:1999" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2038" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2039" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2075" status="valid" parentFunction="init_scale_coefficients" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2106" status="valid" parentFunction="scale_operator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2146" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_in dim=0 complete"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2147" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_out dim=0 complete"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2148" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= h_fir dim=0 complete"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2149" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= v_fir dim=0 complete"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2150" status="valid" parentFunction="resize_opr_bicubic" variable="hcoeffs" isDirective="0" options="variable=hcoeffs dim=2 complete"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2151" status="valid" parentFunction="resize_opr_bicubic" variable="vcoeffs" isDirective="0" options="variable=vcoeffs dim=2 complete"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2173" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2174" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2175" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2317" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2318" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2319" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2501" status="valid" parentFunction="convertscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2502" status="valid" parentFunction="convertscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2530" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2531" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2639" status="valid" parentFunction="getgaussiankernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2776" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2787" status="valid" parentFunction="pyrup_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2788" status="valid" parentFunction="pyrup_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2789" status="valid" parentFunction="pyrup_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2790" status="valid" parentFunction="pyrup_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2791" status="valid" parentFunction="pyrup_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2803" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2804" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2805" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2972" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2983" status="valid" parentFunction="pyrdown_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2984" status="valid" parentFunction="pyrdown_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2985" status="valid" parentFunction="pyrdown_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2986" status="valid" parentFunction="pyrdown_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:2987" status="valid" parentFunction="pyrdown_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3004" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3005" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h:3006" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:66" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:67" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:74" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:75" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:97" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:98" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:127" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:128" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:176" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:177" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:183" status="valid" parentFunction="array2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:242" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:243" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h:248" status="valid" parentFunction="mat2array" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:52" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:53" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:114" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:126" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:152" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:162" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:164" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:190" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:202" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:228" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:238" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:240" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:265" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:297" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:307" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:332" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:363" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:394" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:404" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:429" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:460" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:491" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:500" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:532" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:542" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:552" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:562" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:572" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:582" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:592" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:602" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:612" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:624" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:625" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:626" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:627" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:678" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:689" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:718" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:729" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:757" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:789" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:821" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:825" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:834" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:843" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:853" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:863" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:873" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:883" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:912" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val dim=1"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:913" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:914" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:966" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:977" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1006" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1017" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1045" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1077" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1109" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1113" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1122" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1131" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1141" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1151" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1161" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:1171" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:164" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:166" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:178" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:179" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:229" status="valid" parentFunction="clip" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:242" status="valid" parentFunction="absdiff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:265" status="valid" parentFunction="updatetexture" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:282" status="valid" parentFunction="sad_compute_inc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:307" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:308" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:336" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:337" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:348" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:349" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:387" status="valid" parentFunction="sadblockmatching" variable="l_tmp" isDirective="0" options="variable=l_tmp complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:389" status="valid" parentFunction="sadblockmatching" variable="r_tmp" isDirective="0" options="variable=r_tmp complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:392" status="valid" parentFunction="sadblockmatching" variable="sad" isDirective="0" options="variable=sad complete dim=0"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:394" status="valid" parentFunction="sadblockmatching" variable="sad_cols" isDirective="0" options="variable=sad_cols complete dim=0"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:411" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:412" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:416" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:419" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h:575" status="valid" parentFunction="findstereocorrespondencebm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:229" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:232" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:233" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:274" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=2"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:275" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=4"/>
        <Pragma type="loop_flatten" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:289" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:292" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:293" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:673" status="valid" parentFunction="initundistortrectifymapinverse" variable="distCoeffs" isDirective="0" options="variable=distCoeffs complete"/>
        <Pragma type="pipeline" location="d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h:687" status="valid" parentFunction="initundistortrectifymapinverse" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:87" status="valid" parentFunction="v_csc_core" variable="srcPix" isDirective="0" options="variable=srcPix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:93" status="valid" parentFunction="v_csc_core" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:94" status="valid" parentFunction="v_csc_core" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:193" status="valid" parentFunction="v_csc" variable="s_axis_video" isDirective="0" options="axis port=s_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:194" status="valid" parentFunction="v_csc" variable="m_axis_video" isDirective="0" options="axis port=m_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:196" status="valid" parentFunction="v_csc" variable="InVideoFormat" isDirective="0" options="s_axilite port=InVideoFormat bundle=CTRL offset=0x010"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:197" status="valid" parentFunction="v_csc" variable="OutVideoFormat" isDirective="0" options="s_axilite port=OutVideoFormat bundle=CTRL offset=0x018"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:198" status="valid" parentFunction="v_csc" variable="width" isDirective="0" options="s_axilite port=width bundle=CTRL offset=0x020"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:199" status="valid" parentFunction="v_csc" variable="height" isDirective="0" options="s_axilite port=height bundle=CTRL offset=0x028"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:201" status="valid" parentFunction="v_csc" variable="ColStart" isDirective="0" options="s_axilite port=ColStart bundle=CTRL offset=0x030"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:202" status="valid" parentFunction="v_csc" variable="ColEnd" isDirective="0" options="s_axilite port=ColEnd bundle=CTRL offset=0x038"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:203" status="valid" parentFunction="v_csc" variable="RowStart" isDirective="0" options="s_axilite port=RowStart bundle=CTRL offset=0x040"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:204" status="valid" parentFunction="v_csc" variable="RowEnd" isDirective="0" options="s_axilite port=RowEnd bundle=CTRL offset=0x048"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:206" status="valid" parentFunction="v_csc" variable="K11" isDirective="0" options="s_axilite port=K11 bundle=CTRL offset=0x050"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:207" status="valid" parentFunction="v_csc" variable="K12" isDirective="0" options="s_axilite port=K12 bundle=CTRL offset=0x058"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:208" status="valid" parentFunction="v_csc" variable="K13" isDirective="0" options="s_axilite port=K13 bundle=CTRL offset=0x060"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:209" status="valid" parentFunction="v_csc" variable="K21" isDirective="0" options="s_axilite port=K21 bundle=CTRL offset=0x068"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:210" status="valid" parentFunction="v_csc" variable="K22" isDirective="0" options="s_axilite port=K22 bundle=CTRL offset=0x070"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:211" status="valid" parentFunction="v_csc" variable="K23" isDirective="0" options="s_axilite port=K23 bundle=CTRL offset=0x078"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:212" status="valid" parentFunction="v_csc" variable="K31" isDirective="0" options="s_axilite port=K31 bundle=CTRL offset=0x080"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:213" status="valid" parentFunction="v_csc" variable="K32" isDirective="0" options="s_axilite port=K32 bundle=CTRL offset=0x088"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:214" status="valid" parentFunction="v_csc" variable="K33" isDirective="0" options="s_axilite port=K33 bundle=CTRL offset=0x090"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:215" status="valid" parentFunction="v_csc" variable="ROffset" isDirective="0" options="s_axilite port=ROffset bundle=CTRL offset=0x098"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:216" status="valid" parentFunction="v_csc" variable="GOffset" isDirective="0" options="s_axilite port=GOffset bundle=CTRL offset=0x0a0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:217" status="valid" parentFunction="v_csc" variable="BOffset" isDirective="0" options="s_axilite port=BOffset bundle=CTRL offset=0x0a8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:218" status="valid" parentFunction="v_csc" variable="ClampMin" isDirective="0" options="s_axilite port=ClampMin bundle=CTRL offset=0x0b0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:219" status="valid" parentFunction="v_csc" variable="ClipMax" isDirective="0" options="s_axilite port=ClipMax bundle=CTRL offset=0x0b8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:221" status="valid" parentFunction="v_csc" variable="K11_2" isDirective="0" options="s_axilite port=K11_2 bundle=CTRL offset=0x0c0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:222" status="valid" parentFunction="v_csc" variable="K12_2" isDirective="0" options="s_axilite port=K12_2 bundle=CTRL offset=0x0c8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:223" status="valid" parentFunction="v_csc" variable="K13_2" isDirective="0" options="s_axilite port=K13_2 bundle=CTRL offset=0x0d0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:224" status="valid" parentFunction="v_csc" variable="K21_2" isDirective="0" options="s_axilite port=K21_2 bundle=CTRL offset=0x0d8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:225" status="valid" parentFunction="v_csc" variable="K22_2" isDirective="0" options="s_axilite port=K22_2 bundle=CTRL offset=0x0e0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:226" status="valid" parentFunction="v_csc" variable="K23_2" isDirective="0" options="s_axilite port=K23_2 bundle=CTRL offset=0x0e8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:227" status="valid" parentFunction="v_csc" variable="K31_2" isDirective="0" options="s_axilite port=K31_2 bundle=CTRL offset=0x0f0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:228" status="valid" parentFunction="v_csc" variable="K32_2" isDirective="0" options="s_axilite port=K32_2 bundle=CTRL offset=0x0f8"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:229" status="valid" parentFunction="v_csc" variable="K33_2" isDirective="0" options="s_axilite port=K33_2 bundle=CTRL offset=0x100"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:230" status="valid" parentFunction="v_csc" variable="ROffset_2" isDirective="0" options="s_axilite port=ROffset_2 bundle=CTRL offset=0x108"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:231" status="valid" parentFunction="v_csc" variable="GOffset_2" isDirective="0" options="s_axilite port=GOffset_2 bundle=CTRL offset=0x110"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:232" status="valid" parentFunction="v_csc" variable="BOffset_2" isDirective="0" options="s_axilite port=BOffset_2 bundle=CTRL offset=0x118"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:233" status="valid" parentFunction="v_csc" variable="ClampMin_2" isDirective="0" options="s_axilite port=ClampMin_2 bundle=CTRL offset=0x120"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:234" status="valid" parentFunction="v_csc" variable="ClipMax_2" isDirective="0" options="s_axilite port=ClipMax_2 bundle=CTRL offset=0x128"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_csc.cpp:236" status="valid" parentFunction="v_csc" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:241" status="valid" parentFunction="v_csc" variable="InVideoFormat" isDirective="0" options="variable=InVideoFormat"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:243" status="valid" parentFunction="v_csc" variable="OutVideoFormat" isDirective="0" options="variable=OutVideoFormat"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:245" status="valid" parentFunction="v_csc" variable="width" isDirective="0" options="variable=width"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:247" status="valid" parentFunction="v_csc" variable="height" isDirective="0" options="variable=height"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:250" status="valid" parentFunction="v_csc" variable="ColStart" isDirective="0" options="variable=ColStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:252" status="valid" parentFunction="v_csc" variable="ColEnd" isDirective="0" options="variable=ColEnd"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:254" status="valid" parentFunction="v_csc" variable="RowStart" isDirective="0" options="variable=RowStart"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:256" status="valid" parentFunction="v_csc" variable="RowEnd" isDirective="0" options="variable=RowEnd"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:259" status="valid" parentFunction="v_csc" variable="K11" isDirective="0" options="variable=K11"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:261" status="valid" parentFunction="v_csc" variable="K12" isDirective="0" options="variable=K12"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:263" status="valid" parentFunction="v_csc" variable="K13" isDirective="0" options="variable=K13"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:265" status="valid" parentFunction="v_csc" variable="K21" isDirective="0" options="variable=K21"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:267" status="valid" parentFunction="v_csc" variable="K22" isDirective="0" options="variable=K22"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:269" status="valid" parentFunction="v_csc" variable="K23" isDirective="0" options="variable=K23"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:271" status="valid" parentFunction="v_csc" variable="K31" isDirective="0" options="variable=K31"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:273" status="valid" parentFunction="v_csc" variable="K32" isDirective="0" options="variable=K32"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:275" status="valid" parentFunction="v_csc" variable="K33" isDirective="0" options="variable=K33"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:277" status="valid" parentFunction="v_csc" variable="ROffset" isDirective="0" options="variable=ROffset"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:279" status="valid" parentFunction="v_csc" variable="GOffset" isDirective="0" options="variable=GOffset"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:281" status="valid" parentFunction="v_csc" variable="BOffset" isDirective="0" options="variable=BOffset"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:283" status="valid" parentFunction="v_csc" variable="ClampMin" isDirective="0" options="variable=ClampMin"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:285" status="valid" parentFunction="v_csc" variable="ClipMax" isDirective="0" options="variable=ClipMax"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:288" status="valid" parentFunction="v_csc" variable="K11_2" isDirective="0" options="variable=K11_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:290" status="valid" parentFunction="v_csc" variable="K12_2" isDirective="0" options="variable=K12_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:292" status="valid" parentFunction="v_csc" variable="K13_2" isDirective="0" options="variable=K13_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:294" status="valid" parentFunction="v_csc" variable="K21_2" isDirective="0" options="variable=K21_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:296" status="valid" parentFunction="v_csc" variable="K22_2" isDirective="0" options="variable=K22_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:298" status="valid" parentFunction="v_csc" variable="K23_2" isDirective="0" options="variable=K23_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:300" status="valid" parentFunction="v_csc" variable="K31_2" isDirective="0" options="variable=K31_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:302" status="valid" parentFunction="v_csc" variable="K32_2" isDirective="0" options="variable=K32_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:304" status="valid" parentFunction="v_csc" variable="K33_2" isDirective="0" options="variable=K33_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:306" status="valid" parentFunction="v_csc" variable="ROffset_2" isDirective="0" options="variable=ROffset_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:308" status="valid" parentFunction="v_csc" variable="GOffset_2" isDirective="0" options="variable=GOffset_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:310" status="valid" parentFunction="v_csc" variable="BOffset_2" isDirective="0" options="variable=BOffset_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:312" status="valid" parentFunction="v_csc" variable="ClampMin_2" isDirective="0" options="variable=ClampMin_2"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_csc.cpp:314" status="valid" parentFunction="v_csc" variable="ClipMax_2" isDirective="0" options="variable=ClipMax_2"/>
        <Pragma type="dataflow" location="prj/sol/.autopilot/db/v_csc.cpp:393" status="warning" parentFunction="v_csc" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 32 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:394" status="valid" parentFunction="v_csc" variable="stream_in" isDirective="0" options="variable=stream_in depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:395" status="valid" parentFunction="v_csc" variable="stream_in_vresampled" isDirective="0" options="variable=stream_in_vresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:396" status="valid" parentFunction="v_csc" variable="stream_out_vresampled" isDirective="0" options="variable=stream_out_vresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:397" status="valid" parentFunction="v_csc" variable="stream_in_hresampled" isDirective="0" options="variable=stream_in_hresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:398" status="valid" parentFunction="v_csc" variable="stream_out_hresampled" isDirective="0" options="variable=stream_out_hresampled depth=16"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_csc.cpp:399" status="valid" parentFunction="v_csc" variable="stream_csc" isDirective="0" options="variable=stream_csc depth=16"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:490" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_csc.cpp:491" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:502" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:503" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:525" status="valid" parentFunction="axivideo2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:547" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_csc.cpp:548" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:621" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:622" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:726" status="valid" parentFunction="v_hcresampler_core" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:727" status="valid" parentFunction="v_hcresampler_core" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:758" status="valid" parentFunction="v_hcresampler_core" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:771" status="valid" parentFunction="v_hcresampler_core" variable="pixbuf_cb" isDirective="0" options="variable=pixbuf_cb complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:772" status="valid" parentFunction="v_hcresampler_core" variable="pixbuf_cr" isDirective="0" options="variable=pixbuf_cr complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:957" status="valid" parentFunction="v_vcresampler_core" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:958" status="valid" parentFunction="v_vcresampler_core" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:975" status="valid" parentFunction="v_vcresampler_core" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:1013" status="valid" parentFunction="v_vcresampler_core" variable="pixbuf_c" isDirective="0" options="variable=pixbuf_c complete dim=0"/>
    </PragmaReport>
</profile>

