\hypertarget{group___r_c_c___p_l_l___clock___source}{}\doxysection{P\+LL Clock Source}
\label{group___r_c_c___p_l_l___clock___source}\index{PLL Clock Source@{PLL Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}\label{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}}
\index{RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSE}{RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SE}}}



Definition at line 182 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}\label{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSI@{RCC\_PLLSOURCE\_HSI}}
\index{RCC\_PLLSOURCE\_HSI@{RCC\_PLLSOURCE\_HSI}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSI}{RCC\_PLLSOURCE\_HSI}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+H\+SI}}}



Definition at line 181 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

