{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 16:27:08 2015 " "Info: Processing started: Mon May 04 16:27:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Sign\$latch " "Warning: Node \"Sign\$latch\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ry\[0\]\$latch " "Warning: Node \"Ry\[0\]\$latch\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ry\[1\]\$latch " "Warning: Node \"Ry\[1\]\$latch\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ry\[2\]\$latch " "Warning: Node \"Ry\[2\]\$latch\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IRindata\[7\] " "Info: Assuming node \"IRindata\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IRindata\[8\] " "Info: Assuming node \"IRindata\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IRindata\[6\] " "Info: Assuming node \"IRindata\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux26~1 " "Info: Detected gated clock \"Mux26~1\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux26~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux26~0 " "Info: Detected gated clock \"Mux26~0\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~1 " "Info: Detected gated clock \"Mux23~1\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step\[1\] " "Info: Detected ripple clock \"step\[1\]\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "step\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "step\[0\] " "Info: Detected ripple clock \"step\[0\]\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "step\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register step\[0\] step\[1\] 450.05 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 450.05 MHz between source register \"step\[0\]\" and destination register \"step\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.571 ns + Longest register register " "Info: + Longest register to register delay is 0.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns step\[0\] 1 REG LCFF_X19_Y3_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N3; Fanout = 10; REG Node = 'step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.150 ns) 0.487 ns step~0 2 COMB LCCOMB_X19_Y3_N12 1 " "Info: 2: + IC(0.337 ns) + CELL(0.150 ns) = 0.487 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 1; COMB Node = 'step~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { step[0] step~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.571 ns step\[1\] 3 REG LCFF_X19_Y3_N13 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.571 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 8; REG Node = 'step\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { step~0 step[1] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 40.98 % ) " "Info: Total cell delay = 0.234 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.337 ns ( 59.02 % ) " "Info: Total interconnect delay = 0.337 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { step[0] step~0 step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.571 ns" { step[0] {} step~0 {} step[1] {} } { 0.000ns 0.337ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.791 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clk 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.537 ns) 3.791 ns step\[1\] 2 REG LCFF_X19_Y3_N13 8 " "Info: 2: + IC(2.412 ns) + CELL(0.537 ns) = 3.791 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 8; REG Node = 'step\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.949 ns" { Clk step[1] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.38 % ) " "Info: Total cell delay = 1.379 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 63.62 % ) " "Info: Total interconnect delay = 2.412 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[1] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.791 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clk 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.537 ns) 3.791 ns step\[0\] 2 REG LCFF_X19_Y3_N3 10 " "Info: 2: + IC(2.412 ns) + CELL(0.537 ns) = 3.791 ns; Loc. = LCFF_X19_Y3_N3; Fanout = 10; REG Node = 'step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.949 ns" { Clk step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.38 % ) " "Info: Total cell delay = 1.379 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 63.62 % ) " "Info: Total interconnect delay = 2.412 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[0] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[1] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[0] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { step[0] step~0 step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.571 ns" { step[0] {} step~0 {} step[1] {} } { 0.000ns 0.337ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[1] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[0] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { step[1] {} } {  } {  } "" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "step\[0\] Ry\[0\]\$latch Clk 2.203 ns " "Info: Found hold time violation between source  pin or register \"step\[0\]\" and destination pin or register \"Ry\[0\]\$latch\" for clock \"Clk\" (Hold time is 2.203 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.526 ns + Largest " "Info: + Largest clock skew is 4.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 8.317 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 8.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clk 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.787 ns) 4.041 ns step\[0\] 2 REG LCFF_X19_Y3_N3 10 " "Info: 2: + IC(2.412 ns) + CELL(0.787 ns) = 4.041 ns; Loc. = LCFF_X19_Y3_N3; Fanout = 10; REG Node = 'step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { Clk step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.419 ns) 4.804 ns Mux26~0 3 COMB LCCOMB_X19_Y3_N26 1 " "Info: 3: + IC(0.344 ns) + CELL(0.419 ns) = 4.804 ns; Loc. = LCCOMB_X19_Y3_N26; Fanout = 1; COMB Node = 'Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { step[0] Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.194 ns Mux26~1 4 COMB LCCOMB_X19_Y3_N30 2 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 5.194 ns; Loc. = LCCOMB_X19_Y3_N30; Fanout = 2; COMB Node = 'Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux26~0 Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.000 ns) 6.807 ns Mux26~1clkctrl 5 COMB CLKCTRL_G14 3 " "Info: 5: + IC(1.613 ns) + CELL(0.000 ns) = 6.807 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { Mux26~1 Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 8.317 ns Ry\[0\]\$latch 6 REG LCCOMB_X19_Y3_N16 1 " "Info: 6: + IC(1.360 ns) + CELL(0.150 ns) = 8.317 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 1; REG Node = 'Ry\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Mux26~1clkctrl Ry[0]$latch } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 28.23 % ) " "Info: Total cell delay = 2.348 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.969 ns ( 71.77 % ) " "Info: Total interconnect delay = 5.969 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { Clk step[0] Mux26~0 Mux26~1 Mux26~1clkctrl Ry[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { Clk {} Clk~combout {} step[0] {} Mux26~0 {} Mux26~1 {} Mux26~1clkctrl {} Ry[0]$latch {} } { 0.000ns 0.000ns 2.412ns 0.344ns 0.240ns 1.613ns 1.360ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.791 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clk 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.537 ns) 3.791 ns step\[0\] 2 REG LCFF_X19_Y3_N3 10 " "Info: 2: + IC(2.412 ns) + CELL(0.537 ns) = 3.791 ns; Loc. = LCFF_X19_Y3_N3; Fanout = 10; REG Node = 'step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.949 ns" { Clk step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.38 % ) " "Info: Total cell delay = 1.379 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 63.62 % ) " "Info: Total interconnect delay = 2.412 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[0] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { Clk step[0] Mux26~0 Mux26~1 Mux26~1clkctrl Ry[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { Clk {} Clk~combout {} step[0] {} Mux26~0 {} Mux26~1 {} Mux26~1clkctrl {} Ry[0]$latch {} } { 0.000ns 0.000ns 2.412ns 0.344ns 0.240ns 1.613ns 1.360ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[0] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.073 ns - Shortest register register " "Info: - Shortest register to register delay is 2.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns step\[0\] 1 REG LCFF_X19_Y3_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N3; Fanout = 10; REG Node = 'step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.275 ns) 0.824 ns Mux12~1 2 COMB LCCOMB_X19_Y3_N14 3 " "Info: 2: + IC(0.549 ns) + CELL(0.275 ns) = 0.824 ns; Loc. = LCCOMB_X19_Y3_N14; Fanout = 3; COMB Node = 'Mux12~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { step[0] Mux12~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.150 ns) 1.394 ns Mux0~0 3 COMB LCCOMB_X19_Y3_N22 1 " "Info: 3: + IC(0.420 ns) + CELL(0.150 ns) = 1.394 ns; Loc. = LCCOMB_X19_Y3_N22; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { Mux12~1 Mux0~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 2.073 ns Ry\[0\]\$latch 4 REG LCCOMB_X19_Y3_N16 1 " "Info: 4: + IC(0.260 ns) + CELL(0.419 ns) = 2.073 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 1; REG Node = 'Ry\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Mux0~0 Ry[0]$latch } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.844 ns ( 40.71 % ) " "Info: Total cell delay = 0.844 ns ( 40.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 59.29 % ) " "Info: Total interconnect delay = 1.229 ns ( 59.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { step[0] Mux12~1 Mux0~0 Ry[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.073 ns" { step[0] {} Mux12~1 {} Mux0~0 {} Ry[0]$latch {} } { 0.000ns 0.549ns 0.420ns 0.260ns } { 0.000ns 0.275ns 0.150ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { Clk step[0] Mux26~0 Mux26~1 Mux26~1clkctrl Ry[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { Clk {} Clk~combout {} step[0] {} Mux26~0 {} Mux26~1 {} Mux26~1clkctrl {} Ry[0]$latch {} } { 0.000ns 0.000ns 2.412ns 0.344ns 0.240ns 1.613ns 1.360ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[0] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { step[0] Mux12~1 Mux0~0 Ry[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.073 ns" { step[0] {} Mux12~1 {} Mux0~0 {} Ry[0]$latch {} } { 0.000ns 0.549ns 0.420ns 0.260ns } { 0.000ns 0.275ns 0.150ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "step\[1\] IRindata\[8\] Clk 3.609 ns register " "Info: tsu for register \"step\[1\]\" (data pin = \"IRindata\[8\]\", clock pin = \"Clk\") is 3.609 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.436 ns + Longest pin register " "Info: + Longest pin to register delay is 7.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns IRindata\[8\] 1 CLK PIN_C10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C10; Fanout = 8; CLK Node = 'IRindata\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRindata[8] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.093 ns) + CELL(0.419 ns) 7.352 ns step~0 2 COMB LCCOMB_X19_Y3_N12 1 " "Info: 2: + IC(6.093 ns) + CELL(0.419 ns) = 7.352 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 1; COMB Node = 'step~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.512 ns" { IRindata[8] step~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.436 ns step\[1\] 3 REG LCFF_X19_Y3_N13 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.436 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 8; REG Node = 'step\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { step~0 step[1] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 18.06 % ) " "Info: Total cell delay = 1.343 ns ( 18.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.093 ns ( 81.94 % ) " "Info: Total interconnect delay = 6.093 ns ( 81.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { IRindata[8] step~0 step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { IRindata[8] {} IRindata[8]~combout {} step~0 {} step[1] {} } { 0.000ns 0.000ns 6.093ns 0.000ns } { 0.000ns 0.840ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.791 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clk 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.537 ns) 3.791 ns step\[1\] 2 REG LCFF_X19_Y3_N13 8 " "Info: 2: + IC(2.412 ns) + CELL(0.537 ns) = 3.791 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 8; REG Node = 'step\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.949 ns" { Clk step[1] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.38 % ) " "Info: Total cell delay = 1.379 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 63.62 % ) " "Info: Total interconnect delay = 2.412 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[1] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { IRindata[8] step~0 step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { IRindata[8] {} IRindata[8]~combout {} step~0 {} step[1] {} } { 0.000ns 0.000ns 6.093ns 0.000ns } { 0.000ns 0.840ns 0.419ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { Clk step[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { Clk {} Clk~combout {} step[1] {} } { 0.000ns 0.000ns 2.412ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Ry\[2\] Ry\[2\]\$latch 12.873 ns register " "Info: tco from clock \"Clk\" to destination pin \"Ry\[2\]\" through register \"Ry\[2\]\$latch\" is 12.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 8.317 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 8.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clk 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.787 ns) 4.041 ns step\[0\] 2 REG LCFF_X19_Y3_N3 10 " "Info: 2: + IC(2.412 ns) + CELL(0.787 ns) = 4.041 ns; Loc. = LCFF_X19_Y3_N3; Fanout = 10; REG Node = 'step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { Clk step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.419 ns) 4.804 ns Mux26~0 3 COMB LCCOMB_X19_Y3_N26 1 " "Info: 3: + IC(0.344 ns) + CELL(0.419 ns) = 4.804 ns; Loc. = LCCOMB_X19_Y3_N26; Fanout = 1; COMB Node = 'Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { step[0] Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.194 ns Mux26~1 4 COMB LCCOMB_X19_Y3_N30 2 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 5.194 ns; Loc. = LCCOMB_X19_Y3_N30; Fanout = 2; COMB Node = 'Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux26~0 Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.000 ns) 6.807 ns Mux26~1clkctrl 5 COMB CLKCTRL_G14 3 " "Info: 5: + IC(1.613 ns) + CELL(0.000 ns) = 6.807 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { Mux26~1 Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 8.317 ns Ry\[2\]\$latch 6 REG LCCOMB_X19_Y3_N18 1 " "Info: 6: + IC(1.360 ns) + CELL(0.150 ns) = 8.317 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 1; REG Node = 'Ry\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Mux26~1clkctrl Ry[2]$latch } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 28.23 % ) " "Info: Total cell delay = 2.348 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.969 ns ( 71.77 % ) " "Info: Total interconnect delay = 5.969 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { Clk step[0] Mux26~0 Mux26~1 Mux26~1clkctrl Ry[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { Clk {} Clk~combout {} step[0] {} Mux26~0 {} Mux26~1 {} Mux26~1clkctrl {} Ry[2]$latch {} } { 0.000ns 0.000ns 2.412ns 0.344ns 0.240ns 1.613ns 1.360ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.556 ns + Longest register pin " "Info: + Longest register to pin delay is 4.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ry\[2\]\$latch 1 REG LCCOMB_X19_Y3_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 1; REG Node = 'Ry\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ry[2]$latch } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(2.632 ns) 4.556 ns Ry\[2\] 2 PIN PIN_Y3 0 " "Info: 2: + IC(1.924 ns) + CELL(2.632 ns) = 4.556 ns; Loc. = PIN_Y3; Fanout = 0; PIN Node = 'Ry\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { Ry[2]$latch Ry[2] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 57.77 % ) " "Info: Total cell delay = 2.632 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.924 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { Ry[2]$latch Ry[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { Ry[2]$latch {} Ry[2] {} } { 0.000ns 1.924ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { Clk step[0] Mux26~0 Mux26~1 Mux26~1clkctrl Ry[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { Clk {} Clk~combout {} step[0] {} Mux26~0 {} Mux26~1 {} Mux26~1clkctrl {} Ry[2]$latch {} } { 0.000ns 0.000ns 2.412ns 0.344ns 0.240ns 1.613ns 1.360ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { Ry[2]$latch Ry[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.556 ns" { Ry[2]$latch {} Ry[2] {} } { 0.000ns 1.924ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IRindata\[8\] R6en 13.543 ns Longest " "Info: Longest tpd from source pin \"IRindata\[8\]\" to destination pin \"R6en\" is 13.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns IRindata\[8\] 1 CLK PIN_C10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C10; Fanout = 8; CLK Node = 'IRindata\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRindata[8] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.124 ns) + CELL(0.149 ns) 7.113 ns Mux13~0 2 COMB LCCOMB_X19_Y3_N28 9 " "Info: 2: + IC(6.124 ns) + CELL(0.149 ns) = 7.113 ns; Loc. = LCCOMB_X19_Y3_N28; Fanout = 9; COMB Node = 'Mux13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { IRindata[8] Mux13~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.150 ns) 8.976 ns Mux19~0 3 COMB LCCOMB_X5_Y1_N20 1 " "Info: 3: + IC(1.713 ns) + CELL(0.150 ns) = 8.976 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'Mux19~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { Mux13~0 Mux19~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(2.788 ns) 13.543 ns R6en 4 PIN PIN_K9 0 " "Info: 4: + IC(1.779 ns) + CELL(2.788 ns) = 13.543 ns; Loc. = PIN_K9; Fanout = 0; PIN Node = 'R6en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.567 ns" { Mux19~0 R6en } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.927 ns ( 29.00 % ) " "Info: Total cell delay = 3.927 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.616 ns ( 71.00 % ) " "Info: Total interconnect delay = 9.616 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.543 ns" { IRindata[8] Mux13~0 Mux19~0 R6en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.543 ns" { IRindata[8] {} IRindata[8]~combout {} Mux13~0 {} Mux19~0 {} R6en {} } { 0.000ns 0.000ns 6.124ns 1.713ns 1.779ns } { 0.000ns 0.840ns 0.149ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Ry\[2\]\$latch IRindata\[2\] Clk 1.933 ns register " "Info: th for register \"Ry\[2\]\$latch\" (data pin = \"IRindata\[2\]\", clock pin = \"Clk\") is 1.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 8.317 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 8.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Clk 1 CLK PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.787 ns) 4.041 ns step\[0\] 2 REG LCFF_X19_Y3_N3 10 " "Info: 2: + IC(2.412 ns) + CELL(0.787 ns) = 4.041 ns; Loc. = LCFF_X19_Y3_N3; Fanout = 10; REG Node = 'step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { Clk step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.419 ns) 4.804 ns Mux26~0 3 COMB LCCOMB_X19_Y3_N26 1 " "Info: 3: + IC(0.344 ns) + CELL(0.419 ns) = 4.804 ns; Loc. = LCCOMB_X19_Y3_N26; Fanout = 1; COMB Node = 'Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { step[0] Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.194 ns Mux26~1 4 COMB LCCOMB_X19_Y3_N30 2 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 5.194 ns; Loc. = LCCOMB_X19_Y3_N30; Fanout = 2; COMB Node = 'Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux26~0 Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.000 ns) 6.807 ns Mux26~1clkctrl 5 COMB CLKCTRL_G14 3 " "Info: 5: + IC(1.613 ns) + CELL(0.000 ns) = 6.807 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { Mux26~1 Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 8.317 ns Ry\[2\]\$latch 6 REG LCCOMB_X19_Y3_N18 1 " "Info: 6: + IC(1.360 ns) + CELL(0.150 ns) = 8.317 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 1; REG Node = 'Ry\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Mux26~1clkctrl Ry[2]$latch } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 28.23 % ) " "Info: Total cell delay = 2.348 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.969 ns ( 71.77 % ) " "Info: Total interconnect delay = 5.969 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { Clk step[0] Mux26~0 Mux26~1 Mux26~1clkctrl Ry[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { Clk {} Clk~combout {} step[0] {} Mux26~0 {} Mux26~1 {} Mux26~1clkctrl {} Ry[2]$latch {} } { 0.000ns 0.000ns 2.412ns 0.344ns 0.240ns 1.613ns 1.360ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.384 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns IRindata\[2\] 1 PIN PIN_AC10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 1; PIN Node = 'IRindata\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRindata[2] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.868 ns) + CELL(0.150 ns) 5.858 ns Mux1~0 2 COMB LCCOMB_X19_Y3_N24 1 " "Info: 2: + IC(4.868 ns) + CELL(0.150 ns) = 5.858 ns; Loc. = LCCOMB_X19_Y3_N24; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { IRindata[2] Mux1~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 6.384 ns Ry\[2\]\$latch 3 REG LCCOMB_X19_Y3_N18 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 6.384 ns; Loc. = LCCOMB_X19_Y3_N18; Fanout = 1; REG Node = 'Ry\[2\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux1~0 Ry[2]$latch } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab6/CSC343_processor/CSC343_processor/Control_Unit.vhd" 53 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 19.75 % ) " "Info: Total cell delay = 1.261 ns ( 19.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.123 ns ( 80.25 % ) " "Info: Total interconnect delay = 5.123 ns ( 80.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { IRindata[2] Mux1~0 Ry[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.384 ns" { IRindata[2] {} IRindata[2]~combout {} Mux1~0 {} Ry[2]$latch {} } { 0.000ns 0.000ns 4.868ns 0.255ns } { 0.000ns 0.840ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { Clk step[0] Mux26~0 Mux26~1 Mux26~1clkctrl Ry[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { Clk {} Clk~combout {} step[0] {} Mux26~0 {} Mux26~1 {} Mux26~1clkctrl {} Ry[2]$latch {} } { 0.000ns 0.000ns 2.412ns 0.344ns 0.240ns 1.613ns 1.360ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { IRindata[2] Mux1~0 Ry[2]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.384 ns" { IRindata[2] {} IRindata[2]~combout {} Mux1~0 {} Ry[2]$latch {} } { 0.000ns 0.000ns 4.868ns 0.255ns } { 0.000ns 0.840ns 0.150ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 16:27:08 2015 " "Info: Processing ended: Mon May 04 16:27:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
